Analysis & Synthesis report for SDRAM_Nios_Test
Tue Feb 25 12:30:04 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_next
 12. State Machine - |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_state
 13. State Machine - |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_next
 14. State Machine - |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_state
 15. State Machine - |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|sm1
 16. State Machine - |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (No Restructuring Performed)
 24. Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO
 25. Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated
 26. Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p
 27. Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_bcc:wrptr_g1p
 28. Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram
 29. Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|dffpipe_gd9:rs_brp
 30. Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|dffpipe_gd9:rs_bwp
 31. Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|alt_synch_pipe_mc8:rs_dgwp
 32. Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe13
 33. Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|dffpipe_gd9:ws_brp
 34. Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|dffpipe_gd9:ws_bwp
 35. Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|alt_synch_pipe_nc8:ws_dgrp
 36. Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe15
 37. Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 38. Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 39. Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_hao1:auto_generated
 40. Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram
 41. Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux:cmd_demux
 42. Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 43. Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 44. Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux:rsp_demux
 45. Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 46. Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 47. Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_003
 48. Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_004
 49. Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_005
 50. Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_006
 51. Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_007
 52. Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_008
 53. Source assignments for DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller
 54. Source assignments for DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 55. Source assignments for DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 56. Source assignments for DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001
 57. Source assignments for DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 58. Source assignments for DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 59. Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 60. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|vga:ele8307_vga_0
 61. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT
 62. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo
 63. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo
 64. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2
 65. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram
 66. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i
 67. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0|altera_pll:altera_pll_i
 68. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ele8307_vga_0_avalon_master_translator
 69. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 70. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 71. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 72. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 73. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ele8307_vga_0_avalon_slave_translator
 74. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
 75. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 76. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator
 77. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
 78. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator
 79. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timsestamp_timer_s1_translator
 80. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ele8307_vga_0_avalon_master_agent
 81. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 82. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 83. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
 84. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 85. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
 86. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
 87. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 88. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 89. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 90. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ele8307_vga_0_avalon_slave_agent
 91. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ele8307_vga_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 92. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo
 93. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
 94. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 97. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent
100. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
103. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
104. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
105. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent
106. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timsestamp_timer_s1_agent
109. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timsestamp_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router:router|DE10_Standard_QSYS_mm_interconnect_0_router_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_001:router_001|DE10_Standard_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_002:router_002|DE10_Standard_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_003:router_003|DE10_Standard_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode
115. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_004|DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode
116. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_005|DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode
117. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_006|DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode
118. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_007:router_007|DE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode
119. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_007:router_008|DE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode
120. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_009|DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode
121. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_010|DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode
122. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_011|DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode
123. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
124. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
125. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
126. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
127. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
128. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
129. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb
130. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
131. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb
132. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
133. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
134. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
135. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
136. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
137. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter
138. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter
139. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter
140. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter
142. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
143. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
144. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
145. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002
146. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003
147. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004
148. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005
149. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006
150. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007
151. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008
152. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller
153. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
154. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
155. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001
156. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
157. Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
158. Parameter Settings for Inferred Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
159. scfifo Parameter Settings by Entity Instance
160. altsyncram Parameter Settings by Entity Instance
161. Port Connectivity Checks: "DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
162. Port Connectivity Checks: "DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001"
163. Port Connectivity Checks: "DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
164. Port Connectivity Checks: "DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller"
165. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
166. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"
167. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
168. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter"
169. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter"
170. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter"
171. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
172. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
173. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
174. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_007:router_007|DE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode"
175. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_004|DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode"
176. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_003:router_003|DE10_Standard_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode"
177. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_002:router_002|DE10_Standard_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode"
178. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_001:router_001|DE10_Standard_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode"
179. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router:router|DE10_Standard_QSYS_mm_interconnect_0_router_default_decode:the_default_decode"
180. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo"
181. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timsestamp_timer_s1_agent"
182. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
183. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent"
184. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
185. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
186. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo"
187. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent"
188. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
189. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
190. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
191. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
192. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo"
193. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ele8307_vga_0_avalon_slave_agent"
194. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
195. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
196. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
197. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
198. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
199. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
200. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
201. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ele8307_vga_0_avalon_master_agent"
202. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timsestamp_timer_s1_translator"
203. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator"
204. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
205. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator"
206. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
207. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
208. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ele8307_vga_0_avalon_slave_translator"
209. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
210. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
211. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
212. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
213. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ele8307_vga_0_avalon_master_translator"
214. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|DE10_Standard_QSYS_sdram_input_efifo_module:the_DE10_Standard_QSYS_sdram_input_efifo_module"
215. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0|altera_pll:altera_pll_i"
216. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0"
217. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i"
218. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2"
219. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0"
220. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic"
221. Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart"
222. Port Connectivity Checks: "DE10_Standard_QSYS:u0"
223. Post-Synthesis Netlist Statistics for Top Partition
224. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
225. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
226. Elapsed Time Per Partition
227. Analysis & Synthesis Messages
228. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Feb 25 12:30:03 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; SDRAM_Nios_Test                             ;
; Top-level Entity Name           ; SDRAM_Nios_Test                             ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3372                                        ;
; Total pins                      ; 168                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,095,552                                   ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; SDRAM_Nios_Test    ; SDRAM_Nios_Test    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Restructure Multiplexers                                                        ; Off                ; Auto               ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; File Name with User-Entered Path                                                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                     ; Library            ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v                                                                     ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.v                                                     ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/altera_reset_synchronizer.v                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_synchronizer.v                                                   ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_irq_mapper.sv                                              ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v                                        ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001.v                  ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter.v                      ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv                                                ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                           ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002.sv                           ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                                                   ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001.sv                           ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux.sv                               ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004.sv                         ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001.sv                         ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux.sv                             ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004.sv                           ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001.sv                           ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux.sv                               ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002.sv                         ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001.sv                         ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux.sv                             ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv                                                ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                         ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv                                              ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                                                       ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv                            ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv                            ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_003.sv                            ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_002.sv                            ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv                            ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv                                ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                                                  ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_agent.sv                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_agent.sv                                                 ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                                             ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_translator.sv                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_translator.sv                                            ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_timsestamp_timer.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_timsestamp_timer.v                                         ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_timer.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_timer.v                                                    ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sysid_qsys.v                                               ; yes             ; User Verilog HDL File                        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sysid_qsys.v                                               ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v                                                    ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v                                                    ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v                                                      ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.hex                                         ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.hex                                         ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v                                           ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0.v                                             ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v                                         ; yes             ; Encrypted User Verilog HDL File              ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v                                         ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v                         ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell.v                               ; yes             ; User Verilog HDL File                        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell.v                               ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench.v                              ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_key.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_key.v                                                      ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v                                                ; DE10_Standard_QSYS ;
; DE10_Standard_QSYS/synthesis/submodules/vga.vhd                                                                       ; yes             ; User VHDL File                               ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd                                                                       ; DE10_Standard_QSYS ;
; sdram_nios_test.v                                                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v                                                                                                     ;                    ;
; lpm_fifo_dc.tdf                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf                                                                                                           ;                    ;
; dcfifo.tdf                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                                ;                    ;
; lpm_counter.inc                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                           ;                    ;
; lpm_add_sub.inc                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                           ;                    ;
; altdpram.inc                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                              ;                    ;
; a_graycounter.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                         ;                    ;
; a_fefifo.inc                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                              ;                    ;
; a_gray2bin.inc                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                            ;                    ;
; dffpipe.inc                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                                               ;                    ;
; alt_sync_fifo.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                         ;                    ;
; lpm_compare.inc                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                           ;                    ;
; altsyncram_fifo.inc                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                                       ;                    ;
; aglobal181.inc                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                                            ;                    ;
; db/dcfifo_h1r1.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf                                                                                                    ;                    ;
; db/a_gray2bin_g9b.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/a_gray2bin_g9b.tdf                                                                                                 ;                    ;
; db/a_graycounter_fu6.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/a_graycounter_fu6.tdf                                                                                              ;                    ;
; db/a_graycounter_bcc.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/a_graycounter_bcc.tdf                                                                                              ;                    ;
; db/altsyncram_26d1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf                                                                                                ;                    ;
; db/dffpipe_gd9.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/dffpipe_gd9.tdf                                                                                                    ;                    ;
; db/alt_synch_pipe_mc8.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/alt_synch_pipe_mc8.tdf                                                                                             ;                    ;
; db/dffpipe_hd9.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/dffpipe_hd9.tdf                                                                                                    ;                    ;
; db/alt_synch_pipe_nc8.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/alt_synch_pipe_nc8.tdf                                                                                             ;                    ;
; db/dffpipe_id9.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/dffpipe_id9.tdf                                                                                                    ;                    ;
; db/cmpr_tu5.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/cmpr_tu5.tdf                                                                                                       ;                    ;
; db/cmpr_su5.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/cmpr_su5.tdf                                                                                                       ;                    ;
; db/cmpr_1v5.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/cmpr_1v5.tdf                                                                                                       ;                    ;
; db/mux_5r7.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/mux_5r7.tdf                                                                                                        ;                    ;
; scfifo.tdf                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                ;                    ;
; a_regfifo.inc                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                             ;                    ;
; a_dpfifo.inc                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                              ;                    ;
; a_i2fifo.inc                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                              ;                    ;
; a_fffifo.inc                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                              ;                    ;
; a_f2fifo.inc                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                              ;                    ;
; db/scfifo_3291.tdf                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/scfifo_3291.tdf                                                                                                    ;                    ;
; db/a_dpfifo_5771.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/a_dpfifo_5771.tdf                                                                                                  ;                    ;
; db/a_fefifo_7cf.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/a_fefifo_7cf.tdf                                                                                                   ;                    ;
; db/cntr_vg7.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/cntr_vg7.tdf                                                                                                       ;                    ;
; db/altsyncram_7pu1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_7pu1.tdf                                                                                                ;                    ;
; db/cntr_jgb.tdf                                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/cntr_jgb.tdf                                                                                                       ;                    ;
; alt_jtag_atlantic.v                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                       ;                    ;
; sld_jtag_endpoint_adapter.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                             ;                    ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                         ;                    ;
; altsyncram.tdf                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                            ;                    ;
; stratix_ram_block.inc                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                     ;                    ;
; lpm_mux.inc                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                               ;                    ;
; lpm_decode.inc                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                            ;                    ;
; a_rdenreg.inc                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                             ;                    ;
; altrom.inc                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                                ;                    ;
; altram.inc                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                                ;                    ;
; db/altsyncram_spj1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_spj1.tdf                                                                                                ;                    ;
; db/altsyncram_pgj1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_pgj1.tdf                                                                                                ;                    ;
; db/altsyncram_pdj1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_pdj1.tdf                                                                                                ;                    ;
; db/altsyncram_voi1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_voi1.tdf                                                                                                ;                    ;
; altera_mult_add.tdf                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                                       ;                    ;
; db/altera_mult_add_37p2.v                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altera_mult_add_37p2.v                                                                                             ;                    ;
; altera_mult_add_rtl.v                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                                     ;                    ;
; db/altsyncram_jpi1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_jpi1.tdf                                                                                                ;                    ;
; db/altsyncram_4kl1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_4kl1.tdf                                                                                                ;                    ;
; db/altsyncram_baj1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_baj1.tdf                                                                                                ;                    ;
; altera_std_synchronizer.v                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                 ;                    ;
; db/altsyncram_qid1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_qid1.tdf                                                                                                ;                    ;
; sld_virtual_jtag_basic.v                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                  ;                    ;
; db/altsyncram_hao1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_hao1.tdf                                                                                                ;                    ;
; db/decode_8la.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/decode_8la.tdf                                                                                                     ;                    ;
; db/mux_5hb.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/mux_5hb.tdf                                                                                                        ;                    ;
; altera_pll.v                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                              ;                    ;
; pzdyqx.vhd                                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                                ;                    ;
; sld_hub.vhd                                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                               ; altera_sld         ;
; db/ip/sld3853e859/alt_sld_fab.v                                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/ip/sld3853e859/alt_sld_fab.v                                                                                       ; alt_sld_fab        ;
; db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab.v                                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab.v                                                                ; alt_sld_fab        ;
; db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                         ; alt_sld_fab        ;
; db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                      ; alt_sld_fab        ;
; db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                    ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                    ; alt_sld_fab        ;
; db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                      ; alt_sld_fab        ;
; sld_jtag_hub.vhd                                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                          ;                    ;
; sld_rom_sr.vhd                                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                            ;                    ;
; db/altsyncram_40n1.tdf                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_40n1.tdf                                                                                                ;                    ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                           ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2599                                                                                    ;
;                                             ;                                                                                         ;
; Combinational ALUT usage for logic          ; 4019                                                                                    ;
;     -- 7 input functions                    ; 121                                                                                     ;
;     -- 6 input functions                    ; 909                                                                                     ;
;     -- 5 input functions                    ; 758                                                                                     ;
;     -- 4 input functions                    ; 765                                                                                     ;
;     -- <=3 input functions                  ; 1466                                                                                    ;
;                                             ;                                                                                         ;
; Dedicated logic registers                   ; 3372                                                                                    ;
;                                             ;                                                                                         ;
; I/O pins                                    ; 168                                                                                     ;
; Total MLAB memory bits                      ; 0                                                                                       ;
; Total block memory bits                     ; 1095552                                                                                 ;
;                                             ;                                                                                         ;
; Total DSP Blocks                            ; 3                                                                                       ;
;                                             ;                                                                                         ;
; Total PLLs                                  ; 3                                                                                       ;
;     -- PLLs                                 ; 3                                                                                       ;
;                                             ;                                                                                         ;
; Maximum fan-out node                        ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 3477                                                                                    ;
; Total fan-out                               ; 36151                                                                                   ;
; Average fan-out                             ; 4.42                                                                                    ;
+---------------------------------------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                                ; Library Name       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------------+
; |SDRAM_Nios_Test                                                                                                                        ; 4019 (1)            ; 3372 (0)                  ; 1095552           ; 3          ; 168  ; 0            ; |SDRAM_Nios_Test                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; SDRAM_Nios_Test                                            ; work               ;
;    |DE10_Standard_QSYS:u0|                                                                                                              ; 3778 (0)            ; 3209 (0)                  ; 1095552           ; 3          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; DE10_Standard_QSYS                                         ; DE10_Standard_QSYS ;
;       |DE10_Standard_QSYS_jtag_uart:jtag_uart|                                                                                          ; 125 (32)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS_jtag_uart                               ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS_jtag_uart_scfifo_r                      ; DE10_Standard_QSYS ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                             ; scfifo                                                     ; work               ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                                  ; scfifo_3291                                                ; work               ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                             ; a_dpfifo_5771                                              ; work               ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                     ; a_fefifo_7cf                                               ; work               ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                                ; cntr_vg7                                                   ; work               ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                     ; altsyncram_7pu1                                            ; work               ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                       ; cntr_jgb                                                   ; work               ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                             ; cntr_jgb                                                   ; work               ;
;          |DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS_jtag_uart_scfifo_w                      ; DE10_Standard_QSYS ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                             ; scfifo                                                     ; work               ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                                  ; scfifo_3291                                                ; work               ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                             ; a_dpfifo_5771                                              ; work               ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                     ; a_fefifo_7cf                                               ; work               ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                                ; cntr_vg7                                                   ; work               ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                     ; altsyncram_7pu1                                            ; work               ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                       ; cntr_jgb                                                   ; work               ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                             ; cntr_jgb                                                   ; work               ;
;          |alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|                                                             ; 45 (45)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                         ; alt_jtag_atlantic                                          ; work               ;
;       |DE10_Standard_QSYS_key:key|                                                                                                      ; 10 (10)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS_key                                     ; DE10_Standard_QSYS ;
;       |DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|                                                                          ; 808 (0)             ; 504 (0)                   ; 128               ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS_mm_interconnect_0                       ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                             ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                         ; DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001         ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                                                                                                         ; DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002         ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|                                                                         ; 79 (75)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                                                                     ; DE10_Standard_QSYS_mm_interconnect_0_cmd_mux               ; DE10_Standard_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_arbitrator                                   ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                 ; 53 (49)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                             ; DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004           ; DE10_Standard_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                                   ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|                                                                 ; 58 (54)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005                                                                                                                                                                                                                                                                                                                                                             ; DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004           ; DE10_Standard_QSYS ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                ; altera_merlin_arbitrator                                   ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_router_001:router_001|                                                                   ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                               ; DE10_Standard_QSYS_mm_interconnect_0_router_001            ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_router_002:router_002|                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                                                                               ; DE10_Standard_QSYS_mm_interconnect_0_router_002            ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_rsp_demux:rsp_demux|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                                                                 ; DE10_Standard_QSYS_mm_interconnect_0_rsp_demux             ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                                                                                                                                         ; DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004         ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_005|                                                             ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_005                                                                                                                                                                                                                                                                                                                                                         ; DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004         ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                 ; 113 (113)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                             ; DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001           ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                 ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                                                                                                             ; DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002           ; DE10_Standard_QSYS ;
;          |altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|                                                              ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                      ; DE10_Standard_QSYS ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                      ; DE10_Standard_QSYS ;
;          |altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|                                                                                  ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                                      ; DE10_Standard_QSYS ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 9 (9)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                                      ; DE10_Standard_QSYS ;
;          |altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|                                                                       ; 9 (9)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                      ; DE10_Standard_QSYS ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 14 (14)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                                      ; DE10_Standard_QSYS ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                     ; altsyncram                                                 ; work               ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                                                                                                                                      ; altsyncram_40n1                                            ; work               ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 75 (75)             ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                      ; DE10_Standard_QSYS ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                      ; DE10_Standard_QSYS ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                      ; DE10_Standard_QSYS ;
;          |altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|                                                                     ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                      ; DE10_Standard_QSYS ;
;          |altera_merlin_master_agent:ele8307_vga_0_avalon_master_agent|                                                                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ele8307_vga_0_avalon_master_agent                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_master_agent                                 ; DE10_Standard_QSYS ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                                                                ; altera_merlin_master_agent                                 ; DE10_Standard_QSYS ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_master_agent                                 ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_agent:ele8307_vga_0_avalon_slave_agent|                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ele8307_vga_0_avalon_slave_agent                                                                                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                                  ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                                  ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_agent:key_s1_agent|                                                                                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                                  ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                                  ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_agent:onchip_memory2_s1_agent|                                                                            ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_agent                                  ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 15 (8)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                  ; DE10_Standard_QSYS ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                           ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                  ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_agent:timer_s1_agent|                                                                                     ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                                  ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_agent:timsestamp_timer_s1_agent|                                                                          ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timsestamp_timer_s1_agent                                                                                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                                  ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_translator:ele8307_vga_0_avalon_slave_translator|                                                         ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ele8307_vga_0_avalon_slave_translator                                                                                                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                             ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 4 (4)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                             ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_translator:key_s1_translator|                                                                             ; 5 (5)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                             ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 2 (2)               ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                             ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_translator:onchip_memory2_s1_translator|                                                                  ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                             ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 4 (4)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                             ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 4 (4)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                             ; DE10_Standard_QSYS ;
;          |altera_merlin_slave_translator:timsestamp_timer_s1_translator|                                                                ; 4 (4)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timsestamp_timer_s1_translator                                                                                                                                                                                                                                                                                                                                                            ; altera_merlin_slave_translator                             ; DE10_Standard_QSYS ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                                               ; 17 (17)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter                              ; DE10_Standard_QSYS ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                                        ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                              ; DE10_Standard_QSYS ;
;          |altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|                                        ; 17 (17)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                                ; DE10_Standard_QSYS ;
;          |altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter|                                           ; 23 (23)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_width_adapter                                ; DE10_Standard_QSYS ;
;          |altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|                                        ; 94 (94)             ; 84 (84)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                    ; altera_merlin_width_adapter                                ; DE10_Standard_QSYS ;
;          |altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|                                           ; 25 (25)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                       ; altera_merlin_width_adapter                                ; DE10_Standard_QSYS ;
;       |DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|                                                                                    ; 1881 (0)            ; 1737 (39)                 ; 64256             ; 3          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; DE10_Standard_QSYS_nios2_gen2_0                            ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|                                                                                      ; 1881 (1605)         ; 1698 (1362)               ; 64256             ; 3          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                            ; DE10_Standard_QSYS_nios2_gen2_0_cpu                        ; DE10_Standard_QSYS ;
;             |DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht|                                    ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                                                                     ; DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module             ; DE10_Standard_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                           ; altsyncram                                                 ; work               ;
;                   |altsyncram_pdj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                                                            ; altsyncram_pdj1                                            ; work               ;
;             |DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data|                            ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                                                                             ; DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module         ; DE10_Standard_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                   ; altsyncram                                                 ; work               ;
;                   |altsyncram_4kl1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_4kl1                                            ; work               ;
;             |DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag|                              ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                                                                               ; DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module          ; DE10_Standard_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                     ; altsyncram                                                 ; work               ;
;                   |altsyncram_jpi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1152              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated                                                                                                                                                                                                                                      ; altsyncram_jpi1                                            ; work               ;
;             |DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim|                        ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                                                                         ; DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module       ; DE10_Standard_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                               ; altsyncram                                                 ; work               ;
;                   |altsyncram_baj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                                                                ; altsyncram_baj1                                            ; work               ;
;             |DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data|                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                                                                             ; DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module         ; DE10_Standard_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                   ; altsyncram                                                 ; work               ;
;                   |altsyncram_spj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                                                    ; altsyncram_spj1                                            ; work               ;
;             |DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag|                              ; 0 (0)               ; 0 (0)                     ; 2944              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                                                               ; DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module          ; DE10_Standard_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2944              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                     ; altsyncram                                                 ; work               ;
;                   |altsyncram_pgj1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2944              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated                                                                                                                                                                                                                                      ; altsyncram_pgj1                                            ; work               ;
;             |DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|                           ; 0 (0)               ; 64 (0)                    ; 0                 ; 3          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                                                                            ; DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell              ; DE10_Standard_QSYS ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                                         ; altera_mult_add                                            ; work               ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                     ; altera_mult_add_37p2                                       ; work               ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                            ; altera_mult_add_rtl                                        ; work               ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                   ; ama_multiplier_function                                    ; work               ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                                 ; ama_register_function                                      ; work               ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                                         ; altera_mult_add                                            ; work               ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                     ; altera_mult_add_37p2                                       ; work               ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                            ; altera_mult_add_rtl                                        ; work               ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                   ; ama_multiplier_function                                    ; work               ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                                 ; ama_register_function                                      ; work               ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                                         ; altera_mult_add                                            ; work               ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                     ; altera_mult_add_37p2                                       ; work               ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                            ; altera_mult_add_rtl                                        ; work               ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                   ; ama_multiplier_function                                    ; work               ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                                                 ; ama_register_function                                      ; work               ;
;             |DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|                           ; 276 (32)            ; 272 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                                            ; DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci              ; DE10_Standard_QSYS ;
;                |DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|    ; 90 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                                        ; DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper    ; DE10_Standard_QSYS ;
;                   |DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|   ; 7 (7)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk     ; DE10_Standard_QSYS ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                                    ; work               ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                                    ; work               ;
;                   |DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|         ; 79 (79)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck                                                            ; DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck        ; DE10_Standard_QSYS ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                                    ; work               ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                                    ; work               ;
;                   |sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy|                                          ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy                                                                                             ; sld_virtual_jtag_basic                                     ; work               ;
;                |DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|          ; 14 (14)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                              ; DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg       ; DE10_Standard_QSYS ;
;                |DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break|            ; 32 (32)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                                ; DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break        ; DE10_Standard_QSYS ;
;                |DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|            ; 7 (7)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                                ; DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug        ; DE10_Standard_QSYS ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                            ; altera_std_synchronizer                                    ; work               ;
;                |DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|                  ; 101 (101)           ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                                      ; DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem           ; DE10_Standard_QSYS ;
;                   |DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module   ; DE10_Standard_QSYS ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                                 ; work               ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                            ; work               ;
;             |DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a|            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                                             ; DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module ; DE10_Standard_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; altsyncram                                                 ; work               ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                                    ; altsyncram_voi1                                            ; work               ;
;             |DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b|            ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                                             ; DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module ; DE10_Standard_QSYS ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                   ; altsyncram                                                 ; work               ;
;                   |altsyncram_voi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                                    ; altsyncram_voi1                                            ; work               ;
;       |DE10_Standard_QSYS_onchip_memory2:onchip_memory2|                                                                                ; 36 (0)              ; 2 (0)                     ; 1024000           ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                                                                                                                                                ; DE10_Standard_QSYS_onchip_memory2                          ; DE10_Standard_QSYS ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 36 (0)              ; 2 (0)                     ; 1024000           ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                      ; altsyncram                                                 ; work               ;
;             |altsyncram_hao1:auto_generated|                                                                                            ; 36 (0)              ; 2 (2)                     ; 1024000           ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_hao1:auto_generated                                                                                                                                                                                                                                                                                                                                                                       ; altsyncram_hao1                                            ; work               ;
;                |decode_8la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_hao1:auto_generated|decode_8la:decode3                                                                                                                                                                                                                                                                                                                                                    ; decode_8la                                                 ; work               ;
;                |mux_5hb:mux2|                                                                                                           ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_hao1:auto_generated|mux_5hb:mux2                                                                                                                                                                                                                                                                                                                                                          ; mux_5hb                                                    ; work               ;
;       |DE10_Standard_QSYS_pll:pll|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS_pll                                     ; DE10_Standard_QSYS ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_pll                                                 ; work               ;
;       |DE10_Standard_QSYS_pll_0:pll_0|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS_pll_0                                   ; DE10_Standard_QSYS ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_pll                                                 ; work               ;
;       |DE10_Standard_QSYS_sdram:sdram|                                                                                                  ; 273 (220)           ; 250 (158)                 ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS_sdram                                   ; DE10_Standard_QSYS ;
;          |DE10_Standard_QSYS_sdram_input_efifo_module:the_DE10_Standard_QSYS_sdram_input_efifo_module|                                  ; 53 (53)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|DE10_Standard_QSYS_sdram_input_efifo_module:the_DE10_Standard_QSYS_sdram_input_efifo_module                                                                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS_sdram_input_efifo_module                ; DE10_Standard_QSYS ;
;       |DE10_Standard_QSYS_timer:timer|                                                                                                  ; 126 (126)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS_timer                                   ; DE10_Standard_QSYS ;
;       |DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|                                                                            ; 117 (117)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer                                                                                                                                                                                                                                                                                                                                                                                                                            ; DE10_Standard_QSYS_timsestamp_timer                        ; DE10_Standard_QSYS ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                                    ; DE10_Standard_QSYS ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                                  ; DE10_Standard_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                  ; DE10_Standard_QSYS ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                                    ; DE10_Standard_QSYS ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                                  ; DE10_Standard_QSYS ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                                  ; DE10_Standard_QSYS ;
;       |vga:ele8307_vga_0|                                                                                                               ; 390 (313)           ; 311 (231)                 ; 6144              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; vga                                                        ; de10_standard_qsys ;
;          |lpm_fifo_dc:FIFO_OUT|                                                                                                         ; 77 (0)              ; 80 (0)                    ; 6144              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT                                                                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_fifo_dc                                                ; work               ;
;             |dcfifo:myFIFO|                                                                                                             ; 77 (0)              ; 80 (0)                    ; 6144              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO                                                                                                                                                                                                                                                                                                                                                                                                                            ; dcfifo                                                     ; work               ;
;                |dcfifo_h1r1:auto_generated|                                                                                             ; 77 (13)             ; 80 (31)                   ; 6144              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                 ; dcfifo_h1r1                                                ; work               ;
;                   |a_gray2bin_g9b:wrptr_g_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                 ; a_gray2bin_g9b                                             ; work               ;
;                   |a_gray2bin_g9b:ws_dgrp_gray2bin|                                                                                     ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                 ; a_gray2bin_g9b                                             ; work               ;
;                   |a_graycounter_bcc:wrptr_g1p|                                                                                         ; 14 (14)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_bcc:wrptr_g1p                                                                                                                                                                                                                                                                                                                                                                     ; a_graycounter_bcc                                          ; work               ;
;                   |a_graycounter_fu6:rdptr_g1p|                                                                                         ; 16 (16)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                     ; a_graycounter_fu6                                          ; work               ;
;                   |alt_synch_pipe_nc8:ws_dgrp|                                                                                          ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|alt_synch_pipe_nc8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                      ; alt_synch_pipe_nc8                                         ; work               ;
;                      |dffpipe_id9:dffpipe15|                                                                                            ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe15                                                                                                                                                                                                                                                                                                                                                ; dffpipe_id9                                                ; work               ;
;                   |altsyncram_26d1:fifo_ram|                                                                                            ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram                                                                                                                                                                                                                                                                                                                                                                        ; altsyncram_26d1                                            ; work               ;
;                   |dffpipe_gd9:ws_brp|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                                                                                                                                                                                              ; dffpipe_gd9                                                ; work               ;
;                   |dffpipe_gd9:ws_bwp|                                                                                                  ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                              ; dffpipe_gd9                                                ; work               ;
;                   |mux_5r7:rdemp_eq_comp_lsb_mux|                                                                                       ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux_5r7                                                    ; work               ;
;                   |mux_5r7:rdemp_eq_comp_msb_mux|                                                                                       ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|mux_5r7:rdemp_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                   ; mux_5r7                                                    ; work               ;
;                   |mux_5r7:wrfull_eq_comp_lsb_mux|                                                                                      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|mux_5r7:wrfull_eq_comp_lsb_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux_5r7                                                    ; work               ;
;                   |mux_5r7:wrfull_eq_comp_msb_mux|                                                                                      ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|mux_5r7:wrfull_eq_comp_msb_mux                                                                                                                                                                                                                                                                                                                                                                  ; mux_5r7                                                    ; work               ;
;    |pzdyqx:nabboc|                                                                                                                      ; 103 (0)             ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; pzdyqx                                                     ; work               ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 103 (11)            ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; pzdyqx_impl                                                ; work               ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                                                                                              ; GHVD5181                                                   ; work               ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                                                                                            ; LQYT7093                                                   ; work               ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                                                                                          ; KIFI3548                                                   ; work               ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LQYT7093                                                   ; work               ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 12 (12)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                                                                          ; PUDL0439                                                   ; work               ;
;    |sld_hub:auto_hub|                                                                                                                   ; 137 (1)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; sld_hub                                                    ; altera_sld         ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 136 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                      ; alt_sld_fab_with_jtag_input                                ; altera_sld         ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 136 (0)             ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                   ; alt_sld_fab                                                ; alt_sld_fab        ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 136 (1)             ; 91 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                               ; alt_sld_fab_alt_sld_fab                                    ; alt_sld_fab        ;
;                |alt_sld_fab_alt_sld_fab_ident:ident|                                                                                    ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_ident:ident                                                                                                                                                                                                                                           ; alt_sld_fab_alt_sld_fab_ident                              ; alt_sld_fab        ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 133 (0)             ; 84 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                   ; alt_sld_fab_alt_sld_fab_sldfabric                          ; alt_sld_fab        ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 133 (93)            ; 84 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                      ; sld_jtag_hub                                               ; work               ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                              ; sld_rom_sr                                                 ; work               ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                            ; sld_shadow_jsm                                             ; altera_sld         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+--------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------+
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                  ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                                  ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128     ; None                                  ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                                  ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                                  ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 18           ; 64           ; 18           ; 1152    ; None                                  ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                                  ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                                  ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 23           ; 128          ; 23           ; 2944    ; None                                  ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                                  ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                  ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                                  ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_hao1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                      ; AUTO ; Single Port      ; 32000        ; 32           ; --           ; --           ; 1024000 ; DE10_Standard_QSYS_onchip_memory2.hex ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192    ; None                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; IP Include File         ;
+--------+------------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                            ;                         ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                        ;                         ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                                                                                              ;                         ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                            ;                         ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                                                                                              ;                         ;
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_irq_mapper                  ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                                                                                                 ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                   ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key                                                                                                                                                                                                                                                                                                                                                                                                               ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_mm_interconnect             ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                   ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                                                   ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                                                                                                                       ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                                                                                                                       ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                                                                                                                       ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                                                                                                                       ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                                                                                                                       ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                                                                                                                       ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                                                                                                                       ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                                                                                                                                                       ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                              ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005                                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_006                                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_007                                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_008                                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ele8307_vga_0_avalon_master_agent                                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                             ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ele8307_vga_0_avalon_master_translator                                                                                                                                                                                                                                                                                                            ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ele8307_vga_0_avalon_slave_agent                                                                                                                                                                                                                                                                                                                        ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                   ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ele8307_vga_0_avalon_slave_translator                                                                                                                                                                                                                                                                                                              ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                                                                                                       ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                             ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                                                                            ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                       ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                                         ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                                                                    ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                                               ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                 ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                            ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                                             ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                                        ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                                                                                                                                                                                 ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                            ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                                                                                                       ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                        ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                                        ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                                                                        ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                                                                                                        ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_005                                                                                                                                                                                                                                                                                                                        ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_006                                                                                                                                                                                                                                                                                                                        ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_007:router_007                                                                                                                                                                                                                                                                                                                        ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_007:router_008                                                                                                                                                                                                                                                                                                                        ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_009                                                                                                                                                                                                                                                                                                                        ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_010                                                                                                                                                                                                                                                                                                                        ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_011                                                                                                                                                                                                                                                                                                                        ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_005                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_006                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_007                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_008                                                                                                                                                                                                                                                                                                                  ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                              ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                                                                      ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                   ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                                                                                                                ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter                                                                                                                                                                                                                                                                                             ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter                                                                                                                                                                                                                                                                                                ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                                                                                                                                                                                ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                     ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                                                                ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                     ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                                                                                ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timsestamp_timer_s1_agent                                                                                                                                                                                                                                                                                                                               ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                          ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timsestamp_timer_s1_translator                                                                                                                                                                                                                                                                                                                     ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_nios2_gen2                  ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                             ; DE10_Standard_QSYS.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                     ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                              ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                                      ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                                        ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                                  ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                                      ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                        ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                      ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                      ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                     ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                       ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                         ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                                                           ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                         ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                                                       ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode:DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                                           ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                                               ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                                                       ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                                                             ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                                                           ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                               ;                         ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                         ;
; Altera ; altera_avalon_onchip_memory2       ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                                                                                                         ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_pll                         ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll                                                                                                                                                                                                                                                                                                                                                                                                               ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_pll                         ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                                                           ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                   ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                               ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram                                                                                                                                                                                                                                                                                                                                                                                                           ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_sysid_qsys           ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sysid_qsys:sysid_qsys                                                                                                                                                                                                                                                                                                                                                                                                 ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_timer                ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer                                                                                                                                                                                                                                                                                                                                                                                                           ; DE10_Standard_QSYS.qsys ;
; Altera ; altera_avalon_timer                ; 18.1    ; N/A          ; N/A           ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer                                                                                                                                                                                                                                                                                                                                                                                     ; DE10_Standard_QSYS.qsys ;
+--------+------------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_next ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_state                                                                                                         ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_next ;
+------------+------------+------------+------------+------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                               ;
+------------+------------+------------+------------+------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                        ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                        ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                        ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                        ;
+------------+------------+------------+------------+------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_state   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|sm1 ;
+-----------+-----------+-----------+------------------------------------------+
; Name      ; sm1.read2 ; sm1.read1 ; sm1.idle                                 ;
+-----------+-----------+-----------+------------------------------------------+
; sm1.idle  ; 0         ; 0         ; 0                                        ;
; sm1.read1 ; 0         ; 1         ; 1                                        ;
; sm1.read2 ; 1         ; 0         ; 1                                        ;
+-----------+-----------+-----------+------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                    ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                            ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                             ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; Total number of protected registers is 53                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                                                                                                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|locked[0,1]                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|locked[0,1]                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timsestamp_timer_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0..6,11,13,15,17,19,21,23,24,29,31]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ele8307_vga_0_avalon_slave_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29]                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[4..31]                                                                                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|VGA_R[0,1]                                                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|VGA_G[0,1]                                                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|VGA_B[0,1]                                                                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4..31]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[27..31]                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[3]                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4..31]                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..4]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_address_field[1..3]                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..4]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|data_reg[6,7,14,15,22,23,30,31,38,39,46,47,54,55,62,63,70,71,78,79,86,87,94,95,102,103,110,111]                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|fifo_out_input[6,7,14,15,22,23,30,31,38,39,46,47,54,55,62,63,70,71,78,79,86,87,94,95,102,103,110,111,118,119,126,127]                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                               ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                               ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                               ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                               ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                               ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                               ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                                               ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                               ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                               ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                               ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                               ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter|byteen_reg[2,3]                                                                                                                                                                                                                                                                       ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter|address_reg[31]                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter|address_reg[27..30]                                                                                                                                                                                                                                                                   ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter|address_reg[31]                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|byteen_reg[14,15]                                                                                                                                                                                                                                                                  ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[111]                                                                                                                                                                                                                                                                      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[96..110]                                                                                                                                                                                                                                                                  ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[111]                                                                                                                                                                                                                                                                      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[1]                                                                                                                                                                                                                                                                                    ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[2]                                                                                                                                                                                                                                                                                    ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                                                                                                                    ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                                                                                                                    ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[0]                                                                                                                                                                                                                                                                                    ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                                                                                                                    ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                      ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[1][113]                                                                                                                                                                                                                                                                                                     ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                      ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                                      ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                      ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                                                      ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                                   ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][113]                                                                                                                                                                                                                                                                                                                  ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                                   ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                   ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                                                                   ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                                                   ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][113]                                                                                                                                                                                                                                                                                                                ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                        ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][113]                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                        ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                        ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                                        ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                                                        ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                                        ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                        ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                             ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][113]                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                                             ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                             ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                             ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                             ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                             ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                             ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][113]                                                                                                                                                                                                                                                                                                ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                               ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[1][113]                                                                                                                                                                                                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                                               ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                               ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                               ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                               ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                               ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                               ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                               ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                               ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][113]                                                                                                                                                                                                                                                                                             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][75]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][74]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][76]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[7..10,12,14,16,18,20,22,25..28]                                                                                                                                                                                                                                                       ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                                                                                                                                                                                               ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0..25]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                                                                                                                    ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[80..94]                                                                                                                                                                                                                                                                   ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[95]                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|byteen_reg[12]                                                                                                                                                                                                                                                                     ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|byteen_reg[13]                                                                                                                                                                                                                                                                     ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[64..78]                                                                                                                                                                                                                                                                   ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[79]                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|byteen_reg[10]                                                                                                                                                                                                                                                                     ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|byteen_reg[11]                                                                                                                                                                                                                                                                     ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[48..62]                                                                                                                                                                                                                                                                   ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[63]                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|byteen_reg[8]                                                                                                                                                                                                                                                                      ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|byteen_reg[9]                                                                                                                                                                                                                                                                      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[32..46]                                                                                                                                                                                                                                                                   ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[47]                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|byteen_reg[6]                                                                                                                                                                                                                                                                      ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|byteen_reg[7]                                                                                                                                                                                                                                                                      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[16..30]                                                                                                                                                                                                                                                                   ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[31]                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|byteen_reg[4]                                                                                                                                                                                                                                                                      ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|byteen_reg[5]                                                                                                                                                                                                                                                                      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[0..14]                                                                                                                                                                                                                                                                    ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[15]                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                                                                                                                                                                      ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                                      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|byteen_reg[0]                                                                                                                                                                                                                                                                      ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|byteen_reg[1]                                                                                                                                                                                                                                                                      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_dest_id[3]                                                                                                                                                                                                                                                                                           ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_channel[8]                                                                                                                                                                                                                                                                                           ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                             ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                                             ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                                             ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                                             ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                             ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                                                             ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                                        ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                                                        ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                                                        ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                                                        ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                                        ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                                                                        ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][113]                                                                                                                                                                                                                                                                                             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                               ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                               ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                                               ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                               ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                                               ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                               ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                                               ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                               ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                               ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[0][113]                                                                                                                                                                                                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][113]                                                                                                                                                                                                                                                                                                ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                             ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][113]                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                                        ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][113]                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][113]                                                                                                                                                                                                                                                                                                                ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                                                   ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                                                                   ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                                                                   ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                                                                   ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                                                   ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][113]                                                                                                                                                                                                                                                                                                                  ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                                                                      ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                                                                      ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                                                                                                                      ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                                                                                                                                                      ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                                                                      ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[0][113]                                                                                                                                                                                                                                                                                                     ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][92]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][73]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][74]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][75]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][76]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][91]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][92]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][73]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][74]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][75]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][76]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][91]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][62]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][63]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                                                                          ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                                                                                           ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                                                                                           ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][92]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][73]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][74]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][75]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][76]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][91]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][62]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][63]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[5..9,11..26]                                                                                                                                                                                                                                                                                                          ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                                                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][92]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][73]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][74]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][75]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][76]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][91]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][62]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][63]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ele8307_vga_0_avalon_slave_translator|av_readdata_pre[2,3,5,7,9..12,14..16,18,19,21,23,25..28,30,31]                                                                                                                                                                                                                                      ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ele8307_vga_0_avalon_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                                  ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][92]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][73]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][74]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][75]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][76]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][91]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][62]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][63]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][62]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][63]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timsestamp_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                       ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timsestamp_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                    ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                                                                    ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                                  ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                                                                  ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                         ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                                                         ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                              ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                  ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                                                  ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ele8307_vga_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                                ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ele8307_vga_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                                                ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                                                               ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                                                               ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter|address_reg[0,31]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[111]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timsestamp_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timsestamp_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ele8307_vga_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ele8307_vga_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..5]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..5]                                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[95]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[15,31,47,63,79]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_channel[2]                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                                                                                                                                                 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_next~9                                                                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_next~10                                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_next~13                                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_next~14                                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_next~16                                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_next~4                                                                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_next~5                                                                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_next~6                                                                                                                                                                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_state~14                                                                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_state~15                                                                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_state~16                                                                                                                                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|current_base_address[26..31]                                                                                                                                                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|next_base_address[26..31]                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|av_address[31]                                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|address_reg[31]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|av_address[30]                                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|address_reg[30]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|av_address[29]                                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|address_reg[29]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|av_address[28]                                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|address_reg[28]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|av_address[27]                                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|address_reg[27]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|av_address[26]                                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][47]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4..31]                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 1269                                                                                                                                                                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|av_address[26],                                                                                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                                                                                                                                                                                ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][57],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][57],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][57],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][57],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][57],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][57],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][57],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter|address_reg[31]                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|av_address[31],                                                                                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|address_reg[31],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|av_address[30],                                                                                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|address_reg[30],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|av_address[29],                                                                                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|address_reg[29],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|av_address[28],                                                                                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|address_reg[28],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|av_address[27],                                                                                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|address_reg[27],                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][47],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_use_reg                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_data_field[14],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_data_field[13],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_address_field[2],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_address_field[1],                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|p0_reg_ori_burst_size[0]                                                                                                                                                                                                                                                           ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[111]                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[95],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[79],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[63],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[47],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[31],                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|data_reg[15]                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                                                                                                                                                                                             ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                                                                                                                                                                               ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                         ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                    ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                 ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port clock_enable ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                        ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                              ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port clock_enable ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                     ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                                                                                                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                                                                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[26]                                                                                                                                                                                                                                                                                                                    ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                                                           ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                                                                                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                                                                                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                                                                                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                                                                                                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                                                                                                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                                                          ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                                                               ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                               ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                                    ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[1][91],                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timsestamp_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                  ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][91],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][91],                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                             ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[1][91],                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ele8307_vga_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                           ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][91],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                          ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timsestamp_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                                                    ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                                                  ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                               ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                                  ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                             ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ele8307_vga_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                                ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                            ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                               ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][91],                                                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;                                ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                               ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[9]                                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[8]                                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[7]                                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[6]                                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[5]                                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[4]                                                                                                                                                                                                                                                                                                                                                                                        ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                                                                                                    ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[20]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                              ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[31]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[30]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                          ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                                                                         ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                                     ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[29]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                                     ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                                   ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                                   ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[28]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                                      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                                      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                                                                      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[27]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                                                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                                                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                                                                                 ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                                                                                   ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[26]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[25]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                                                               ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                                                                 ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[24]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[23]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                               ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                                                               ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[22]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                                                                                                            ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                                                                                              ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[21]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[19]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                                                                                                                                      ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[18]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[17]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[16]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[15]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[14]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[13]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[12]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[11]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key|readdata[10]                                                                                                                                                                                                                                                                                                                                                                                       ; Stuck at GND                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                                                             ; Stuck at VCC                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                                                                                                     ; Stuck at VCC                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|share_count[0]                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|current_base_address[31]                                                                                                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|next_base_address[31]                                                                                                                                                                                                                                                                                                                                                                                         ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|current_base_address[30]                                                                                                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|next_base_address[30]                                                                                                                                                                                                                                                                                                                                                                                         ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|current_base_address[29]                                                                                                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|next_base_address[29]                                                                                                                                                                                                                                                                                                                                                                                         ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|current_base_address[28]                                                                                                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|next_base_address[28]                                                                                                                                                                                                                                                                                                                                                                                         ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|current_base_address[27]                                                                                                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|next_base_address[27]                                                                                                                                                                                                                                                                                                                                                                                         ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|current_base_address[26]                                                                                                                                                                                                                                                                                                                                                                                    ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|next_base_address[26]                                                                                                                                                                                                                                                                                                                                                                                         ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[0][94]                                                                                                                                                                                                                                                                                             ; Lost Fanouts                   ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo|mem[1][94]                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3372  ;
; Number of registers using Synchronous Clear  ; 126   ;
; Number of registers using Synchronous Load   ; 97    ;
; Number of registers using Asynchronous Clear ; 2728  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2221  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                           ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                           ; 1       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                           ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                           ; 2       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|H_SYNC                                                                                                                                                                                                                                                                                          ; 2       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|V_SYNC                                                                                                                                                                                                                                                                                          ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                         ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                           ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                           ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                           ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                           ; 2       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|v_count[4]                                                                                                                                                                                                                                                                                      ; 4       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|v_count[1]                                                                                                                                                                                                                                                                                      ; 4       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|v_count[0]                                                                                                                                                                                                                                                                                      ; 5       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|v_count[8]                                                                                                                                                                                                                                                                                      ; 4       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|v_count[7]                                                                                                                                                                                                                                                                                      ; 4       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|v_count[6]                                                                                                                                                                                                                                                                                      ; 4       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|v_count[3]                                                                                                                                                                                                                                                                                      ; 4       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|v_count[2]                                                                                                                                                                                                                                                                                      ; 4       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|video_on_v                                                                                                                                                                                                                                                                                      ; 7       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|video_on_h                                                                                                                                                                                                                                                                                      ; 7       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                 ; 19      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ele8307_vga_0_avalon_master_agent|hold_waitrequest                                                                                                                                                                              ; 3       ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                        ; 1       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                 ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                 ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                 ; 2       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                             ; 5       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|rdemp_eq_comp_msb_aeb                                                                                                                                                                                                             ; 5       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0                                                                                                                                                                                            ; 8       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                  ; 11      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                      ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ele8307_vga_0_avalon_slave_translator|waitrequest_reset_override                                                                                                                                                            ; 4       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                                                              ; 4       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                                                                              ; 4       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|waitrequest_reset_override                                                                                                                                                                                ; 4       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timsestamp_timer_s1_translator|waitrequest_reset_override                                                                                                                                                                   ; 4       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator|waitrequest_reset_override                                                                                                                                                                     ; 5       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                             ; 4       ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                     ; 1       ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                     ; 4       ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                        ; 2       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0                                                                                                                                                                                            ; 7       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p|parity6                                                                                                                                                                                               ; 4       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                      ; 3       ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                    ; 1       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                              ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                          ; 4       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                              ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                 ; 40      ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                           ; 1       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                          ; 1       ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; 1       ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                        ; 1       ;
; DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_bcc:wrptr_g1p|parity9                                                                                                                                                                                               ; 4       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                      ; 3       ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                 ; 1       ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                 ; 4       ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                    ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                      ; 2       ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; 1       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                      ; 1       ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                 ; 1       ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                    ; 1       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[2]                                                                                                                                                                                                                                                                ; 3       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[1]                                                                                                                                                                                                                                                                ; 3       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[0]                                                                                                                                                                                                                                                                ; 3       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[7]                                                                                                                                                                                                                                                                ; 3       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[4]                                                                                                                                                                                                                                                                ; 3       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[3]                                                                                                                                                                                                                                                                ; 3       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[10]                                                                                                                                                                                                                                                               ; 3       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[9]                                                                                                                                                                                                                                                                ; 3       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[16]                                                                                                                                                                                                                                                               ; 3       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|internal_counter[15]                                                                                                                                                                                                                                                               ; 3       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|internal_counter[1]                                                                                                                                                                                                                                          ; 3       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|internal_counter[0]                                                                                                                                                                                                                                          ; 3       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|internal_counter[6]                                                                                                                                                                                                                                          ; 3       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer|internal_counter[5]                                                                                                                                                                                                                                          ; 3       ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 1       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                          ; 1       ;
; DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                 ; 1       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                        ; 1       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[24]                                                                                                                                                                                                       ; 1       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_pipe_flush_waddr[15]                                                                                                                                                                                                       ; 1       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|period_l_register[2]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|period_l_register[1]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|period_l_register[0]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|period_l_register[7]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|period_l_register[4]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|period_l_register[3]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|period_l_register[10]                                                                                                                                                                                                                                                              ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|period_l_register[9]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|period_h_register[0]                                                                                                                                                                                                                                                               ; 2       ;
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer|period_l_register[15]                                                                                                                                                                                                                                                              ; 2       ;
; Total number of inverted registers = 112*                                                                                                                                                                                                                                                                                               ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                            ; Megafunction                                                                                                                           ; Type ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------+
; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0..15] ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|count[2]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|v_count[9]                                                                                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter|data_reg[2]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|address_reg[3]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_byteenable[0]                                                                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|d_address_tag_field[4]                                                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|pending_response_count[3]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_st_data[30]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ele8307_vga_0_avalon_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timsestamp_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_slow_inst_result[0]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_slow_inst_result[9]                                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[4]                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[2]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[1]                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_rot_mask[1]                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[3]                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[1]                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|d_writedata[15]                                                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]                                                                                                                      ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]                                                                                                           ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_inst_result[13]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_inst_result[2]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|readdata[1]                                                                                                                                                                                                                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[4]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[9]                                                                                                                                                                                                                                                                                                                  ;
; 5:1                ; 21 bits   ; 63 LEs        ; 42 LEs               ; 21 LEs                 ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[11]                                                                                                                                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|fifo_out_input[106]                                                                                                                                                                                                                                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|fifo_cnt[0]                                                                                                                                                                                                                                                                                                                                                                                               ;
; 5:1                ; 72 bits   ; 216 LEs       ; 0 LEs                ; 216 LEs                ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|fifo_out_input[61]                                                                                                                                                                                                                                                                                                                                                                                        ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                                                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[10]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 12 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|fifo_out_input[116]                                                                                                                                                                                                                                                                                                                                                                                       ;
; 7:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[5]                                                                                                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                                                                                                                                                                    ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|active_addr[11]                                                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|v_count[0]                                                                                                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|m_data[2]                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|M_rot[21]                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|dc_data_rd_port_addr[6]                                                                                                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_hao1:auto_generated|mux_5hb:mux2|l2_w14_n0_mux_dataout                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[5]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[16]                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[8]                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[24]                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_rot_step1[18]                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|E_logic_result[20]                                                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|VGA_B                                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_001:router_001|src_channel[4]                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[29]                                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|D_src2_reg[0]                                                                                                                                                                                                                                                                                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|vga:ele8307_vga_0|Selector2                                                                                                                                                                                                                                                                                                                                                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[6]                                                                                                                                                                                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[15]                                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|F_ic_tag_rd_addr_nxt[3]                                                                                                                                                                                                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_001:router_001|src_channel[5]                                                                                                                                                                                                                                                                                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|Selector34                                                                                                                                                                                                                                                                                                                                                                                   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|Selector24                                                                                                                                                                                                                                                                                                                                                                                   ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |SDRAM_Nios_Test|DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|Selector28                                                                                                                                                                                                                                                                                                                                                                                   ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |SDRAM_Nios_Test|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                      ;
; 34:1               ; 4 bits    ; 88 LEs        ; 68 LEs               ; 20 LEs                 ; Yes        ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                               ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |SDRAM_Nios_Test|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO ;
+---------------------------------+-------+------+--------------------------------------------------+
; Assignment                      ; Value ; From ; To                                               ;
+---------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                ;
+---------------------------------+-------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                    ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                     ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                 ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                 ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                               ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_bcc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|alt_synch_pipe_mc8:rs_dgwp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                               ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|alt_synch_pipe_nc8:ws_dgrp ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                               ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                ;
+-----------------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe15 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_hao1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram ;
+-----------------------------+-------+------+--------------------------------+
; Assignment                  ; Value ; From ; To                             ;
+-----------------------------+-------+------+--------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                     ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                      ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                ;
+-----------------------------+-------+------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                          ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                       ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                  ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                               ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+--------------------------------------------------+
; Assignment        ; Value ; From ; To                                               ;
+-------------------+-------+------+--------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]           ;
+-------------------+-------+------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                   ;
+-------------------+-------+------+------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]               ;
+-------------------+-------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|vga:ele8307_vga_0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; base_address   ; 0     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT ;
+-------------------------+-------+-------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                    ;
+-------------------------+-------+-------------------------------------------------------------------------+
; lpm_width               ; 32    ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 256   ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 8     ; Signed Integer                                                          ;
; LPM_SHOWAHEAD           ; OFF   ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON    ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON    ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF   ; Untyped                                                                 ;
; USE_EAB                 ; ON    ; Untyped                                                                 ;
; DELAY_RDUSEDW           ; 1     ; Untyped                                                                 ;
; DELAY_WRUSEDW           ; 1     ; Untyped                                                                 ;
; RDSYNC_DELAYPIPE        ; 3     ; Untyped                                                                 ;
; WRSYNC_DELAYPIPE        ; 3     ; Untyped                                                                 ;
+-------------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                           ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                                        ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                           ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                                        ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2 ;
+----------------+---------------------------------------+------------------------------------------------------------+
; Parameter Name ; Value                                 ; Type                                                       ;
+----------------+---------------------------------------+------------------------------------------------------------+
; INIT_FILE      ; DE10_Standard_QSYS_onchip_memory2.hex ; String                                                     ;
+----------------+---------------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                             ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT                           ; Untyped                                                          ;
; WIDTH_A                            ; 32                                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 15                                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 32000                                 ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                          ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                          ;
; WIDTH_B                            ; 1                                     ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 4                                     ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                  ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                                     ; Signed Integer                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                             ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                          ;
; INIT_FILE                          ; DE10_Standard_QSYS_onchip_memory2.hex ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 32000                                 ; Signed Integer                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone V                             ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_hao1                       ; Untyped                                                          ;
+------------------------------------+---------------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                  ;
+--------------------------------------+------------------------+-------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                ;
; fractional_vco_multiplier            ; false                  ; String                                                ;
; pll_type                             ; General                ; String                                                ;
; pll_subtype                          ; General                ; String                                                ;
; number_of_clocks                     ; 2                      ; Signed Integer                                        ;
; operation_mode                       ; normal                 ; String                                                ;
; deserialization_factor               ; 4                      ; Signed Integer                                        ;
; data_rate                            ; 0                      ; Signed Integer                                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                        ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                                ;
; phase_shift0                         ; 0 ps                   ; String                                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                ;
; phase_shift1                         ; -3750 ps               ; String                                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                ;
; phase_shift2                         ; 0 ps                   ; String                                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                ;
; phase_shift3                         ; 0 ps                   ; String                                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                ;
; phase_shift4                         ; 0 ps                   ; String                                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                ;
; phase_shift5                         ; 0 ps                   ; String                                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                ;
; phase_shift6                         ; 0 ps                   ; String                                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                ;
; phase_shift7                         ; 0 ps                   ; String                                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                ;
; phase_shift8                         ; 0 ps                   ; String                                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                ;
; phase_shift9                         ; 0 ps                   ; String                                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                ;
; phase_shift10                        ; 0 ps                   ; String                                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                ;
; phase_shift11                        ; 0 ps                   ; String                                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                ;
; phase_shift12                        ; 0 ps                   ; String                                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                ;
; phase_shift13                        ; 0 ps                   ; String                                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                ;
; phase_shift14                        ; 0 ps                   ; String                                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                ;
; phase_shift15                        ; 0 ps                   ; String                                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                ;
; phase_shift16                        ; 0 ps                   ; String                                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                ;
; phase_shift17                        ; 0 ps                   ; String                                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                                        ;
; clock_name_0                         ;                        ; String                                                ;
; clock_name_1                         ;                        ; String                                                ;
; clock_name_2                         ;                        ; String                                                ;
; clock_name_3                         ;                        ; String                                                ;
; clock_name_4                         ;                        ; String                                                ;
; clock_name_5                         ;                        ; String                                                ;
; clock_name_6                         ;                        ; String                                                ;
; clock_name_7                         ;                        ; String                                                ;
; clock_name_8                         ;                        ; String                                                ;
; clock_name_global_0                  ; false                  ; String                                                ;
; clock_name_global_1                  ; false                  ; String                                                ;
; clock_name_global_2                  ; false                  ; String                                                ;
; clock_name_global_3                  ; false                  ; String                                                ;
; clock_name_global_4                  ; false                  ; String                                                ;
; clock_name_global_5                  ; false                  ; String                                                ;
; clock_name_global_6                  ; false                  ; String                                                ;
; clock_name_global_7                  ; false                  ; String                                                ;
; clock_name_global_8                  ; false                  ; String                                                ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                        ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                        ;
; m_cnt_bypass_en                      ; false                  ; String                                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                        ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                        ;
; n_cnt_bypass_en                      ; false                  ; String                                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en1                     ; false                  ; String                                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en2                     ; false                  ; String                                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en3                     ; false                  ; String                                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en4                     ; false                  ; String                                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en5                     ; false                  ; String                                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en6                     ; false                  ; String                                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en7                     ; false                  ; String                                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en8                     ; false                  ; String                                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en9                     ; false                  ; String                                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en10                    ; false                  ; String                                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en11                    ; false                  ; String                                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en12                    ; false                  ; String                                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en13                    ; false                  ; String                                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en14                    ; false                  ; String                                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en15                    ; false                  ; String                                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en16                    ; false                  ; String                                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                        ;
; c_cnt_bypass_en17                    ; false                  ; String                                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                        ;
; pll_vco_div                          ; 1                      ; Signed Integer                                        ;
; pll_slf_rst                          ; false                  ; String                                                ;
; pll_bw_sel                           ; low                    ; String                                                ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                ;
; pll_cp_current                       ; 0                      ; Signed Integer                                        ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                        ;
; pll_fractional_division              ; 1                      ; Signed Integer                                        ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                ;
; mimic_fbclk_type                     ; gclk                   ; String                                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                ;
+--------------------------------------+------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                      ;
+--------------------------------------+------------------------+-----------------------------------------------------------+
; reference_clock_frequency            ; 100.0 MHz              ; String                                                    ;
; fractional_vco_multiplier            ; false                  ; String                                                    ;
; pll_type                             ; General                ; String                                                    ;
; pll_subtype                          ; General                ; String                                                    ;
; number_of_clocks                     ; 1                      ; Signed Integer                                            ;
; operation_mode                       ; direct                 ; String                                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                                            ;
; data_rate                            ; 0                      ; Signed Integer                                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                            ;
; output_clock_frequency0              ; 25.174825 MHz          ; String                                                    ;
; phase_shift0                         ; 0 ps                   ; String                                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                    ;
; phase_shift1                         ; 0 ps                   ; String                                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                    ;
; phase_shift2                         ; 0 ps                   ; String                                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                    ;
; phase_shift3                         ; 0 ps                   ; String                                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                    ;
; phase_shift4                         ; 0 ps                   ; String                                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                    ;
; phase_shift5                         ; 0 ps                   ; String                                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                    ;
; phase_shift6                         ; 0 ps                   ; String                                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                    ;
; phase_shift7                         ; 0 ps                   ; String                                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                    ;
; phase_shift8                         ; 0 ps                   ; String                                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                    ;
; phase_shift9                         ; 0 ps                   ; String                                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                    ;
; phase_shift10                        ; 0 ps                   ; String                                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                    ;
; phase_shift11                        ; 0 ps                   ; String                                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                    ;
; phase_shift12                        ; 0 ps                   ; String                                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                    ;
; phase_shift13                        ; 0 ps                   ; String                                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                    ;
; phase_shift14                        ; 0 ps                   ; String                                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                    ;
; phase_shift15                        ; 0 ps                   ; String                                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                    ;
; phase_shift16                        ; 0 ps                   ; String                                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                    ;
; phase_shift17                        ; 0 ps                   ; String                                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                                            ;
; clock_name_0                         ;                        ; String                                                    ;
; clock_name_1                         ;                        ; String                                                    ;
; clock_name_2                         ;                        ; String                                                    ;
; clock_name_3                         ;                        ; String                                                    ;
; clock_name_4                         ;                        ; String                                                    ;
; clock_name_5                         ;                        ; String                                                    ;
; clock_name_6                         ;                        ; String                                                    ;
; clock_name_7                         ;                        ; String                                                    ;
; clock_name_8                         ;                        ; String                                                    ;
; clock_name_global_0                  ; false                  ; String                                                    ;
; clock_name_global_1                  ; false                  ; String                                                    ;
; clock_name_global_2                  ; false                  ; String                                                    ;
; clock_name_global_3                  ; false                  ; String                                                    ;
; clock_name_global_4                  ; false                  ; String                                                    ;
; clock_name_global_5                  ; false                  ; String                                                    ;
; clock_name_global_6                  ; false                  ; String                                                    ;
; clock_name_global_7                  ; false                  ; String                                                    ;
; clock_name_global_8                  ; false                  ; String                                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                            ;
; m_cnt_bypass_en                      ; false                  ; String                                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                            ;
; n_cnt_bypass_en                      ; false                  ; String                                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                                            ;
; pll_slf_rst                          ; false                  ; String                                                    ;
; pll_bw_sel                           ; low                    ; String                                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                    ;
+--------------------------------------+------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ele8307_vga_0_avalon_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                       ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                             ;
; AV_DATA_W                   ; 128   ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                             ;
; AV_BYTEENABLE_W             ; 16    ; Signed Integer                                                                                                                                             ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 5     ; Signed Integer                                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                             ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                             ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 16    ; Signed Integer                                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                    ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                          ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                           ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                 ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                                 ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                   ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ele8307_vga_0_avalon_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                  ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                        ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                               ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                               ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timsestamp_timer_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ele8307_vga_0_avalon_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 198   ; Signed Integer                                                                                                                                     ;
; PKT_QOS_L                 ; 198   ; Signed Integer                                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 196   ; Signed Integer                                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 196   ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 195   ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 195   ; Signed Integer                                                                                                                                     ;
; PKT_CACHE_H               ; 214   ; Signed Integer                                                                                                                                     ;
; PKT_CACHE_L               ; 211   ; Signed Integer                                                                                                                                     ;
; PKT_THREAD_ID_H           ; 207   ; Signed Integer                                                                                                                                     ;
; PKT_THREAD_ID_L           ; 207   ; Signed Integer                                                                                                                                     ;
; PKT_BEGIN_BURST           ; 197   ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_H          ; 210   ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_L          ; 208   ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 189   ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 187   ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 186   ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 182   ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 175   ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 192   ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 190   ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 194   ; Signed Integer                                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 193   ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 181   ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 180   ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 176   ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 177   ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 178   ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 179   ; Signed Integer                                                                                                                                     ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_H              ; 202   ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_L              ; 199   ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_H             ; 206   ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_L             ; 203   ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 215   ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 216   ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 217   ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 219   ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 220   ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 5     ; Signed Integer                                                                                                                                     ;
; ID                        ; 0     ; Signed Integer                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 5     ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_W                ; 128   ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_W              ; 16    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 90    ; Signed Integer                                                                                                                                  ;
; PKT_QOS_L                 ; 90    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 88    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 88    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 87    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 87    ; Signed Integer                                                                                                                                  ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                                  ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                                  ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                                  ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                                                  ;
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 85    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                  ;
; ID                        ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 5     ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 90    ; Signed Integer                                                                                                                                         ;
; PKT_QOS_L                 ; 90    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 88    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 88    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 87    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 87    ; Signed Integer                                                                                                                                         ;
; PKT_CACHE_H               ; 106   ; Signed Integer                                                                                                                                         ;
; PKT_CACHE_L               ; 103   ; Signed Integer                                                                                                                                         ;
; PKT_THREAD_ID_H           ; 99    ; Signed Integer                                                                                                                                         ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                                                         ;
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 86    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 85    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                         ;
; ID                        ; 2     ; Signed Integer                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                         ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 5     ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 84    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 82    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 95    ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 95    ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 95    ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                    ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ele8307_vga_0_avalon_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                   ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ele8307_vga_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                              ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                 ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                            ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                                                     ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                                     ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                                     ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                     ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                     ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                                          ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                          ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                                          ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                          ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                          ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                   ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                     ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                     ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timsestamp_timer_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 89    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 81    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 102   ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 100   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 113   ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timsestamp_timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 113   ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router:router|DE10_Standard_QSYS_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_001:router_001|DE10_Standard_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_002:router_002|DE10_Standard_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_003:router_003|DE10_Standard_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_004|DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_005|DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_006|DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_007:router_007|DE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_007:router_008|DE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_009|DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_010|DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_011|DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                                       ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                                                       ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                       ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                       ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_L             ; 95    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_H              ; 94    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_L              ; 91    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                              ;
; ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                                              ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                                              ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                              ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                              ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                                                              ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                              ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                              ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                              ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                   ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                           ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                           ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 60    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                                ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                                ;
; ST_DATA_W      ; 94    ; Signed Integer                                                                                                                                                                                                                                                ;
; ST_CHANNEL_W   ; 9     ; Signed Integer                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                               ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 144   ; Signed Integer                                                                                                                                                          ;
; IN_PKT_ADDR_H                 ; 175   ; Signed Integer                                                                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                          ;
; IN_PKT_DATA_H                 ; 127   ; Signed Integer                                                                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 128   ; Signed Integer                                                                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 143   ; Signed Integer                                                                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 176   ; Signed Integer                                                                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 182   ; Signed Integer                                                                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 186   ; Signed Integer                                                                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 187   ; Signed Integer                                                                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 189   ; Signed Integer                                                                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 190   ; Signed Integer                                                                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 192   ; Signed Integer                                                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 215   ; Signed Integer                                                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 216   ; Signed Integer                                                                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 181   ; Signed Integer                                                                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 193   ; Signed Integer                                                                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 194   ; Signed Integer                                                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 217   ; Signed Integer                                                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 219   ; Signed Integer                                                                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 178   ; Signed Integer                                                                                                                                                          ;
; IN_ST_DATA_W                  ; 220   ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                                                          ;
; OUT_ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                                                          ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                          ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                       ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BYTE_CNT_H             ; 78    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURSTWRAP_L            ; 79    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURSTWRAP_H            ; 81    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURST_SIZE_L           ; 82    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURST_SIZE_H           ; 84    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 107   ; Signed Integer                                                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 108   ; Signed Integer                                                                                                                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURST_TYPE_L           ; 85    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURST_TYPE_H           ; 86    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_L       ; 109   ; Signed Integer                                                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_H       ; 111   ; Signed Integer                                                                                                                                                       ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                                       ;
; IN_ST_DATA_W                  ; 112   ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 89    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 90    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 91    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 93    ; Signed Integer                                                                                                                                                       ;
; OUT_ST_DATA_W                 ; 94    ; Signed Integer                                                                                                                                                       ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                                                       ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                       ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                       ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                    ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                                          ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                          ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 60    ; Signed Integer                                                                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 61    ; Signed Integer                                                                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 63    ; Signed Integer                                                                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 64    ; Signed Integer                                                                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 66    ; Signed Integer                                                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 89    ; Signed Integer                                                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 90    ; Signed Integer                                                                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 67    ; Signed Integer                                                                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 68    ; Signed Integer                                                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 91    ; Signed Integer                                                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 93    ; Signed Integer                                                                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                                          ;
; IN_ST_DATA_W                  ; 94    ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_ADDR_H                ; 175   ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 176   ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 182   ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 186   ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 190   ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 192   ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 215   ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 216   ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 181   ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 193   ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 194   ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 217   ; Signed Integer                                                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 219   ; Signed Integer                                                                                                                                                          ;
; OUT_ST_DATA_W                 ; 220   ; Signed Integer                                                                                                                                                          ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                          ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                          ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                       ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BYTE_CNT_H             ; 60    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURSTWRAP_L            ; 61    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURSTWRAP_H            ; 63    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURST_SIZE_L           ; 64    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURST_SIZE_H           ; 66    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_L      ; 89    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_RESPONSE_STATUS_H      ; 90    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURST_TYPE_L           ; 67    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_BURST_TYPE_H           ; 68    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_L       ; 91    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_ORI_BURST_SIZE_H       ; 93    ; Signed Integer                                                                                                                                                       ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                                       ;
; IN_ST_DATA_W                  ; 94    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BURST_SIZE_L          ; 82    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BURST_SIZE_H          ; 84    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_L     ; 107   ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_RESPONSE_STATUS_H     ; 108   ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BURST_TYPE_L          ; 85    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_BURST_TYPE_H          ; 86    ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 109   ; Signed Integer                                                                                                                                                       ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 111   ; Signed Integer                                                                                                                                                       ;
; OUT_ST_DATA_W                 ; 112   ; Signed Integer                                                                                                                                                       ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                                                       ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                       ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                       ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                       ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                       ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                       ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
; BYTE_CNT_W     ; 5     ; Signed Integer                                                                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                           ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                           ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                               ;
+---------------------------+----------+--------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                     ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                     ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                             ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                     ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                     ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                     ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                     ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                     ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                     ;
+---------------------------+----------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                   ;
+---------------------------+----------+------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                         ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                         ;
+---------------------------+----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                                ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                                ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                                ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                                ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                         ;
; Entity Instance            ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                        ;
; Entity Instance            ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                        ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                              ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                                 ;
; Entity Instance                           ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram                                                  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 32000                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                         ;
; Entity Instance                           ; DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                         ;
;     -- WIDTH_A                            ; 16                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                      ;
;     -- WIDTH_B                            ; 16                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                          ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                       ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                  ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+----------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                  ;
+----------------+-------+----------+----------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                             ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                             ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                             ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                             ;
+----------------+-------+----------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                   ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                              ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                              ;
+----------------+-------+----------+------------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                         ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                         ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                         ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                         ;
+----------------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                        ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                   ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                   ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                            ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                         ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                           ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                           ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                               ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                            ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                              ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                           ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                      ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                              ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                           ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                      ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                      ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                               ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                     ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_007:router_007|DE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_004|DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_003:router_003|DE10_Standard_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_002:router_002|DE10_Standard_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_001:router_001|DE10_Standard_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router:router|DE10_Standard_QSYS_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timsestamp_timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timsestamp_timer_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                 ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                         ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                    ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                           ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ele8307_vga_0_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ele8307_vga_0_avalon_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                  ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                             ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                   ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                              ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                       ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ele8307_vga_0_avalon_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                   ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timsestamp_timer_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                 ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ele8307_vga_0_avalon_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                         ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ele8307_vga_0_avalon_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|DE10_Standard_QSYS_sdram_input_efifo_module:the_DE10_Standard_QSYS_sdram_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0|altera_pll:altera_pll_i"                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0" ;
+--------+--------+----------+-----------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                             ;
+--------+--------+----------+-----------------------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected                              ;
+--------+--------+----------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i"                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2" ;
+--------+-------+----------+------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                ;
+--------+-------+----------+------------------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                                           ;
+--------+-------+----------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                    ;
+---------------+--------+----------+------------------------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                                     ;
+---------------+--------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic"                         ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart"                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE10_Standard_QSYS:u0"                                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n     ; Input  ; Info     ; Stuck at VCC                                                                                                                     ;
; pll_locked_export ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; vga_output_B      ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "vga_output_B[9..8]" have no fanouts ;
; vga_output_G      ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "vga_output_G[9..8]" have no fanouts ;
; vga_output_R      ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "vga_output_R[9..8]" have no fanouts ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3209                        ;
;     CLR               ; 766                         ;
;     CLR SCLR          ; 7                           ;
;     CLR SLD           ; 19                          ;
;     ENA               ; 250                         ;
;     ENA CLR           ; 1729                        ;
;     ENA CLR SCLR      ; 94                          ;
;     ENA CLR SLD       ; 61                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 5                           ;
;     plain             ; 269                         ;
; arriav_io_obuf        ; 24                          ;
; arriav_lcell_comb     ; 3788                        ;
;     arith             ; 340                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 218                         ;
;         2 data inputs ; 84                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 1                           ;
;     extend            ; 116                         ;
;         7 data inputs ; 116                         ;
;     normal            ; 3324                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 74                          ;
;         2 data inputs ; 421                         ;
;         3 data inputs ; 531                         ;
;         4 data inputs ; 716                         ;
;         5 data inputs ; 710                         ;
;         6 data inputs ; 868                         ;
;     shared            ; 8                           ;
;         2 data inputs ; 8                           ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 208                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 419                         ;
;                       ;                             ;
; Max LUT depth         ; 8.30                        ;
; Average LUT depth     ; 2.81                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; arriav_lcell_comb     ; 103                                   ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 100                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 12                                    ;
;         3 data inputs ; 6                                     ;
;         4 data inputs ; 20                                    ;
;         5 data inputs ; 27                                    ;
;         6 data inputs ; 11                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.74                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 91                                       ;
;     CLR               ; 6                                        ;
;     ENA               ; 23                                       ;
;     ENA CLR           ; 28                                       ;
;     ENA CLR SLD       ; 3                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 24                                       ;
; arriav_lcell_comb     ; 137                                      ;
;     extend            ; 2                                        ;
;         7 data inputs ; 2                                        ;
;     normal            ; 135                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 29                                       ;
;         3 data inputs ; 26                                       ;
;         4 data inputs ; 25                                       ;
;         5 data inputs ; 20                                       ;
;         6 data inputs ; 30                                       ;
; boundary_port         ; 191                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.64                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:48     ;
; sld_hub:auto_hub ; 00:00:02     ;
; pzdyqx:nabboc    ; 00:00:02     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Feb 25 12:25:26 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM_Nios_Test -c SDRAM_Nios_Test
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/de10_standard_qsys.v
    Info (12023): Found entity 1: DE10_Standard_QSYS File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_irq_mapper.sv
    Info (12023): Found entity 1: DE10_Standard_QSYS_irq_mapper File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_rsp_mux File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_rsp_demux File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_cmd_mux File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_cmd_demux File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: DE10_Standard_QSYS_mm_interconnect_0_router_007 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: DE10_Standard_QSYS_mm_interconnect_0_router_004 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_router_003_default_decode File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: DE10_Standard_QSYS_mm_interconnect_0_router_003 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_router_002_default_decode File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: DE10_Standard_QSYS_mm_interconnect_0_router_002 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_router_001_default_decode File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: DE10_Standard_QSYS_mm_interconnect_0_router_001 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: DE10_Standard_QSYS_mm_interconnect_0_router_default_decode File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: DE10_Standard_QSYS_mm_interconnect_0_router File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_timsestamp_timer.v
    Info (12023): Found entity 1: DE10_Standard_QSYS_timsestamp_timer File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_timsestamp_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_timer.v
    Info (12023): Found entity 1: DE10_Standard_QSYS_timer File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_sysid_qsys.v
    Info (12023): Found entity 1: DE10_Standard_QSYS_sysid_qsys File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sysid_qsys.v Line: 34
Info (12021): Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_sdram.v
    Info (12023): Found entity 1: DE10_Standard_QSYS_sdram_input_efifo_module File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v Line: 21
    Info (12023): Found entity 2: DE10_Standard_QSYS_sdram File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_sdram_test_component.v
    Info (12023): Found entity 1: DE10_Standard_QSYS_sdram_test_component_ram_module File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram_test_component.v Line: 21
    Info (12023): Found entity 2: DE10_Standard_QSYS_sdram_test_component File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_pll_0.v
    Info (12023): Found entity 1: DE10_Standard_QSYS_pll_0 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_pll.v
    Info (12023): Found entity 1: DE10_Standard_QSYS_pll File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_onchip_memory2.v
    Info (12023): Found entity 1: DE10_Standard_QSYS_onchip_memory2 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0.v
    Info (12023): Found entity 1: DE10_Standard_QSYS_nios2_gen2_0 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 708
    Info (12023): Found entity 11: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 1001
    Info (12023): Found entity 12: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 1262
    Info (12023): Found entity 13: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 1451
    Info (12023): Found entity 14: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 1634
    Info (12023): Found entity 15: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 1702
    Info (12023): Found entity 16: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 1784
    Info (12023): Found entity 17: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 1856
    Info (12023): Found entity 18: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 1899
    Info (12023): Found entity 19: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 1946
    Info (12023): Found entity 20: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 2432
    Info (12023): Found entity 21: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 2455
    Info (12023): Found entity 22: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 2525
    Info (12023): Found entity 23: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 2542
    Info (12023): Found entity 24: DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 2635
    Info (12023): Found entity 25: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 2700
    Info (12023): Found entity 26: DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 2881
    Info (12023): Found entity 27: DE10_Standard_QSYS_nios2_gen2_0_cpu File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_key.v
    Info (12023): Found entity 1: DE10_Standard_QSYS_key File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file de10_standard_qsys/synthesis/submodules/de10_standard_qsys_jtag_uart.v
    Info (12023): Found entity 1: DE10_Standard_QSYS_jtag_uart_sim_scfifo_w File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v Line: 21
    Info (12023): Found entity 2: DE10_Standard_QSYS_jtag_uart_scfifo_w File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v Line: 78
    Info (12023): Found entity 3: DE10_Standard_QSYS_jtag_uart_sim_scfifo_r File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v Line: 164
    Info (12023): Found entity 4: DE10_Standard_QSYS_jtag_uart_scfifo_r File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v Line: 243
    Info (12023): Found entity 5: DE10_Standard_QSYS_jtag_uart File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v Line: 331
Info (12021): Found 2 design units, including 1 entities, in source file de10_standard_qsys/synthesis/submodules/vga.vhd
    Info (12022): Found design unit 1: vga-JPD File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd Line: 40
    Info (12023): Found entity 1: vga File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd Line: 9
Warning (10037): Verilog HDL or VHDL warning at DE10_Standard_QSYS_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at DE10_Standard_QSYS_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at DE10_Standard_QSYS_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at DE10_Standard_QSYS_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v Line: 682
Warning (12125): Using design file sdram_nios_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SDRAM_Nios_Test File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 6
Info (12127): Elaborating entity "SDRAM_Nios_Test" for the top level hierarchy
Warning (10034): Output port "LEDR" at sdram_nios_test.v(21) has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 21
Warning (10034): Output port "HEX0" at sdram_nios_test.v(24) has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 24
Warning (10034): Output port "HEX1" at sdram_nios_test.v(25) has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 25
Warning (10034): Output port "HEX2" at sdram_nios_test.v(26) has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 26
Warning (10034): Output port "HEX3" at sdram_nios_test.v(27) has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 27
Warning (10034): Output port "HEX4" at sdram_nios_test.v(28) has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 28
Warning (10034): Output port "HEX5" at sdram_nios_test.v(29) has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 29
Warning (10034): Output port "TD_RESET_N" at sdram_nios_test.v(48) has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 48
Warning (10034): Output port "AUD_DACDAT" at sdram_nios_test.v(65) has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 65
Warning (10034): Output port "AUD_XCK" at sdram_nios_test.v(67) has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 67
Warning (10034): Output port "ADC_CONVST" at sdram_nios_test.v(76) has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 76
Warning (10034): Output port "ADC_DIN" at sdram_nios_test.v(77) has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 77
Warning (10034): Output port "ADC_SCLK" at sdram_nios_test.v(79) has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 79
Warning (10034): Output port "FPGA_I2C_SCLK" at sdram_nios_test.v(82) has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 82
Warning (10034): Output port "IRDA_TXD" at sdram_nios_test.v(88) has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 88
Info (12128): Elaborating entity "DE10_Standard_QSYS" for hierarchy "DE10_Standard_QSYS:u0" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 127
Info (12128): Elaborating entity "vga" for hierarchy "DE10_Standard_QSYS:u0|vga:ele8307_vga_0" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v Line: 138
Info (12128): Elaborating entity "LPM_FIFO_DC" for hierarchy "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd Line: 85
Info (12130): Elaborated megafunction instantiation "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd Line: 85
Info (12133): Instantiated megafunction "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT" with the following parameter: File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/vga.vhd Line: 85
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_WIDTHU" = "8"
    Info (12134): Parameter "LPM_NUMWORDS" = "256"
    Info (12134): Parameter "LPM_SHOWAHEAD" = "OFF"
    Info (12134): Parameter "LPM_TYPE" = "LPM_FIFO_DC"
    Info (12134): Parameter "UNDERFLOW_CHECKING" = "ON"
    Info (12134): Parameter "OVERFLOW_CHECKING" = "ON"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12128): Elaborating entity "dcfifo" for hierarchy "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf Line: 75
Info (12131): Elaborated megafunction instantiation "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO", which is child of megafunction instantiation "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_fifo_dc.tdf Line: 75
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_h1r1.tdf
    Info (12023): Found entity 1: dcfifo_h1r1 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf Line: 46
Info (12128): Elaborating entity "dcfifo_h1r1" for hierarchy "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf
    Info (12023): Found entity 1: a_gray2bin_g9b File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/a_gray2bin_g9b.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_g9b" for hierarchy "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf
    Info (12023): Found entity 1: a_graycounter_fu6 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/a_graycounter_fu6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_fu6" for hierarchy "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_fu6:rdptr_g1p" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf
    Info (12023): Found entity 1: a_graycounter_bcc File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/a_graycounter_bcc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_bcc" for hierarchy "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|a_graycounter_bcc:wrptr_g1p" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_26d1.tdf
    Info (12023): Found entity 1: altsyncram_26d1 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_26d1" for hierarchy "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/dffpipe_gd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|dffpipe_gd9:rs_brp" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_mc8 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/alt_synch_pipe_mc8.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_mc8" for hierarchy "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|alt_synch_pipe_mc8:rs_dgwp" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/dffpipe_hd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe13" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/alt_synch_pipe_mc8.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_nc8 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/alt_synch_pipe_nc8.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_nc8" for hierarchy "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|alt_synch_pipe_nc8:ws_dgrp" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/dffpipe_id9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe15" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/alt_synch_pipe_nc8.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf
    Info (12023): Found entity 1: cmpr_tu5 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/cmpr_tu5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_tu5" for hierarchy "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|cmpr_tu5:rdempty_eq_comp1_lsb" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf Line: 98
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf
    Info (12023): Found entity 1: cmpr_su5 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/cmpr_su5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_su5" for hierarchy "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|cmpr_su5:rdempty_eq_comp1_msb" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf Line: 99
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf
    Info (12023): Found entity 1: cmpr_1v5 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/cmpr_1v5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_1v5" for hierarchy "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|cmpr_1v5:rdfull_eq_comp" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf Line: 102
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/mux_5r7.tdf Line: 22
Info (12128): Elaborating entity "mux_5r7" for hierarchy "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|LPM_FIFO_DC:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/dcfifo_h1r1.tdf Line: 108
Info (12128): Elaborating entity "DE10_Standard_QSYS_jtag_uart" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v Line: 151
Info (12128): Elaborating entity "DE10_Standard_QSYS_jtag_uart_scfifo_w" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_w:the_DE10_Standard_QSYS_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "DE10_Standard_QSYS_jtag_uart_scfifo_r" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|DE10_Standard_QSYS_jtag_uart_scfifo_r:the_DE10_Standard_QSYS_jtag_uart_scfifo_r" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_jtag_uart:jtag_uart|alt_jtag_atlantic:DE10_Standard_QSYS_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "DE10_Standard_QSYS_key" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_key:key" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v Line: 163
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v Line: 194
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0.v Line: 69
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_test_bench" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 5993
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 6995
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 7061
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pgj1.tdf
    Info (12023): Found entity 1: altsyncram_pgj1 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_pgj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pgj1" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 7259
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_bht_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 8216
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 8234
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 8819
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altera_mult_add_37p2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 9241
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jpi1.tdf
    Info (12023): Found entity 1: altsyncram_jpi1 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_jpi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jpi1" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 9307
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_4kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 9419
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 10250
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 632
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 3128
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 3151
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 3178
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 3216
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 3231
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode:DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 1752
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 3246
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 2065
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 2074
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 2083
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 3251
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 3265
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 3284
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 3304
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_ocimem|DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_Standard_QSYS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 3406
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_nios2_gen2_0:nios2_gen2_0|DE10_Standard_QSYS_nios2_gen2_0_cpu:cpu|DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci|DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:DE10_Standard_QSYS_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "DE10_Standard_QSYS_onchip_memory2" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v Line: 208
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v Line: 69
Info (12130): Elaborated megafunction instantiation "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v Line: 69
Info (12133): Instantiated megafunction "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_onchip_memory2.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "DE10_Standard_QSYS_onchip_memory2.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "32000"
    Info (12134): Parameter "numwords_a" = "32000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "15"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hao1.tdf
    Info (12023): Found entity 1: altsyncram_hao1 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_hao1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_hao1" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_hao1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/decode_8la.tdf Line: 22
Info (12128): Elaborating entity "decode_8la" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_hao1:auto_generated|decode_8la:decode3" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_hao1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf
    Info (12023): Found entity 1: mux_5hb File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/mux_5hb.tdf Line: 22
Info (12128): Elaborating entity "mux_5hb" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_hao1:auto_generated|mux_5hb:mux2" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_hao1.tdf Line: 44
Info (12128): Elaborating entity "DE10_Standard_QSYS_pll" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v Line: 216
Info (12128): Elaborating entity "altera_pll" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v Line: 88
Info (12133): Instantiated megafunction "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3750 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "DE10_Standard_QSYS_pll_0" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v Line: 223
Info (12128): Elaborating entity "altera_pll" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0|altera_pll:altera_pll_i" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v Line: 85
Info (12133): Instantiated megafunction "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_pll_0.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.174825 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "DE10_Standard_QSYS_sdram" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v Line: 246
Info (12128): Elaborating entity "DE10_Standard_QSYS_sdram_input_efifo_module" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sdram:sdram|DE10_Standard_QSYS_sdram_input_efifo_module:the_DE10_Standard_QSYS_sdram_input_efifo_module" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_sdram.v Line: 298
Info (12128): Elaborating entity "DE10_Standard_QSYS_sysid_qsys" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_sysid_qsys:sysid_qsys" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v Line: 253
Info (12128): Elaborating entity "DE10_Standard_QSYS_timer" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timer:timer" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v Line: 264
Info (12128): Elaborating entity "DE10_Standard_QSYS_timsestamp_timer" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_timsestamp_timer:timsestamp_timer" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v Line: 275
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v Line: 352
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:ele8307_vga_0_avalon_master_translator" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 835
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 895
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 955
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 1019
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 1083
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ele8307_vga_0_avalon_slave_translator" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 1147
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 1211
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 1275
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 1339
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 1403
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 1467
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ele8307_vga_0_avalon_master_agent" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 1612
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 1693
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 1774
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 1858
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 1899
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 1940
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 2024
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 2065
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_router" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router:router" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 2956
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_router_default_decode" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router:router|DE10_Standard_QSYS_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_router_001" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_001:router_001" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 2972
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_router_001_default_decode" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_001:router_001|DE10_Standard_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_001.sv Line: 194
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_router_002" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_002:router_002" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 2988
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_router_002_default_decode" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_002:router_002|DE10_Standard_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_002.sv Line: 180
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_router_003" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_003:router_003" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 3004
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_router_003_default_decode" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_003:router_003|DE10_Standard_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_router_004" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_004" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 3020
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_004:router_004|DE10_Standard_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_router_007" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_007:router_007" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 3068
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_router_007:router_007|DE10_Standard_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_router_007.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 3182
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 3232
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 3282
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_cmd_demux" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 3299
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 3364
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 3387
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_cmd_mux" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 3410
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 3427
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_cmd_mux_004:cmd_mux_004" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 3484
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_rsp_demux" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 3581
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 3598
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_demux_004:rsp_demux_004" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 3655
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_rsp_mux" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 3746
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 3811
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 3834
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_rsp_mux_002.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ele8307_vga_0_avalon_master_to_sdram_s1_cmd_width_adapter" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 3900
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_sdram_s1_cmd_width_adapter" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 3966
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_ele8307_vga_0_avalon_master_rsp_width_adapter" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 4032
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_gen2_0_data_master_rsp_width_adapter" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 4098
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 4127
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0.v Line: 4156
Info (12128): Elaborating entity "DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "DE10_Standard_QSYS_irq_mapper" for hierarchy "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_irq_mapper:irq_mapper" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v Line: 362
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v Line: 425
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE10_Standard_QSYS:u0|altera_reset_controller:rst_controller_001" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/DE10_Standard_QSYS.v Line: 488
Warning (12020): Port "jdo" on the entity instantiation of "the_DE10_Standard_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/DE10_Standard_QSYS/synthesis/submodules/DE10_Standard_QSYS_nios2_gen2_0_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.02.25.12:28:00 Progress: Loading sld3853e859/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3853e859/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/ip/sld3853e859/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/ip/sld3853e859/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|q_b[6]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf Line: 233
        Warning (14320): Synthesized away node "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|q_b[7]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf Line: 265
        Warning (14320): Synthesized away node "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|q_b[14]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf Line: 489
        Warning (14320): Synthesized away node "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|q_b[15]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf Line: 521
        Warning (14320): Synthesized away node "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|q_b[22]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf Line: 745
        Warning (14320): Synthesized away node "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|q_b[23]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf Line: 777
        Warning (14320): Synthesized away node "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|q_b[30]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf Line: 1001
        Warning (14320): Synthesized away node "DE10_Standard_QSYS:u0|vga:ele8307_vga_0|lpm_fifo_dc:FIFO_OUT|dcfifo:myFIFO|dcfifo_h1r1:auto_generated|altsyncram_26d1:fifo_ram|q_b[31]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_26d1.tdf Line: 1033
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "DE10_Standard_QSYS:u0|DE10_Standard_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/db/altsyncram_40n1.tdf Line: 27
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 63
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 64
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 66
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 70
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 71
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 72
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 73
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 83
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 21
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 21
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 21
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 21
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 21
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 21
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 21
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 21
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 21
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 21
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 24
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 24
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 24
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 24
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 24
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 24
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 24
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 25
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 25
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 25
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 25
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 25
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 25
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 25
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 26
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 26
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 26
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 26
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 26
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 26
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 26
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 27
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 27
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 27
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 27
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 27
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 27
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 27
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 28
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 28
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 28
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 28
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 28
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 28
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 28
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 29
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 29
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 29
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 29
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 29
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 29
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 29
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 35
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 48
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 53
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 53
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 55
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 55
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 57
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 57
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 58
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 65
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 67
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 76
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 77
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 79
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 82
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 88
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 529 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/output_files/SDRAM_Nios_Test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 18 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance DE10_Standard_QSYS:u0|DE10_Standard_QSYS_pll:pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 27 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 9
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 11
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 18
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 18
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 45
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 46
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 46
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 47
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 49
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 62
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 78
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/sdram_nios_test.v Line: 86
Info (21057): Implemented 6120 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 113 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 5522 logic cells
    Info (21064): Implemented 419 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 154 warnings
    Info: Peak virtual memory: 5056 megabytes
    Info: Processing ended: Tue Feb 25 12:30:06 2020
    Info: Elapsed time: 00:04:40
    Info: Total CPU time (on all processors): 00:05:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/alexi/Documents/ELE8307/LUT_Brain/SDRAM_Nios_Test/output_files/SDRAM_Nios_Test.map.smsg.


