git clone --depth 1 --no-tags https://github.com/mecharri/DDA_Ejercicios.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407607587
git clone --depth 1 --no-tags https://github.com/sebbk3/TP1-arquitectura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406502339
git clone --depth 1 --no-tags https://github.com/EslamAsHhraf/Design-of-a-Randomizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406408179
git clone --depth 1 --no-tags https://github.com/wwwite/RISC-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404769764
git clone --depth 1 --no-tags https://github.com/sharmaut/Above-Beyond.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406617334
git clone --depth 1 --no-tags https://github.com/MichaelPate/EE4490-Homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407946872
git clone --depth 1 --no-tags https://github.com/Pablo-Correa/TP_OC2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399145719
git clone --depth 1 --no-tags https://github.com/mulirow/projeto-sd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399605866
git clone --depth 1 --no-tags https://github.com/TKNopro/hardware_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397829880
git clone --depth 1 --no-tags https://github.com/tabaldii/Trabalho-Final---Sistemas-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400339826
git clone --depth 1 --no-tags https://github.com/yskoht/nand2tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401094138
git clone --depth 1 --no-tags https://github.com/rishabhgupta1rg/Brent-kung-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398318886
git clone --depth 1 --no-tags https://github.com/deepan19/RISC_MACHINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400876138
git clone --depth 1 --no-tags https://github.com/marcos2307/ModuladorHW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401704146
git clone --depth 1 --no-tags https://github.com/shubidiwoop/College-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403596061
git clone --depth 1 --no-tags https://github.com/ashutoshaks/COA-Laboratory-CS39001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402298305
git clone --depth 1 --no-tags https://github.com/KHermanUBB/caravelSonarOnChip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402212876
git clone --depth 1 --no-tags https://github.com/huanjing1218/IC_2017preliminary_graduate_DT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407838173
git clone --depth 1 --no-tags https://github.com/KHU-sunggyu/Manycore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404643956
git clone --depth 1 --no-tags https://github.com/erdemkare/VSCPUProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405379753
git clone --depth 1 --no-tags https://github.com/gaurav-niranjan/CPU-Design-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403269028
git clone --depth 1 --no-tags https://github.com/Vilanya/SIT329-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402946032
git clone --depth 1 --no-tags https://github.com/evanvnguyen/8bit-UART-Tx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404698130
git clone --depth 1 --no-tags https://github.com/va1ery/clock_divider_to32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403029711
git clone --depth 1 --no-tags https://github.com/ryankinney33/ece473.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403100087
git clone --depth 1 --no-tags https://github.com/Mithunjha/FPGA_MatrixMultiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405600811
git clone --depth 1 --no-tags https://github.com/chamathamarasinghe96/Single-Cycle-CPU-Implementation-with-a-Memory-Subsystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403407408
git clone --depth 1 --no-tags https://github.com/Fernando-Magnabosco/Trabalho---VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405476635
git clone --depth 1 --no-tags https://github.com/PaulZeroOne/Image_Processing_Using_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398171628
git clone --depth 1 --no-tags https://github.com/BatBlob/Single-Cycle-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397194688
git clone --depth 1 --no-tags https://github.com/mhhai/Paper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397450558
git clone --depth 1 --no-tags https://github.com/RojasMilo/Chisel_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398604483
git clone --depth 1 --no-tags https://github.com/tastynoob/booth-muler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398574402
git clone --depth 1 --no-tags https://github.com/desxxxi/SYSTEM-VERILOG-PRACTICE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398969476
git clone --depth 1 --no-tags https://github.com/danieljin1205/cpu8bitprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398870956
git clone --depth 1 --no-tags https://github.com/anurag-agrwal/Dadda-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398500423
git clone --depth 1 --no-tags https://github.com/parthjindal/COA-IITKGP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399463744
git clone --depth 1 --no-tags https://github.com/HCSSHC/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399371710
git clone --depth 1 --no-tags https://github.com/xujunxi/Reinforcement-Learning-Logic-Synthesis-Process-Optimization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402558970
git clone --depth 1 --no-tags https://github.com/MahmoudAbdelmawgoed/Viterbi-decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402298493
git clone --depth 1 --no-tags https://github.com/avneetsag/FSM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402636838
git clone --depth 1 --no-tags https://github.com/Super-Awesome-Organization/expt4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407617570
git clone --depth 1 --no-tags https://github.com/This-is-lwz/GIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407789046
git clone --depth 1 --no-tags https://github.com/zbigos/fpga-videostreamer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407633082
git clone --depth 1 --no-tags https://github.com/made-o/Arqui-2021-tp1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405758936
git clone --depth 1 --no-tags https://github.com/liannequach/Iterative-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405839863
git clone --depth 1 --no-tags https://github.com/K10SHI/GATES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405917943
git clone --depth 1 --no-tags https://github.com/good4Ya/tmp_75b_q1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403222773
git clone --depth 1 --no-tags https://github.com/EnkanSakura/Verilog-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405242310
git clone --depth 1 --no-tags https://github.com/KlaudiaKinga/Yoshi-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406422000
git clone --depth 1 --no-tags https://github.com/sz958/cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399031741
git clone --depth 1 --no-tags https://github.com/imhcyx/auto-inc-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399026439
git clone --depth 1 --no-tags https://github.com/otooooooooooooooooo/calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398590822
git clone --depth 1 --no-tags https://github.com/pxdream/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396716937
git clone --depth 1 --no-tags https://github.com/tahaShm/computer-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400494137
git clone --depth 1 --no-tags https://github.com/ariannaliu/MIPSmicroprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400123540
git clone --depth 1 --no-tags https://github.com/prannoypara/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398020795
git clone --depth 1 --no-tags https://github.com/VELIDIPRADEEPKUMAR/UART_RTL_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397476802
git clone --depth 1 --no-tags https://github.com/henryzhang1996/hardware-arithmetic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399296865
git clone --depth 1 --no-tags https://github.com/sanathNU/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399675351
git clone --depth 1 --no-tags https://github.com/anurag-agrwal/Brent-Kung-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398499259
git clone --depth 1 --no-tags https://github.com/shihyuhuang/Timing-Circuit-Designs-and-Their-Applications.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398511739
git clone --depth 1 --no-tags https://github.com/LinHeLurking/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407104397
git clone --depth 1 --no-tags https://github.com/IfrahIshtiaq/MIPS-32bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406902674
git clone --depth 1 --no-tags https://github.com/503976632/handshakee.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403537695
git clone --depth 1 --no-tags https://github.com/Subinsdev/E--Yantra-Sankatmochan-Bot-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403705185
git clone --depth 1 --no-tags https://github.com/ClaytonJPayne/combo_lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404062744
git clone --depth 1 --no-tags https://github.com/polys18/Stuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404720399
git clone --depth 1 --no-tags https://github.com/AlexNecakov/WhackAMole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404923939
git clone --depth 1 --no-tags https://github.com/flpostolache/Automat-suc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399223295
git clone --depth 1 --no-tags https://github.com/lokeshjaliminche/sha256_verilog_OPS_Count.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405552945
git clone --depth 1 --no-tags https://github.com/n4m4g/verilog_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405638192
git clone --depth 1 --no-tags https://github.com/liannequach/-Circuit-Equivalence-Checking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405840236
git clone --depth 1 --no-tags https://github.com/ddilarakarakas/32-Bit-Mips-Processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397579505
git clone --depth 1 --no-tags https://github.com/Mostafa-Hassanien/Single-Cycle-MIPS-Processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406849235
git clone --depth 1 --no-tags https://github.com/PrasadGholve/IITB-RISC-Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397969811
git clone --depth 1 --no-tags https://github.com/satyamprasad27/16x16_Dadda_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397918643
git clone --depth 1 --no-tags https://github.com/QianpengLi577/ieee754-Single-precision-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398134361
git clone --depth 1 --no-tags https://github.com/Manvendra96/LUT-optimization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398281540
git clone --depth 1 --no-tags https://github.com/wges9405/Harword_Design_Lab._FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403961044
git clone --depth 1 --no-tags https://github.com/vinayakagarwal43/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404828684
git clone --depth 1 --no-tags https://github.com/ZhouSJ5292/ECE550.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405122397
git clone --depth 1 --no-tags https://github.com/nicoloporcu/FPGA_Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407474475
git clone --depth 1 --no-tags https://github.com/jason1440049328/Sludge-Runner.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407684859
git clone --depth 1 --no-tags https://github.com/Bitil8747/I2C_interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407085046
git clone --depth 1 --no-tags https://github.com/DanahAldahiry/Single-Cycle-Processor-MIPS-21bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403123916
git clone --depth 1 --no-tags https://github.com/WannaMinKhant/fpga_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405467351
git clone --depth 1 --no-tags https://github.com/SamBaker101/MAX-10-Lite_Audio_Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405511273
git clone --depth 1 --no-tags https://github.com/macagauna117/TP1_Arquitectura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406062959
git clone --depth 1 --no-tags https://github.com/kuopinghsu/riscv_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404540830
git clone --depth 1 --no-tags https://github.com/mfkiwl/RV64_ysyx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403304828
git clone --depth 1 --no-tags https://github.com/dnjayasinghe/PoSq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403872929
git clone --depth 1 --no-tags https://github.com/HongDeJheng/FPGA-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399892227
git clone --depth 1 --no-tags https://github.com/chand58/Router_1-by-3-in-verilog_-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399734513
git clone --depth 1 --no-tags https://github.com/CallumMbedded95/FPGA_Tests.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399064941
git clone --depth 1 --no-tags https://github.com/JeffreySamuel/FPGA-FPGA_Communication_using_USB2.0-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399186483
git clone --depth 1 --no-tags https://github.com/scottohair/pipelined_mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400316900
git clone --depth 1 --no-tags https://github.com/kovagoz/fpga-ball.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398815205
git clone --depth 1 --no-tags https://github.com/zifeiyuing/vs_git.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399098793
