<?xml version="1.0" encoding="us-ascii"?>
<Execution_Parameter_Set>
	<Host_Parameter_Set>
			 <PCIe_Lane_Bandwidth>1.00000</PCIe_Lane_Bandwidth>
			 <PCIe_Lane_Count>4</PCIe_Lane_Count>
			 <Enable_ResponseTime_Logging>true</Enable_ResponseTime_Logging>
			 <ResponseTime_Logging_Period_Length>1000000</ResponseTime_Logging_Period_Length>
	</Host_Parameter_Set>
	<Device_Parameter_Set>
			 <Seed>321</Seed>
			 <Enabled_Preconditioning>true</Enabled_Preconditioning>
			 <Memory_Type>FLASH</Memory_Type>
			 <HostInterface_Type>NVME</HostInterface_Type>
			 <IO_Queue_Depth>65535</IO_Queue_Depth>
			 <Queue_Fetch_Size>65535</Queue_Fetch_Size> <!-- 512-->
			 <Caching_Mechanism>ADVANCED</Caching_Mechanism>
			 <Data_Cache_Sharing_Mode>SHARED</Data_Cache_Sharing_Mode>
			 <Data_Cache_Capacity>67108864</Data_Cache_Capacity>
			 <Data_Cache_DRAM_Row_Size>8192</Data_Cache_DRAM_Row_Size>
			 <Data_Cache_DRAM_Data_Rate>1600</Data_Cache_DRAM_Data_Rate>
			 <Data_Cache_DRAM_Data_Busrt_Size>1</Data_Cache_DRAM_Data_Busrt_Size>
			 <Data_Cache_DRAM_tRCD>13</Data_Cache_DRAM_tRCD>
			 <Data_Cache_DRAM_tCL>13</Data_Cache_DRAM_tCL>
			 <Data_Cache_DRAM_tRP>13</Data_Cache_DRAM_tRP>
			 <Address_Mapping>PAGE_LEVEL</Address_Mapping>
			 <Ideal_Mapping_Table>true</Ideal_Mapping_Table>
			 <CMT_Capacity>268435456</CMT_Capacity>
			 <CMT_Sharing_Mode>SHARED</CMT_Sharing_Mode>
			 <Plane_Allocation_Scheme>CWDP</Plane_Allocation_Scheme>
			 <Transaction_Scheduling_Policy>OUT_OF_ORDER</Transaction_Scheduling_Policy>
			 <Overprovisioning_Ratio>0.127</Overprovisioning_Ratio>
			 <GC_Exec_Threshold>0.10000</GC_Exec_Threshold>
			 <GC_Block_Selection_Policy>GREEDY</GC_Block_Selection_Policy>
			 <Use_Copyback_for_GC>false</Use_Copyback_for_GC>
			 <Preemptible_GC_Enabled>true</Preemptible_GC_Enabled> <!-- false -->
			 <GC_Hard_Threshold>0.050000</GC_Hard_Threshold>
			 <Dynamic_Wearleveling_Enabled>false</Dynamic_Wearleveling_Enabled> <!-- true -->
			 <Static_Wearleveling_Enabled>false</Static_Wearleveling_Enabled> <!-- true-->
			 <Static_Wearleveling_Threshold>200</Static_Wearleveling_Threshold>
			 <Preferred_suspend_erase_time_for_read>100000</Preferred_suspend_erase_time_for_read> <!-- 100000 -->
			 <Preferred_suspend_erase_time_for_write>10000</Preferred_suspend_erase_time_for_write>
			 <Preferred_suspend_write_time_for_read>20000</Preferred_suspend_write_time_for_read>
			 <Flash_Channel_Count>4</Flash_Channel_Count>
			 <Flash_Channel_Width>1</Flash_Channel_Width>
			 <Channel_Transfer_Rate>1200</Channel_Transfer_Rate>
			 <Chip_No_Per_Channel>1</Chip_No_Per_Channel> <!-- 4-->
			 <Flash_Comm_Protocol>NVDDR2</Flash_Comm_Protocol>
		<Flash_Parameter_Set>
				 <Flash_Technology>TLC</Flash_Technology>
				 <CMD_Suspension_Support>ERASE</CMD_Suspension_Support>
				 <Page_Read_Latency_LSB>14000</Page_Read_Latency_LSB> <!-- 14000--> 
				 <Page_Read_Latency_CSB>14000</Page_Read_Latency_CSB>
				 <Page_Read_Latency_MSB>14000</Page_Read_Latency_MSB>
				 <Page_Program_Latency_LSB>400000</Page_Program_Latency_LSB> <!--200000 -->
				 <Page_Program_Latency_CSB>400000</Page_Program_Latency_CSB>
				 <Page_Program_Latency_MSB>400000</Page_Program_Latency_MSB>
				 <Block_Erase_Latency>2000000</Block_Erase_Latency> <!-- default: 5000000 to 3500000에서 10배 35000000으로 할시 write latency 5x -->
				 <Block_PE_Cycles_Limit>10000</Block_PE_Cycles_Limit>
				 <Suspend_Erase_Time>100000</Suspend_Erase_Time> <!-- 100000 -->
				 <Suspend_Program_Time>20000</Suspend_Program_Time> <!-- 20000 -->
				 <Die_No_Per_Chip>1</Die_No_Per_Chip> <!-- 1 -->
				 <Plane_No_Per_Die>4</Plane_No_Per_Die> <!-- 4 -->
				 <Block_No_Per_Plane>8192</Block_No_Per_Plane> <!-- 683, 1024, 1365, 4096, 6144, 9216, 16384, 24576, 32768, 36864 49152-->
				 <Page_No_Per_Block>256</Page_No_Per_Block> <!--256, 768-->
				 <Page_Capacity>16384</Page_Capacity> <!-- 8192-->
				 <Page_Metadat_Capacity>448</Page_Metadat_Capacity> <!-- 448 --> <!-- 4,4,1,8,[2048,64],8192Byte  128GB -->
		</Flash_Parameter_Set>
	</Device_Parameter_Set>
</Execution_Parameter_Set>
