0x1: IMM d = 0x47
0x2: IMM c = 0x89
0x3: STM *c = d
0x4: IMM d = 0x2e
0x5: IMM c = 0x8f
0x6: STM *c = d
0x7: IMM d = 0x4c
0x8: IMM c = 0x82
0x9: STM *c = d
0xa: IMM d = 0xab
0xb: IMM c = 0x85
0xc: STM *c = d
0xd: IMM d = 0x86
0xe: IMM c = 0x83
0xf: STM *c = d
0x10: IMM d = 0x57
0x11: IMM c = 0x8a
0x12: STM *c = d
0x13: IMM d = 0x34
0x14: IMM c = 0x86
0x15: STM *c = d
0x16: IMM d = 0x27
0x17: IMM c = 0x87
0x18: STM *c = d
0x19: IMM d = 0x3b
0x1a: IMM c = 0x8d
0x1b: STM *c = d
0x1c: IMM d = 0xc2
0x1d: IMM c = 0x8c
0x1e: STM *c = d
0x1f: STK None a
      ... pushing a
0x20: STK None b
      ... pushing b
0x21: STK None c
      ... pushing c
0x22: IMM b = 0x1
0x23: ADD b s
0x24: IMM d = 0x45
0x25: STK None d
      ... pushing d
0x26: IMM d = 0x4e
0x27: STK None d
      ... pushing d
0x28: IMM d = 0x54
0x29: STK None d
      ... pushing d
0x2a: IMM d = 0x45
0x2b: STK None d
      ... pushing d
0x2c: IMM d = 0x52
0x2d: STK None d
      ... pushing d
0x2e: IMM d = 0x20
0x2f: STK None d
      ... pushing d
0x30: IMM d = 0x4b
0x31: STK None d
      ... pushing d
0x32: IMM d = 0x45
0x33: STK None d
      ... pushing d
0x34: IMM d = 0x59
0x35: STK None d
      ... pushing d
0x36: IMM d = 0x3a
0x37: STK None d
      ... pushing d
0x38: IMM d = 0x20
0x39: STK None d
      ... pushing d
0x3a: IMM c = 0xb
0x3b: IMM a = 0x1
0x3c: SYS write d
0x3d: STK c None
      ... popping c
0x3e: STK b None
      ... popping b
0x3f: STK a None
      ... popping a
0x40: STK None a
      ... pushing a
0x41: STK None b
      ... pushing b
0x42: STK None c
      ... pushing c
0x43: IMM b = 0x40
0x44: IMM c = 0xe
0x45: IMM a = 0x0
0x46: SYS read_memory d
0x47: STK c None
      ... popping c
0x48: STK b None
      ... popping b
0x49: STK a None
      ... popping a
0x4a: IMM d = 0x97
0x4b: IMM c = 0x88
0x4c: STM *c = d
0x4d: IMM d = 0xa8
0x4e: IMM c = 0x8b
0x4f: STM *c = d
0x50: IMM d = 0x90
0x51: IMM c = 0x8e
0x52: STM *c = d
0x53: IMM d = 0xd2
0x54: IMM c = 0x84
0x55: STM *c = d
0x56: IMM i = 0x89
0x57: ADD a c
0x58: ADD b c
0x59: IMM d = 0xff
0x5a: ADD a d
0x5b: ADD b d
0x5c: STK None a
      ... pushing a
0x5d: STK None b
      ... pushing b
0x5e: LDM a = *a
0x5f: LDM b = *b
0x60: CMP a b
0x61: STK b None
      ... popping b
0x62: STK a None
      ... popping a
0x63: IMM d = 0x6a
0x64: JMP N d
0x65: IMM d = 0xff
0x66: ADD c d
0x67: IMM d = 0x0
0x68: CMP c d
0x69: IMM d = 0x58
0x6a: JMP N d
0x6b: STK d c
      ... popping d
      ... pushing c
0x6c: STK i None
      ... popping i
0x6d: IMM b = 0x1
0x6e: ADD b s
0x6f: IMM d = 0x49
0x70: STK None d
      ... pushing d
0x71: IMM d = 0x4e
0x72: STK None d
      ... pushing d
0x73: IMM d = 0x43
0x74: STK None d
      ... pushing d
0x75: IMM d = 0x4f
0x76: STK None d
      ... pushing d
0x77: IMM d = 0x52
0x78: STK None d
      ... pushing d
0x79: IMM d = 0x52
0x7a: STK None d
      ... pushing d
0x7b: IMM d = 0x45
0x7c: STK None d
      ... pushing d
0x7d: IMM d = 0x43
0x7e: STK None d
      ... pushing d
0x7f: IMM d = 0x54
0x80: STK None d
      ... pushing d
0x81: IMM d = 0x21
0x82: STK None d
      ... pushing d
0x83: IMM d = 0xa
0x84: STK None d
      ... pushing d
0x85: IMM c = 0xb
0x86: IMM a = 0x1
0x87: SYS write d
0x88: IMM a = 0x1
0x89: SYS exit None
0x8a: IMM a = 0x40
0x8b: IMM b = 0x84
0x8c: IMM c = 0xc
0x8d: IMM d = 0x2
0x8e: ADD d i
0x8f: STK None d
      ... pushing d
0x90: IMM i = 0x56
0x91: IMM c = 0x0
0x92: CMP d c
0x93: IMM d = 0x96
0x94: JMP E d
0x95: IMM d = 0x6c
0x96: JMP GL d
0x97: IMM b = 0x1
0x98: ADD b s
0x99: IMM d = 0x43
0x9a: STK None d
      ... pushing d
0x9b: IMM d = 0x4f
0x9c: STK None d
      ... pushing d
0x9d: IMM d = 0x52
0x9e: STK None d
      ... pushing d
0x9f: IMM d = 0x52
0xa0: STK None d
      ... pushing d
0xa1: IMM d = 0x45
0xa2: STK None d
      ... pushing d
0xa3: IMM d = 0x43
0xa4: STK None d
      ... pushing d
0xa5: IMM d = 0x54
0xa6: STK None d
      ... pushing d
0xa7: IMM d = 0x21
0xa8: STK None d
      ... pushing d
0xa9: IMM d = 0x20
0xaa: STK None d
      ... pushing d
0xab: IMM d = 0x48
0xac: STK None d
      ... pushing d
0xad: IMM d = 0x65
0xae: STK None d
      ... pushing d
0xaf: IMM d = 0x72
0xb0: STK None d
      ... pushing d
0xb1: IMM d = 0x65
0xb2: STK None d
      ... pushing d
0xb3: IMM d = 0x20
0xb4: STK None d
      ... pushing d
0xb5: IMM d = 0x69
0xb6: STK None d
      ... pushing d
0xb7: IMM d = 0x73
0xb8: STK None d
      ... pushing d
0xb9: IMM d = 0x20
0xba: STK None d
      ... pushing d
0xbb: IMM d = 0x79
0xbc: STK None d
      ... pushing d
0xbd: IMM d = 0x6f
0xbe: STK None d
      ... pushing d
0xbf: IMM d = 0x75
0xc0: STK None d
      ... pushing d
0xc1: IMM d = 0x72
0xc2: STK None d
      ... pushing d
0xc3: IMM d = 0x20
0xc4: STK None d
      ... pushing d
0xc5: IMM d = 0x66
0xc6: STK None d
      ... pushing d
0xc7: IMM d = 0x6c
0xc8: STK None d
      ... pushing d
0xc9: IMM d = 0x61
0xca: STK None d
      ... pushing d
0xcb: IMM d = 0x67
0xcc: STK None d
      ... pushing d
0xcd: IMM d = 0x3a
0xce: STK None d
      ... pushing d
0xcf: IMM d = 0xa
0xd0: STK None d
      ... pushing d
0xd1: IMM c = 0x1c
0xd2: IMM a = 0x1
0xd3: SYS write d
0xd4: IMM d = 0x2f
0xd5: IMM c = 0x80
0xd6: STM *c = d
0xd7: IMM d = 0x66
0xd8: IMM c = 0x81
0xd9: STM *c = d
0xda: IMM d = 0x6c
0xdb: IMM c = 0x82
0xdc: STM *c = d
0xdd: IMM d = 0x61
0xde: IMM c = 0x83
0xdf: STM *c = d
0xe0: IMM d = 0x67
0xe1: IMM c = 0x84
0xe2: STM *c = d
0xe3: IMM d = 0x0
0xe4: IMM c = 0x85
0xe5: STM *c = d
0xe6: IMM a = 0x80
0xe7: IMM b = 0x0
0xe8: SYS open d
0xe9: IMM b = 0x80
0xea: IMM c = 0xff
0xeb: IMM a = 0x0
0xec: ADD a d
0xed: SYS read_memory d
0xee: IMM b = 0x80
0xef: IMM c = 0x0
0xf0: ADD c d
0xf1: IMM a = 0x1
0xf2: SYS write d
0xf3: IMM a = 0x0
0xf4: SYS exit None
