Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 04:57:33 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_69/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.064        0.000                      0                 3458        0.006        0.000                      0                 3458        2.198        0.000                       0                  3459  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.473}        4.946           202.184         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.064        0.000                      0                 3458        0.006        0.000                      0                 3458        2.198        0.000                       0                  3459  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.198ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.473ns period=4.946ns})
  Destination:            demux/sel_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.473ns period=4.946ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.946ns  (vclock rise@4.946ns - vclock rise@0.000ns)
  Data Path Delay:        4.753ns  (logic 2.043ns (42.983%)  route 2.710ns (57.017%))
  Logic Levels:           18  (CARRY8=10 LUT2=1 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.700ns = ( 6.646 - 4.946 ) 
    Source Clock Delay      (SCD):    2.180ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.219ns (routing 0.171ns, distribution 1.048ns)
  Clock Net Delay (Destination): 1.030ns (routing 0.155ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3458, routed)        1.219     2.180    demux/CLK
    SLICE_X117Y498       FDRE                                         r  demux/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y498       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.259 r  demux/sel_reg[1]/Q
                         net (fo=176, routed)         0.230     2.489    demux/sel[1]
    SLICE_X117Y496       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     2.729 r  demux/sel_reg[8]_i_6/O[5]
                         net (fo=36, routed)          0.278     3.007    demux/p_1_in[5]
    SLICE_X116Y493       LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111     3.118 r  demux/sel[8]_i_221/O
                         net (fo=2, routed)           0.149     3.267    demux/sel[8]_i_221_n_0
    SLICE_X116Y493       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.037     3.304 r  demux/sel[8]_i_228/O
                         net (fo=1, routed)           0.025     3.329    demux/sel[8]_i_228_n_0
    SLICE_X116Y493       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.492 f  demux/sel_reg[8]_i_191/CO[7]
                         net (fo=1, routed)           0.026     3.518    demux/sel_reg[8]_i_191_n_0
    SLICE_X116Y494       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.595 f  demux/sel_reg[8]_i_167/CO[5]
                         net (fo=36, routed)          0.225     3.820    demux_n_10
    SLICE_X116Y497       LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.163     3.983 r  sel[8]_i_135/O
                         net (fo=2, routed)           0.155     4.138    sel[8]_i_135_n_0
    SLICE_X116Y497       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     4.239 r  sel[8]_i_142/O
                         net (fo=1, routed)           0.015     4.254    demux/sel[8]_i_64_0[6]
    SLICE_X116Y497       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.371 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.397    demux/sel_reg[8]_i_81_n_0
    SLICE_X116Y498       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.473 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.249     4.722    demux_n_98
    SLICE_X115Y497       LUT3 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.138     4.860 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.152     5.012    sel[8]_i_32_n_0
    SLICE_X115Y497       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     5.061 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.011     5.072    demux/sel[8]_i_28_0[5]
    SLICE_X115Y497       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.227 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, routed)           0.026     5.253    demux/sel_reg[8]_i_20_n_0
    SLICE_X115Y498       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.309 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=3, routed)           0.401     5.710    demux/O[0]
    SLICE_X114Y499       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     5.914 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, routed)           0.236     6.150    demux_n_106
    SLICE_X114Y497       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     6.186 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.010     6.196    demux/sel_reg[0]_rep_10[6]
    SLICE_X114Y497       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     6.311 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.337    demux/sel_reg[8]_i_4_n_0
    SLICE_X114Y498       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.413 r  demux/sel_reg[8]_i_3/O[1]
                         net (fo=10, routed)          0.267     6.680    demux/sel_reg[8]_i_3_n_14
    SLICE_X115Y499       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.730 r  demux/sel[0]_rep_i_1/O
                         net (fo=1, routed)           0.203     6.933    demux/sel[0]_rep_i_1_n_0
    SLICE_X115Y496       FDRE                                         r  demux/sel_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.946     4.946 r  
    AR14                                              0.000     4.946 r  clk (IN)
                         net (fo=0)                   0.000     4.946    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.305 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.305    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.305 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.592    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.616 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3458, routed)        1.030     6.646    demux/CLK
    SLICE_X115Y496       FDRE                                         r  demux/sel_reg[0]_rep/C
                         clock pessimism              0.361     7.007    
                         clock uncertainty           -0.035     6.972    
    SLICE_X115Y496       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     6.997    demux/sel_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          6.997    
                         arrival time                          -6.933    
  -------------------------------------------------------------------
                         slack                                  0.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 demux/genblk1[78].z_reg[78][6]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.473ns period=4.946ns})
  Destination:            genblk1[78].reg_in/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.473ns period=4.946ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.060ns (27.027%)  route 0.162ns (72.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      1.065ns (routing 0.155ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.171ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3458, routed)        1.065     1.735    demux/CLK
    SLICE_X120Y487       FDRE                                         r  demux/genblk1[78].z_reg[78][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y487       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     1.795 r  demux/genblk1[78].z_reg[78][6]/Q
                         net (fo=1, routed)           0.162     1.957    genblk1[78].reg_in/D[6]
    SLICE_X120Y478       FDRE                                         r  genblk1[78].reg_in/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3458, routed)        1.235     2.196    genblk1[78].reg_in/CLK
    SLICE_X120Y478       FDRE                                         r  genblk1[78].reg_in/reg_out_reg[6]/C
                         clock pessimism             -0.307     1.889    
    SLICE_X120Y478       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.951    genblk1[78].reg_in/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.006    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.473 }
Period(ns):         4.946
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.946       3.656      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.473       2.198      SLICE_X115Y458  demux/genblk1[322].z_reg[322][6]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.473       2.198      SLICE_X119Y469  demux/genblk1[324].z_reg[324][3]/C



