{"Source Block": ["oh/elink/hdl/erx_io.v@72:82@HdlIdDef", "   reg \t\t rx_access;\n   reg [PW-1:0]  rx_packet;\n   reg \t\t rx_burst;\n   wire [8:0] \t rxi_delay_in;\n   wire [8:0] \t rxi_delay_out;\n   reg \t\t burst_detect;\n   \n   \n   //#######################################\n   //#Register DDR inputs for better timing\n   //#######################################\n"], "Clone Blocks": [["oh/elink/hdl/erx_io.v@70:80", "   reg \t\t burst;\n   reg [PW-1:0]  rx_packet_lclk;\n   reg \t\t rx_access;\n   reg [PW-1:0]  rx_packet;\n   reg \t\t rx_burst;\n   wire [8:0] \t rxi_delay_in;\n   wire [8:0] \t rxi_delay_out;\n   reg \t\t burst_detect;\n   \n   \n   //#######################################\n"], ["oh/elink/hdl/erx_io.v@71:81", "   reg [PW-1:0]  rx_packet_lclk;\n   reg \t\t rx_access;\n   reg [PW-1:0]  rx_packet;\n   reg \t\t rx_burst;\n   wire [8:0] \t rxi_delay_in;\n   wire [8:0] \t rxi_delay_out;\n   reg \t\t burst_detect;\n   \n   \n   //#######################################\n   //#Register DDR inputs for better timing\n"]], "Diff Content": {"Delete": [[77, "   reg \t\t burst_detect;\n"]], "Add": [[77, "   reg \t\t burst_detect;   \n"], [77, "   reg [3:0] \t valid;\n"]]}}