Release 14.7 ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: D:\M_Tool\ISE_14.7\14.7\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe
-intstyle ise -dd _ngo -sd ../Debug -nt timestamp -uc
D:/Project_MySelf/1_LcdDis/Data_16bit/M_DdrCtrl/example_design/par/example_top.u
cf -p xc7k325t-ffg900-2 M_Top.ngc M_Top.ngd

Reading NGO file "D:/Project_MySelf/1_LcdDis/Data_16bit/M_Top/M_Top.ngc" ...
Loading design module "../Debug/M_ila.ngc"...
Loading design module "../Debug/M_icon.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"D:/Project_MySelf/1_LcdDis/Data_16bit/M_DdrCtrl/example_design/par/example_top.
ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'TNM_sys_clk', used in period specification
   'TS_sys_clk', was traced into PLLE2_ADV instance
   u_M_DdrCtrl/u_ddr3_infrastructure/plle2_i. The following new TNM groups and
   period specifications were generated at the PLLE2_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_u_M_DdrCtrl_u_ddr3_infrastructure_pll_clk3 = PERIOD
   "u_M_DdrCtrl_u_ddr3_infrastructure_pll_clk3" TS_sys_clk / 0.5 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'TNM_sys_clk', used in period specification
   'TS_sys_clk', was traced into PLLE2_ADV instance
   u_M_DdrCtrl/u_ddr3_infrastructure/plle2_i. The following new TNM groups and
   period specifications were generated at the PLLE2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_u_M_DdrCtrl_freq_refclk = PERIOD
   "u_M_DdrCtrl_freq_refclk" TS_sys_clk / 2 PHASE 2.34375 ns HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'TNM_sys_clk', used in period specification
   'TS_sys_clk', was traced into PLLE2_ADV instance
   u_M_DdrCtrl/u_ddr3_infrastructure/plle2_i. The following new TNM groups and
   period specifications were generated at the PLLE2_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_u_M_DdrCtrl_mem_refclk = PERIOD
   "u_M_DdrCtrl_mem_refclk" TS_sys_clk / 2 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'TNM_sys_clk', used in period specification
   'TS_sys_clk', was traced into PLLE2_ADV instance
   u_M_DdrCtrl/u_ddr3_infrastructure/plle2_i. The following new TNM groups and
   period specifications were generated at the PLLE2_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_u_M_DdrCtrl_sync_pulse = PERIOD
   "u_M_DdrCtrl_sync_pulse" TS_sys_clk / 0.125 PHASE 1.09375 ns HIGH 6.25%>

INFO:ConstraintSystem:178 - TNM 'u_M_DdrCtrl_freq_refclk', used in period
   specification 'TS_u_M_DdrCtrl_freq_refclk', was traced into PHASER_IN_PHY
   instance
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
   ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/
   phaser_in_gen.phaser_in. The following new TNM groups and period
   specifications were generated at the PHASER_IN_PHY output(s): 
   ICLK: <TIMESPEC
   TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper
   _u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane
   _C_iserdes_clk = PERIOD "u_M_DdrCt...>

INFO:ConstraintSystem:178 - TNM 'u_M_DdrCtrl_freq_refclk', used in period
   specification 'TS_u_M_DdrCtrl_freq_refclk', was traced into PHASER_IN_PHY
   instance
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
   ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/
   phaser_in_gen.phaser_in. The following new TNM groups and period
   specifications were generated at the PHASER_IN_PHY output(s): 
   ICLKDIV: <TIMESPEC
   TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper
   _u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane
   _C_iserdes_clkdiv = PERIOD "u_M_Dd...>

INFO:ConstraintSystem:178 - TNM 'u_M_DdrCtrl_freq_refclk', used in period
   specification 'TS_u_M_DdrCtrl_freq_refclk', was traced into PHASER_IN_PHY
   instance
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
   ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/
   phaser_in_gen.phaser_in. The following new TNM groups and period
   specifications were generated at the PHASER_IN_PHY output(s): 
   ICLK: <TIMESPEC
   TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper
   _u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane
   _D_iserdes_clk = PERIOD "u_M_DdrCt...>

INFO:ConstraintSystem:178 - TNM 'u_M_DdrCtrl_freq_refclk', used in period
   specification 'TS_u_M_DdrCtrl_freq_refclk', was traced into PHASER_IN_PHY
   instance
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
   ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/
   phaser_in_gen.phaser_in. The following new TNM groups and period
   specifications were generated at the PHASER_IN_PHY output(s): 
   ICLKDIV: <TIMESPEC
   TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper
   _u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane
   _D_iserdes_clkdiv = PERIOD "u_M_Dd...>

INFO:ConstraintSystem:178 - TNM 'u_M_DdrCtrl_mem_refclk', used in period
   specification 'TS_u_M_DdrCtrl_mem_refclk', was traced into PHASER_OUT_PHY
   instance
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
   ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/
   phaser_out. The following new TNM groups and period specifications were
   generated at the PHASER_OUT_PHY output(s): 
   OCLK: <TIMESPEC
   TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper
   _u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane
   _C_oserdes_clk = PERIOD "u_M_DdrCt...>

INFO:ConstraintSystem:178 - TNM 'u_M_DdrCtrl_mem_refclk', used in period
   specification 'TS_u_M_DdrCtrl_mem_refclk', was traced into PHASER_OUT_PHY
   instance
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
   ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/
   phaser_out. The following new TNM groups and period specifications were
   generated at the PHASER_OUT_PHY output(s): 
   OCLKDIV: <TIMESPEC
   TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper
   _u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane
   _C_oserdes_clkdiv = PERIOD "u_M_Dd...>

INFO:ConstraintSystem:178 - TNM 'u_M_DdrCtrl_mem_refclk', used in period
   specification 'TS_u_M_DdrCtrl_mem_refclk', was traced into PHASER_OUT_PHY
   instance
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
   ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/
   phaser_out. The following new TNM groups and period specifications were
   generated at the PHASER_OUT_PHY output(s): 
   OCLK: <TIMESPEC
   TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper
   _u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane
   _D_oserdes_clk = PERIOD "u_M_DdrCt...>

INFO:ConstraintSystem:178 - TNM 'u_M_DdrCtrl_mem_refclk', used in period
   specification 'TS_u_M_DdrCtrl_mem_refclk', was traced into PHASER_OUT_PHY
   instance
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
   ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/
   phaser_out. The following new TNM groups and period specifications were
   generated at the PHASER_OUT_PHY output(s): 
   OCLKDIV: <TIMESPEC
   TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper
   _u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane
   _D_oserdes_clkdiv = PERIOD "u_M_Dd...>

INFO:ConstraintSystem:178 - TNM 'u_M_DdrCtrl_mem_refclk', used in period
   specification 'TS_u_M_DdrCtrl_mem_refclk', was traced into PHASER_OUT_PHY
   instance
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
   ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/
   phaser_out. The following new TNM groups and period specifications were
   generated at the PHASER_OUT_PHY output(s): 
   OCLK: <TIMESPEC
   TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper
   _u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane
   _D_oserdes_clk = PERIOD "u_M_DdrCt...>

INFO:ConstraintSystem:178 - TNM 'u_M_DdrCtrl_mem_refclk', used in period
   specification 'TS_u_M_DdrCtrl_mem_refclk', was traced into PHASER_OUT_PHY
   instance
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
   ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/
   phaser_out. The following new TNM groups and period specifications were
   generated at the PHASER_OUT_PHY output(s): 
   OCLKDIV: <TIMESPEC
   TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper
   _u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane
   _D_oserdes_clkdiv = PERIOD "u_M_Dd...>

INFO:ConstraintSystem:178 - TNM 'u_M_DdrCtrl_mem_refclk', used in period
   specification 'TS_u_M_DdrCtrl_mem_refclk', was traced into PHASER_OUT_PHY
   instance
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
   ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/
   phaser_out. The following new TNM groups and period specifications were
   generated at the PHASER_OUT_PHY output(s): 
   OCLK: <TIMESPEC
   TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper
   _u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane
   _C_oserdes_clk = PERIOD "u_M_DdrCt...>

INFO:ConstraintSystem:178 - TNM 'u_M_DdrCtrl_mem_refclk', used in period
   specification 'TS_u_M_DdrCtrl_mem_refclk', was traced into PHASER_OUT_PHY
   instance
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
   ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/
   phaser_out. The following new TNM groups and period specifications were
   generated at the PHASER_OUT_PHY output(s): 
   OCLKDIV: <TIMESPEC
   TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper
   _u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane
   _C_oserdes_clkdiv = PERIOD "u_M_Dd...>

INFO:ConstraintSystem:178 - TNM 'u_M_DdrCtrl_mem_refclk', used in period
   specification 'TS_u_M_DdrCtrl_mem_refclk', was traced into PHASER_OUT_PHY
   instance
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
   ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/
   phaser_out. The following new TNM groups and period specifications were
   generated at the PHASER_OUT_PHY output(s): 
   OCLK: <TIMESPEC
   TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper
   _u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane
   _B_oserdes_clk = PERIOD "u_M_DdrCt...>

INFO:ConstraintSystem:178 - TNM 'u_M_DdrCtrl_mem_refclk', used in period
   specification 'TS_u_M_DdrCtrl_mem_refclk', was traced into PHASER_OUT_PHY
   instance
   u_M_DdrCtrl/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_
   ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/
   phaser_out. The following new TNM groups and period specifications were
   generated at the PHASER_OUT_PHY output(s): 
   OCLKDIV: <TIMESPEC
   TS_u_M_DdrCtrl_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper
   _u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane
   _B_oserdes_clkdiv = PERIOD "u_M_Dd...>

INFO:ConstraintSystem:178 - TNM 'u_M_DdrCtrl_u_ddr3_infrastructure_pll_clk3',
   used in period specification 'TS_u_M_DdrCtrl_u_ddr3_infrastructure_pll_clk3',
   was traced into MMCME2_ADV instance
   u_M_DdrCtrl/u_ddr3_infrastructure/gen_mmcm.mmcm_i. The following new TNM
   groups and period specifications were generated at the MMCME2_ADV output(s): 
   CLKFBOUT: <TIMESPEC TS_u_M_DdrCtrl_u_ddr3_infrastructure_clk_pll_i = PERIOD
   "u_M_DdrCtrl_u_ddr3_infrastructure_clk_pll_i"
   TS_u_M_DdrCtrl_u_ddr3_infrastructure_pll_clk3 HIGH 50%>

Done...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'N1386' has no driver
WARNING:NgdBuild:452 - logical net 'N1387' has no driver
WARNING:NgdBuild:452 - logical net 'N1388' has no driver
WARNING:NgdBuild:452 - logical net 'N1389' has no driver
WARNING:NgdBuild:452 - logical net 'N1390' has no driver
WARNING:NgdBuild:452 - logical net 'N1391' has no driver
WARNING:NgdBuild:452 - logical net 'N1392' has no driver
WARNING:NgdBuild:452 - logical net 'N1393' has no driver
WARNING:NgdBuild:452 - logical net 'N1394' has no driver
WARNING:NgdBuild:452 - logical net 'N1395' has no driver
WARNING:NgdBuild:452 - logical net 'N1396' has no driver
WARNING:NgdBuild:452 - logical net 'N1397' has no driver
WARNING:NgdBuild:452 - logical net 'N1398' has no driver
WARNING:NgdBuild:452 - logical net 'N1399' has no driver
WARNING:NgdBuild:452 - logical net 'N1400' has no driver
WARNING:NgdBuild:452 - logical net 'N1401' has no driver
WARNING:NgdBuild:452 - logical net 'N1402' has no driver
WARNING:NgdBuild:452 - logical net 'N1403' has no driver
WARNING:NgdBuild:452 - logical net 'N1404' has no driver
WARNING:NgdBuild:452 - logical net 'N1405' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  20

Total memory usage is 4581436 kilobytes

Writing NGD file "M_Top.ngd" ...
Total REAL time to NGDBUILD completion:  20 sec
Total CPU time to NGDBUILD completion:   18 sec

Writing NGDBUILD log file "M_Top.bld"...
