{
    "PrevCompiledModules": {
        "ddr_module_tb": {
            "xARbL_d": {
                "checksum": 0,
                "bytes": 34571,
                "mod": "ddr_module_tb",
                "out": "xARbL_d.o",
                "archive": "archive.9/_13737_archive_1.a",
                "mode": 4
            }
        },
        "c_ddr_intf": {
            "Lhy1w_d": {
                "checksum": 0,
                "bytes": 37534,
                "mod": "c_ddr_intf",
                "archive": "archive.9/_prev_archive_1.a",
                "mode": 4,
                "out": "Lhy1w_d.o"
            }
        },
        "_vcs_unit__1393519258": {
            "sjNss_d": {
                "checksum": 0,
                "bytes": 87109,
                "mod": "_vcs_unit__1393519258",
                "archive": "archive.9/_13737_archive_1.a",
                "mode": 4,
                "out": "sjNss_d.o"
            }
        },
        "std": {
            "reYIK_d": {
                "checksum": 0,
                "bytes": 33531,
                "mod": "std",
                "archive": "archive.9/_prev_archive_1.a",
                "mode": 4,
                "out": "reYIK_d.o"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "checksum": 0,
                "bytes": 7773,
                "mod": "...MASTER...",
                "mode": 4,
                "out": "objs/amcQw_d.o"
            }
        }
    },
    "LVLData": [
        "SIM"
    ],
    "MlibObjs": {},
    "NameTable": {
        "_vcs_unit__1393519258": [
            "_vcs_unit__1393519258",
            "sjNss",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "ddr_module_tb": [
            "ddr_module_tb",
            "xARbL",
            "module"
        ],
        "c_ddr_intf": [
            "c_ddr_intf",
            "Lhy1w",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 111286
    },
    "stat": {
        "outputSizePerQuad": 42.0,
        "ru_self_cgstart": {
            "ru_maxrss_kb": 60412,
            "ru_utime_sec": 0.085609000000000005,
            "ru_nivcsw": 90,
            "ru_stime_sec": 0.029555000000000001,
            "ru_nvcsw": 31,
            "ru_minflt": 14942,
            "ru_majflt": 0
        },
        "ru_childs_cgstart": {
            "ru_maxrss_kb": 0,
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_stime_sec": 0.0,
            "ru_nvcsw": 0,
            "ru_minflt": 0,
            "ru_majflt": 0
        },
        "nMops": 20274,
        "ru_childs_end": {
            "ru_maxrss_kb": 17824,
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 2,
            "ru_stime_sec": 0.001495,
            "ru_nvcsw": 1,
            "ru_minflt": 609,
            "ru_majflt": 0
        },
        "CodeGen(%)": 28.955186721991694,
        "Frontend(%)": 71.044813278008306,
        "nQuads": 5481,
        "ru_self_end": {
            "ru_maxrss_kb": 69768,
            "ru_utime_sec": 0.1205,
            "ru_nivcsw": 108,
            "ru_stime_sec": 0.038478999999999999,
            "ru_nvcsw": 32,
            "ru_minflt": 18570,
            "ru_majflt": 0
        },
        "totalObjSize": 233630,
        "mop/quad": 3.69896004378763,
        "mopSpeed": 581066.75073801284,
        "quadSpeed": 157089.22071594399
    },
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER...",
        "_vcs_unit__1393519258",
        "_vcs_unit__1393519258",
        "std",
        "c_ddr_intf",
        "ddr_module_tb",
        "ddr_module_tb"
    ],
    "PEModules": [],
    "CompileStatus": "Successful",
    "CompileProcesses": [
        "cgproc.13737.json"
    ],
    "Misc": {
        "cwd": "/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/rtl/00.ddr_module/sim",
        "daidir": "simv.daidir",
        "csrc": "csrc",
        "archive_dir": "archive.9",
        "csrc_abs": "/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/rtl/00.ddr_module/sim/csrc",
        "daidir_abs": "/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_nios_ddr4/rtl/00.ddr_module/sim/simv.daidir",
        "default_output_dir": "csrc"
    }
}