

================================================================
== Vitis HLS Report for 'receive4DDR'
================================================================
* Date:           Mon May 12 19:57:11 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  2.108 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      313|      313|  0.695 us|  0.695 us|  313|  313|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_receive4DDR_Pipeline_VITIS_LOOP_39_2_fu_119  |receive4DDR_Pipeline_VITIS_LOOP_39_2  |       33|       33|  73.326 ns|  73.326 ns|   33|   33|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1  |      312|      312|        39|          -|          -|     8|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      12|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|      266|     794|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|     388|    -|
|Register         |        -|     -|      460|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|      726|    1194|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |grp_receive4DDR_Pipeline_VITIS_LOOP_39_2_fu_119  |receive4DDR_Pipeline_VITIS_LOOP_39_2  |        0|   0|  266|  794|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |Total                                            |                                      |        0|   0|  266|  794|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_8_fu_188_p2        |         +|   0|  0|   5|           4|           1|
    |ap_block_state2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_194_p2  |      icmp|   0|  0|   5|           4|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  12|           9|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |    6|          8|    1|          8|
    |data_temp_1_fu_92     |  121|          2|  128|        256|
    |data_temp_fu_88       |  121|          2|  128|        256|
    |i_fu_84               |    4|          2|    4|          8|
    |norm_rx0_TDATA_blk_n  |    2|          2|    1|          2|
    |norm_rx0_TREADY       |    2|          3|    1|          3|
    |receive_fifo_0_blk_n  |    2|          2|    1|          2|
    |receive_fifo_0_din    |  128|          3|  128|        384|
    |receive_fifo_0_write  |    2|          3|    1|          3|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  388|         27|  393|        922|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |                             Name                             |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                     |    7|   0|    7|          0|
    |data_temp_1_fu_92                                             |  128|   0|  128|          0|
    |data_temp_2_reg_335                                           |  128|   0|  128|          0|
    |data_temp_fu_88                                               |  128|   0|  128|          0|
    |grp_receive4DDR_Pipeline_VITIS_LOOP_39_2_fu_119_ap_start_reg  |    1|   0|    1|          0|
    |i_fu_84                                                       |    4|   0|    4|          0|
    |sigma_reg_348                                                 |   32|   0|   32|          0|
    |trunc_ln50_reg_343                                            |   32|   0|   32|          0|
    +--------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                         |  460|   0|  460|          0|
    +--------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|        receive4DDR|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|        receive4DDR|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|        receive4DDR|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|        receive4DDR|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|        receive4DDR|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|        receive4DDR|  return value|
|receive_fifo_0_din             |  out|  128|     ap_fifo|     receive_fifo_0|       pointer|
|receive_fifo_0_num_data_valid  |   in|   13|     ap_fifo|     receive_fifo_0|       pointer|
|receive_fifo_0_fifo_cap        |   in|   13|     ap_fifo|     receive_fifo_0|       pointer|
|receive_fifo_0_full_n          |   in|    1|     ap_fifo|     receive_fifo_0|       pointer|
|receive_fifo_0_write           |  out|    1|     ap_fifo|     receive_fifo_0|       pointer|
|norm_rx0_TDATA                 |   in|  128|        axis|  norm_rx0_V_data_V|       pointer|
|norm_rx0_TVALID                |   in|    1|        axis|  norm_rx0_V_data_V|       pointer|
|norm_rx0_TREADY                |  out|    1|        axis|  norm_rx0_V_last_V|       pointer|
|norm_rx0_TLAST                 |   in|    1|        axis|  norm_rx0_V_last_V|       pointer|
|norm_rx0_TKEEP                 |   in|   16|        axis|  norm_rx0_V_keep_V|       pointer|
|norm_rx0_TSTRB                 |   in|   16|        axis|  norm_rx0_V_strb_V|       pointer|
+-------------------------------+-----+-----+------------+-------------------+--------------+

