# rv32_5_Stage_Pipeline
Data memory byte accesible

JALR removed
00000000 -- NOP

R,I,L,S,U working
Load store - 4 cycle, R,I,U 5 cycle

Not resolved for hazards

References
The RISC-V Instruction Set Manual Volume I Unprivileged Architecture
 Editors: Andrew waterman, Krste Asanovic, SiFive, Inc., CS Division, EECS Department, University of California, Berkeley
 Version 20191214, Revised 20230723

RISC-V Lectures by John's basement on youtube

Harris & Harris 5 stage pipeline MIPS architecture
https://github.com/merldsu/RISCV_Pipeline_Core.git
https://github.com/Moo-osama/RISCV-verilog.git
swapforth/JI
