<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4665" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4665{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4665{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4665{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4665{left:190px;bottom:998px;letter-spacing:-0.17px;}
#t5_4665{left:434px;bottom:998px;letter-spacing:-0.13px;}
#t6_4665{left:527px;bottom:998px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t7_4665{left:527px;bottom:976px;letter-spacing:-0.11px;}
#t8_4665{left:527px;bottom:959px;letter-spacing:-0.12px;word-spacing:-0.73px;}
#t9_4665{left:527px;bottom:943px;letter-spacing:-0.12px;}
#ta_4665{left:527px;bottom:926px;letter-spacing:-0.13px;}
#tb_4665{left:190px;bottom:901px;letter-spacing:-0.14px;}
#tc_4665{left:527px;bottom:901px;letter-spacing:-0.14px;}
#td_4665{left:190px;bottom:877px;letter-spacing:-0.14px;}
#te_4665{left:434px;bottom:877px;letter-spacing:-0.15px;}
#tf_4665{left:527px;bottom:877px;letter-spacing:-0.11px;}
#tg_4665{left:527px;bottom:855px;letter-spacing:-0.11px;word-spacing:-0.71px;}
#th_4665{left:527px;bottom:839px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#ti_4665{left:190px;bottom:814px;letter-spacing:-0.14px;}
#tj_4665{left:527px;bottom:814px;letter-spacing:-0.14px;}
#tk_4665{left:87px;bottom:790px;letter-spacing:-0.16px;}
#tl_4665{left:143px;bottom:790px;letter-spacing:-0.16px;}
#tm_4665{left:190px;bottom:790px;letter-spacing:-0.15px;}
#tn_4665{left:434px;bottom:790px;letter-spacing:-0.14px;}
#to_4665{left:527px;bottom:790px;letter-spacing:-0.11px;}
#tp_4665{left:527px;bottom:768px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#tq_4665{left:527px;bottom:752px;letter-spacing:-0.12px;}
#tr_4665{left:527px;bottom:735px;letter-spacing:-0.11px;}
#ts_4665{left:190px;bottom:710px;letter-spacing:-0.1px;}
#tt_4665{left:527px;bottom:710px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_4665{left:527px;bottom:689px;letter-spacing:-0.11px;}
#tv_4665{left:527px;bottom:672px;letter-spacing:-0.11px;word-spacing:-0.54px;}
#tw_4665{left:527px;bottom:655px;letter-spacing:-0.11px;}
#tx_4665{left:527px;bottom:639px;letter-spacing:-0.09px;}
#ty_4665{left:527px;bottom:617px;letter-spacing:-0.12px;}
#tz_4665{left:527px;bottom:600px;letter-spacing:-0.12px;}
#t10_4665{left:527px;bottom:579px;letter-spacing:-0.12px;}
#t11_4665{left:527px;bottom:558px;letter-spacing:-0.12px;}
#t12_4665{left:527px;bottom:536px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t13_4665{left:527px;bottom:515px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t14_4665{left:527px;bottom:493px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t15_4665{left:527px;bottom:472px;letter-spacing:-0.13px;}
#t16_4665{left:527px;bottom:451px;letter-spacing:-0.11px;}
#t17_4665{left:527px;bottom:429px;letter-spacing:-0.11px;word-spacing:-0.08px;}
#t18_4665{left:527px;bottom:412px;letter-spacing:-0.11px;}
#t19_4665{left:190px;bottom:388px;letter-spacing:-0.11px;}
#t1a_4665{left:527px;bottom:388px;letter-spacing:-0.14px;}
#t1b_4665{left:190px;bottom:364px;letter-spacing:-0.18px;}
#t1c_4665{left:527px;bottom:364px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1d_4665{left:527px;bottom:342px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1e_4665{left:527px;bottom:325px;letter-spacing:-0.13px;}
#t1f_4665{left:527px;bottom:309px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_4665{left:190px;bottom:284px;letter-spacing:-0.14px;}
#t1h_4665{left:527px;bottom:284px;letter-spacing:-0.14px;}
#t1i_4665{left:190px;bottom:260px;letter-spacing:-0.18px;}
#t1j_4665{left:527px;bottom:260px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1k_4665{left:527px;bottom:238px;letter-spacing:-0.11px;}
#t1l_4665{left:527px;bottom:221px;letter-spacing:-0.12px;}
#t1m_4665{left:190px;bottom:197px;letter-spacing:-0.14px;}
#t1n_4665{left:527px;bottom:197px;letter-spacing:-0.14px;}
#t1o_4665{left:196px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1p_4665{left:282px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1q_4665{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t1r_4665{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t1s_4665{left:225px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1t_4665{left:455px;bottom:1046px;letter-spacing:-0.13px;}
#t1u_4665{left:642px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1v_4665{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t1w_4665{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4665{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4665{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4665{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4665{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4665{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4665" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4665Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4665" style="-webkit-user-select: none;"><object width="935" height="1210" data="4665/4665.svg" type="image/svg+xml" id="pdf4665" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4665" class="t s1_4665">Vol. 4 </span><span id="t2_4665" class="t s1_4665">2-143 </span>
<span id="t3_4665" class="t s2_4665">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4665" class="t s3_4665">29 </span><span id="t5_4665" class="t s3_4665">Package </span><span id="t6_4665" class="t s3_4665">Programmable TDC-TDP Limit for Turbo Mode (R/O) </span>
<span id="t7_4665" class="t s3_4665">When set to 1, indicates that TDC and TDP Limits for </span>
<span id="t8_4665" class="t s3_4665">Turbo mode are programmable. When set to 0, indicates </span>
<span id="t9_4665" class="t s3_4665">TDC and TDP Limits for Turbo mode are not </span>
<span id="ta_4665" class="t s3_4665">programmable. </span>
<span id="tb_4665" class="t s3_4665">39:30 </span><span id="tc_4665" class="t s3_4665">Reserved </span>
<span id="td_4665" class="t s3_4665">47:40 </span><span id="te_4665" class="t s3_4665">Package </span><span id="tf_4665" class="t s3_4665">Maximum Efficiency Ratio (R/O) </span>
<span id="tg_4665" class="t s3_4665">This is the minimum ratio (maximum efficiency) that the </span>
<span id="th_4665" class="t s3_4665">processor can operate, in units of 133.33MHz. </span>
<span id="ti_4665" class="t s3_4665">63:48 </span><span id="tj_4665" class="t s3_4665">Reserved </span>
<span id="tk_4665" class="t s3_4665">E2H </span><span id="tl_4665" class="t s3_4665">226 </span><span id="tm_4665" class="t s3_4665">MSR_PKG_CST_CONFIG_CONTROL </span><span id="tn_4665" class="t s3_4665">Core </span><span id="to_4665" class="t s3_4665">C-State Configuration Control (R/W) </span>
<span id="tp_4665" class="t s3_4665">Note: C-state values are processor specific C-state code </span>
<span id="tq_4665" class="t s3_4665">names, unrelated to MWAIT extension C-state </span>
<span id="tr_4665" class="t s3_4665">parameters or ACPI C-States. See http://biosbits.org. </span>
<span id="ts_4665" class="t s3_4665">2:0 </span><span id="tt_4665" class="t s3_4665">Package C-State Limit (R/W) </span>
<span id="tu_4665" class="t s3_4665">Specifies the lowest processor-specific C-state code </span>
<span id="tv_4665" class="t s3_4665">name (consuming the least power) for the package. The </span>
<span id="tw_4665" class="t s3_4665">default is set as factory-configured package C-state </span>
<span id="tx_4665" class="t s3_4665">limit. </span>
<span id="ty_4665" class="t s3_4665">The following C-state code name encodings are </span>
<span id="tz_4665" class="t s3_4665">supported: </span>
<span id="t10_4665" class="t s3_4665">000b: C0 (no package C-sate support) </span>
<span id="t11_4665" class="t s3_4665">001b: C1 (Behavior is the same as 000b) </span>
<span id="t12_4665" class="t s3_4665">010b: C3 </span>
<span id="t13_4665" class="t s3_4665">011b: C6 </span>
<span id="t14_4665" class="t s3_4665">100b: C7 </span>
<span id="t15_4665" class="t s3_4665">101b and 110b: Reserved </span>
<span id="t16_4665" class="t s3_4665">111: No package C-state limit. </span>
<span id="t17_4665" class="t s3_4665">Note: This field cannot be used to limit package C-state </span>
<span id="t18_4665" class="t s3_4665">to C3. </span>
<span id="t19_4665" class="t s3_4665">9:3 </span><span id="t1a_4665" class="t s3_4665">Reserved </span>
<span id="t1b_4665" class="t s3_4665">10 </span><span id="t1c_4665" class="t s3_4665">I/O MWAIT Redirection Enable (R/W) </span>
<span id="t1d_4665" class="t s3_4665">When set, will map IO_read instructions sent to IO </span>
<span id="t1e_4665" class="t s3_4665">register specified by MSR_PMG_IO_CAPTURE_BASE to </span>
<span id="t1f_4665" class="t s3_4665">MWAIT instructions. </span>
<span id="t1g_4665" class="t s3_4665">14:11 </span><span id="t1h_4665" class="t s3_4665">Reserved </span>
<span id="t1i_4665" class="t s3_4665">15 </span><span id="t1j_4665" class="t s3_4665">CFG Lock (R/WO) </span>
<span id="t1k_4665" class="t s3_4665">When set, locks bits 15:0 of this register until next </span>
<span id="t1l_4665" class="t s3_4665">reset. </span>
<span id="t1m_4665" class="t s3_4665">23:16 </span><span id="t1n_4665" class="t s3_4665">Reserved </span>
<span id="t1o_4665" class="t s4_4665">Table 2-15. </span><span id="t1p_4665" class="t s4_4665">MSRs in Processors Based on Nehalem Microarchitecture (Contd.) </span>
<span id="t1q_4665" class="t s5_4665">Register </span>
<span id="t1r_4665" class="t s5_4665">Address </span><span id="t1s_4665" class="t s5_4665">Register Name / Bit Fields </span><span id="t1t_4665" class="t s5_4665">Scope </span><span id="t1u_4665" class="t s5_4665">Bit Description </span>
<span id="t1v_4665" class="t s5_4665">Hex </span><span id="t1w_4665" class="t s5_4665">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
