/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [15:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [14:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [19:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [16:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  reg [11:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [6:0] celloutsig_0_39z;
  wire [2:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_46z;
  wire [11:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [25:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(celloutsig_1_7z | celloutsig_1_0z[2]);
  assign celloutsig_0_13z = ~(celloutsig_0_8z | celloutsig_0_10z);
  assign celloutsig_1_5z = celloutsig_1_0z[0] | celloutsig_1_3z;
  assign celloutsig_0_35z = ~(celloutsig_0_3z[2] ^ celloutsig_0_30z[3]);
  assign celloutsig_1_6z = ~(celloutsig_1_3z ^ celloutsig_1_5z);
  assign celloutsig_0_8z = ~(in_data[35] ^ celloutsig_0_3z[0]);
  assign celloutsig_0_10z = ~(celloutsig_0_2z ^ celloutsig_0_8z);
  assign celloutsig_0_0z = in_data[90:75] & in_data[79:64];
  assign celloutsig_1_1z = { in_data[152:147], celloutsig_1_0z } & { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_14z = in_data[83:76] & { in_data[30:24], celloutsig_0_6z };
  assign celloutsig_0_20z = celloutsig_0_11z[8:3] & { celloutsig_0_14z[4:0], celloutsig_0_9z };
  assign celloutsig_1_8z = celloutsig_1_1z[2:0] / { 1'h1, celloutsig_1_4z[2:1] };
  assign celloutsig_1_12z = { celloutsig_1_1z[5:3], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z } / { 1'h1, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_11z };
  assign celloutsig_0_15z = in_data[68:61] / { 1'h1, in_data[87:81] };
  assign celloutsig_0_23z = { celloutsig_0_11z[5:4], celloutsig_0_14z, celloutsig_0_19z } / { 1'h1, in_data[57:50], celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_0_9z = { in_data[80:75], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z } >= { in_data[8:0], celloutsig_0_3z };
  assign celloutsig_0_25z = celloutsig_0_0z[12:3] >= in_data[29:20];
  assign celloutsig_1_7z = celloutsig_1_2z[4:0] > celloutsig_1_2z[4:0];
  assign celloutsig_0_6z = celloutsig_0_1z <= { in_data[72:60], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_2z = celloutsig_0_1z[3:0] <= celloutsig_0_0z[15:12];
  assign celloutsig_0_24z = celloutsig_0_20z[3:0] <= celloutsig_0_18z[5:2];
  assign celloutsig_0_36z = celloutsig_0_1z[9:5] < { celloutsig_0_23z[8:6], celloutsig_0_31z, celloutsig_0_35z };
  assign celloutsig_1_18z = celloutsig_1_10z & ~(celloutsig_1_1z[2]);
  assign celloutsig_0_46z = celloutsig_0_39z[3:0] % { 1'h1, celloutsig_0_34z[10:8] };
  assign celloutsig_0_47z = { in_data[13:8], celloutsig_0_20z } % { 1'h1, celloutsig_0_7z[17], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_15z };
  assign celloutsig_0_29z = celloutsig_0_23z[6:3] % { 1'h1, celloutsig_0_1z[14:12] };
  assign celloutsig_1_2z = { in_data[184:182], celloutsig_1_0z } % { 1'h1, in_data[149:145] };
  assign celloutsig_1_4z = { in_data[136:135], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, celloutsig_1_2z[3], celloutsig_1_2z };
  assign celloutsig_0_7z = { in_data[87:83], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z } % { 1'h1, in_data[73:59], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, in_data[0] };
  assign celloutsig_1_19z = - { celloutsig_1_12z[10:9], celloutsig_1_4z, celloutsig_1_13z };
  assign celloutsig_0_3z = celloutsig_0_1z[5:3] | { in_data[68:67], celloutsig_0_2z };
  assign celloutsig_0_4z = & { celloutsig_0_1z, in_data[11:1] };
  assign celloutsig_1_9z = & in_data[132:120];
  assign celloutsig_1_10z = & { celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_17z = & celloutsig_0_7z[14:6];
  assign celloutsig_0_19z = & { celloutsig_0_13z, celloutsig_0_3z[1:0] };
  assign celloutsig_0_31z = & { celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_15z[6:4], celloutsig_0_13z, celloutsig_0_7z[14:6] };
  assign celloutsig_1_3z = celloutsig_1_1z[4] & celloutsig_1_1z[8];
  assign celloutsig_0_12z = celloutsig_0_10z & celloutsig_0_8z;
  assign celloutsig_0_5z = | in_data[36:24];
  assign celloutsig_0_18z = { in_data[95:80], celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_12z } <<< { in_data[79:63], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_30z = celloutsig_0_23z <<< { celloutsig_0_1z[14:5], celloutsig_0_13z };
  assign celloutsig_0_39z = celloutsig_0_15z[7:1] - { celloutsig_0_18z[1], celloutsig_0_25z, celloutsig_0_36z, celloutsig_0_29z };
  assign celloutsig_0_1z = { celloutsig_0_0z[15], celloutsig_0_0z } - { in_data[48], celloutsig_0_0z };
  assign celloutsig_1_11z = ~((celloutsig_1_10z & celloutsig_1_2z[4]) | in_data[177]);
  always_latch
    if (!clkin_data[64]) celloutsig_0_34z = 12'h000;
    else if (celloutsig_1_18z) celloutsig_0_34z = { celloutsig_0_25z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_6z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_0z = in_data[103:101];
  always_latch
    if (!clkin_data[64]) celloutsig_0_11z = 15'h0000;
    else if (celloutsig_1_18z) celloutsig_0_11z = { celloutsig_0_0z[13:0], celloutsig_0_2z };
  assign { out_data[128], out_data[106:96], out_data[35:32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
