|vector06cc
clk24mhz => clk24mhz.IN1
CLOCK_27[0] => CLOCK_27[0].IN1
CLOCK_27[1] => CLOCK_27[1].IN1
clk50mhz => clk50mhz.IN1
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => ~NO_FANOUT~
KEY[3] => comb.IN1
LEDr[0] <= LEDr.DB_MAX_OUTPUT_PORT_TYPE
LEDr[1] <= LEDr.DB_MAX_OUTPUT_PORT_TYPE
LEDr[2] <= LEDr.DB_MAX_OUTPUT_PORT_TYPE
LEDr[3] <= LEDr.DB_MAX_OUTPUT_PORT_TYPE
LEDr[4] <= LEDr.DB_MAX_OUTPUT_PORT_TYPE
LEDr[5] <= LEDr.DB_MAX_OUTPUT_PORT_TYPE
LEDr[6] <= LEDr.DB_MAX_OUTPUT_PORT_TYPE
LEDr[7] <= LEDr.DB_MAX_OUTPUT_PORT_TYPE
LEDr[8] <= specialkeys:skeys.o_disable_rom
LEDr[9] <= gledreg[9].DB_MAX_OUTPUT_PORT_TYPE
LEDg[0] <= LEDg.DB_MAX_OUTPUT_PORT_TYPE
LEDg[1] <= LEDg.DB_MAX_OUTPUT_PORT_TYPE
LEDg[2] <= LEDg.DB_MAX_OUTPUT_PORT_TYPE
LEDg[3] <= LEDg.DB_MAX_OUTPUT_PORT_TYPE
LEDg[4] <= LEDg.DB_MAX_OUTPUT_PORT_TYPE
LEDg[5] <= LEDg.DB_MAX_OUTPUT_PORT_TYPE
LEDg[6] <= LEDg.DB_MAX_OUTPUT_PORT_TYPE
LEDg[7] <= LEDg.DB_MAX_OUTPUT_PORT_TYPE
SW[0] => LEDr.OUTPUTSELECT
SW[0] => LEDr.OUTPUTSELECT
SW[0] => LEDr.OUTPUTSELECT
SW[0] => LEDr.OUTPUTSELECT
SW[0] => LEDr.OUTPUTSELECT
SW[0] => LEDr.OUTPUTSELECT
SW[0] => LEDr.OUTPUTSELECT
SW[0] => LEDr.OUTPUTSELECT
SW[1] => LEDr.OUTPUTSELECT
SW[1] => LEDr.OUTPUTSELECT
SW[1] => LEDr.OUTPUTSELECT
SW[1] => LEDr.OUTPUTSELECT
SW[1] => LEDr.OUTPUTSELECT
SW[1] => LEDr.OUTPUTSELECT
SW[1] => LEDr.OUTPUTSELECT
SW[1] => LEDr.OUTPUTSELECT
SW[2] => Equal2.IN31
SW[2] => Equal3.IN61
SW[2] => Equal4.IN30
SW[3] => Equal2.IN30
SW[3] => Equal3.IN30
SW[3] => Equal4.IN61
SW[4] => tv_mode[1].IN1
SW[5] => tv_mode[0].IN1
SW[6] => vv55int_pc_in.IN1
SW[7] => comb.IN1
SW[8] => Decoder0.IN1
SW[9] => Decoder0.IN0
HEX0[0] <= SEG7_LUT_4:seg7display.port0
HEX0[1] <= SEG7_LUT_4:seg7display.port0
HEX0[2] <= SEG7_LUT_4:seg7display.port0
HEX0[3] <= SEG7_LUT_4:seg7display.port0
HEX0[4] <= SEG7_LUT_4:seg7display.port0
HEX0[5] <= SEG7_LUT_4:seg7display.port0
HEX0[6] <= SEG7_LUT_4:seg7display.port0
HEX1[0] <= SEG7_LUT_4:seg7display.port1
HEX1[1] <= SEG7_LUT_4:seg7display.port1
HEX1[2] <= SEG7_LUT_4:seg7display.port1
HEX1[3] <= SEG7_LUT_4:seg7display.port1
HEX1[4] <= SEG7_LUT_4:seg7display.port1
HEX1[5] <= SEG7_LUT_4:seg7display.port1
HEX1[6] <= SEG7_LUT_4:seg7display.port1
HEX2[0] <= SEG7_LUT_4:seg7display.port2
HEX2[1] <= SEG7_LUT_4:seg7display.port2
HEX2[2] <= SEG7_LUT_4:seg7display.port2
HEX2[3] <= SEG7_LUT_4:seg7display.port2
HEX2[4] <= SEG7_LUT_4:seg7display.port2
HEX2[5] <= SEG7_LUT_4:seg7display.port2
HEX2[6] <= SEG7_LUT_4:seg7display.port2
HEX3[0] <= SEG7_LUT_4:seg7display.port3
HEX3[1] <= SEG7_LUT_4:seg7display.port3
HEX3[2] <= SEG7_LUT_4:seg7display.port3
HEX3[3] <= SEG7_LUT_4:seg7display.port3
HEX3[4] <= SEG7_LUT_4:seg7display.port3
HEX3[5] <= SEG7_LUT_4:seg7display.port3
HEX3[6] <= SEG7_LUT_4:seg7display.port3
SRAM_DQ[0] <> sram_map:sram_map.SRAM_DQ
SRAM_DQ[1] <> sram_map:sram_map.SRAM_DQ
SRAM_DQ[2] <> sram_map:sram_map.SRAM_DQ
SRAM_DQ[3] <> sram_map:sram_map.SRAM_DQ
SRAM_DQ[4] <> sram_map:sram_map.SRAM_DQ
SRAM_DQ[5] <> sram_map:sram_map.SRAM_DQ
SRAM_DQ[6] <> sram_map:sram_map.SRAM_DQ
SRAM_DQ[7] <> sram_map:sram_map.SRAM_DQ
SRAM_DQ[8] <> sram_map:sram_map.SRAM_DQ
SRAM_DQ[9] <> sram_map:sram_map.SRAM_DQ
SRAM_DQ[10] <> sram_map:sram_map.SRAM_DQ
SRAM_DQ[11] <> sram_map:sram_map.SRAM_DQ
SRAM_DQ[12] <> sram_map:sram_map.SRAM_DQ
SRAM_DQ[13] <> sram_map:sram_map.SRAM_DQ
SRAM_DQ[14] <> sram_map:sram_map.SRAM_DQ
SRAM_DQ[15] <> sram_map:sram_map.SRAM_DQ
SRAM_ADDR[0] <= sram_map:sram_map.SRAM_ADDR
SRAM_ADDR[1] <= sram_map:sram_map.SRAM_ADDR
SRAM_ADDR[2] <= sram_map:sram_map.SRAM_ADDR
SRAM_ADDR[3] <= sram_map:sram_map.SRAM_ADDR
SRAM_ADDR[4] <= sram_map:sram_map.SRAM_ADDR
SRAM_ADDR[5] <= sram_map:sram_map.SRAM_ADDR
SRAM_ADDR[6] <= sram_map:sram_map.SRAM_ADDR
SRAM_ADDR[7] <= sram_map:sram_map.SRAM_ADDR
SRAM_ADDR[8] <= sram_map:sram_map.SRAM_ADDR
SRAM_ADDR[9] <= sram_map:sram_map.SRAM_ADDR
SRAM_ADDR[10] <= sram_map:sram_map.SRAM_ADDR
SRAM_ADDR[11] <= sram_map:sram_map.SRAM_ADDR
SRAM_ADDR[12] <= sram_map:sram_map.SRAM_ADDR
SRAM_ADDR[13] <= sram_map:sram_map.SRAM_ADDR
SRAM_ADDR[14] <= sram_map:sram_map.SRAM_ADDR
SRAM_ADDR[15] <= sram_map:sram_map.SRAM_ADDR
SRAM_ADDR[16] <= sram_map:sram_map.SRAM_ADDR
SRAM_ADDR[17] <= sram_map:sram_map.SRAM_ADDR
SRAM_UB_N <= sram_map:sram_map.SRAM_UB_N
SRAM_LB_N <= sram_map:sram_map.SRAM_LB_N
SRAM_WE_N <= sram_map:sram_map.SRAM_WE_N
SRAM_CE_N <= <GND>
SRAM_OE_N <= SRAM_OE_N.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_AV_Config:u7.port3
I2C_SCLK <= I2C_AV_Config:u7.port2
AUD_BCLK <> soundcodec:soundnik.oAUD_BCK
AUD_DACDAT <= soundcodec:soundnik.oAUD_DATA
AUD_DACLRCK <= soundcodec:soundnik.oAUD_LRCK
AUD_XCK <= clk18.DB_MAX_OUTPUT_PORT_TYPE
AUD_ADCLRCK <= soundcodec:soundnik.oAUD_ADCLRCK
AUD_ADCDAT => AUD_ADCDAT.IN1
PS2_CLK => PS2_CLK.IN1
PS2_DAT => PS2_DAT.IN1
TDI => TDI.IN1
TCK => TCK.IN1
TCS => TCS.IN1
TDO <= jtag_top:tigertiger.oTDO
SD_DAT => SD_DAT.IN1
SD_DAT3 <= floppy:flappy.sd_dat3
SD_CMD <= floppy:flappy.sd_cmd
SD_CLK <= floppy:flappy.sd_clk
UART_TXD <= floppy:flappy.uart_txd
UART_RXD => ~NO_FANOUT~
GPIO_0[0] <= video:vidi.tv_test
GPIO_0[1] <= <VCC>
GPIO_0[2] <= clkpal4FSC.DB_MAX_OUTPUT_PORT_TYPE
GPIO_0[3] <= video_slice.DB_MAX_OUTPUT_PORT_TYPE
GPIO_0[4] <= vi53_timer_ce.DB_MAX_OUTPUT_PORT_TYPE
GPIO_0[5] <= clockster:clockmaker.ce3
GPIO_0[6] <= ce6.DB_MAX_OUTPUT_PORT_TYPE
GPIO_0[7] <= ce12.DB_MAX_OUTPUT_PORT_TYPE
GPIO_0[8] <= clk24.DB_MAX_OUTPUT_PORT_TYPE
GPIO_0[9] <= video:vidi.testpin
GPIO_0[10] <= video:vidi.testpin
GPIO_0[11] <= video:vidi.testpin
GPIO_0[12] <= video:vidi.testpin
GPIO_0[13] <= <GND>
GPIO_0[14] <= <GND>
GPIO_0[15] <= <GND>
GPIO_0[16] <= <GND>
GPIO_0[17] <= <GND>
GPIO_0[18] <= <GND>
GPIO_0[19] <= <GND>
GPIO_0[20] <= <GND>
GPIO_0[21] <= <GND>
GPIO_0[22] <= <GND>
GPIO_0[23] <= <GND>
GPIO_0[24] <= <GND>
GPIO_0[25] <= <GND>
GPIO_0[26] <= <GND>
GPIO_1[0] <= <GND>
GPIO_1[1] <= <GND>
GPIO_1[2] <= <GND>
GPIO_1[3] <= <GND>
GPIO_1[4] <= <GND>
GPIO_1[5] <= <GND>
GPIO_1[6] <= <GND>
GPIO_1[7] <= <GND>
GPIO_1[8] <= <GND>
GPIO_1[9] <= <GND>
GPIO_1[10] <= <GND>
GPIO_1[11] <= <GND>
GPIO_1[12] <= <GND>
GPIO_1[13] <= <GND>
GPIO_1[14] <= <GND>
GPIO_1[15] <= <GND>
GPIO_1[16] <= <GND>
GPIO_1[17] <= <GND>
GPIO_1[18] <= <GND>
GPIO_1[19] <= <GND>
GPIO_1[20] <= <GND>
GPIO_1[21] <= <GND>
GPIO_1[22] <= <GND>
GPIO_1[23] <= <GND>
GPIO_1[24] <= <GND>
GPIO_1[25] <= <GND>
GPIO_1[26] <= video:vidi.tv_luma
GPIO_1[27] <= video:vidi.tv_luma
GPIO_1[28] <= video:vidi.tv_luma
GPIO_1[29] <= video:vidi.tv_luma
GPIO_1[30] <= <GND>
GPIO_1[31] <= <GND>
GPIO_1[32] <= <GND>
GPIO_1[33] <= <GND>
GPIO_1[34] <= <GND>
GPIO_1[35] <= <GND>
sdr_addr[0] <= converter:converter_inst.sdr_addr
sdr_addr[1] <= converter:converter_inst.sdr_addr
sdr_addr[2] <= converter:converter_inst.sdr_addr
sdr_addr[3] <= converter:converter_inst.sdr_addr
sdr_addr[4] <= converter:converter_inst.sdr_addr
sdr_addr[5] <= converter:converter_inst.sdr_addr
sdr_addr[6] <= converter:converter_inst.sdr_addr
sdr_addr[7] <= converter:converter_inst.sdr_addr
sdr_addr[8] <= converter:converter_inst.sdr_addr
sdr_addr[9] <= converter:converter_inst.sdr_addr
sdr_addr[10] <= converter:converter_inst.sdr_addr
sdr_addr[11] <= converter:converter_inst.sdr_addr
sdr_bank_addr[0] <= converter:converter_inst.sdr_bank_addr
sdr_bank_addr[1] <= converter:converter_inst.sdr_bank_addr
sdr_data[0] <> converter:converter_inst.sdr_data
sdr_data[1] <> converter:converter_inst.sdr_data
sdr_data[2] <> converter:converter_inst.sdr_data
sdr_data[3] <> converter:converter_inst.sdr_data
sdr_data[4] <> converter:converter_inst.sdr_data
sdr_data[5] <> converter:converter_inst.sdr_data
sdr_data[6] <> converter:converter_inst.sdr_data
sdr_data[7] <> converter:converter_inst.sdr_data
sdr_data[8] <> converter:converter_inst.sdr_data
sdr_data[9] <> converter:converter_inst.sdr_data
sdr_data[10] <> converter:converter_inst.sdr_data
sdr_data[11] <> converter:converter_inst.sdr_data
sdr_data[12] <> converter:converter_inst.sdr_data
sdr_data[13] <> converter:converter_inst.sdr_data
sdr_data[14] <> converter:converter_inst.sdr_data
sdr_data[15] <> converter:converter_inst.sdr_data
sdr_clock_enable <= converter:converter_inst.sdr_clock_enable
sdr_cs_n <= converter:converter_inst.sdr_cs_n
sdr_ras_n <= converter:converter_inst.sdr_ras_n
sdr_cas_n <= converter:converter_inst.sdr_cas_n
sdr_we_n <= converter:converter_inst.sdr_we_n
sdr_data_mask[0] <= converter:converter_inst.sdr_data_mask
sdr_data_mask[1] <= converter:converter_inst.sdr_data_mask
sdr_clk <= mclk50mhz:pll_for_sdram_0.c0


|vector06cc|clockster:clockmaker
clk[0] => ~NO_FANOUT~
clk[1] => ~NO_FANOUT~
clk24in => clk24in.IN1
clk24 <= mclk24mhz2:vector_xtal.port1
clk18 <= ayclkdrv:clkbuf18mhz.port1
clk14 <= ayclkdrv:clkbuf14mhz.port1
ce12 <= qce12.DB_MAX_OUTPUT_PORT_TYPE
ce6 <= qce6.DB_MAX_OUTPUT_PORT_TYPE
ce6x <= qce6x.DB_MAX_OUTPUT_PORT_TYPE
ce3 <= qce3.DB_MAX_OUTPUT_PORT_TYPE
video_slice <= qvideo_slice.DB_MAX_OUTPUT_PORT_TYPE
pipe_ab <= qpipe_ab.DB_MAX_OUTPUT_PORT_TYPE
ce1m5 <= qce1m5.DB_MAX_OUTPUT_PORT_TYPE
clkpalFSC <= ayclkdrv:clkbufpalfsc.port1


|vector06cc|clockster:clockmaker|mclk24mhz2:vector_xtal
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|vector06cc|clockster:clockmaker|mclk24mhz2:vector_xtal|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|vector06cc|clockster:clockmaker|ayclkdrv:clkbufpalfsc
inclk => sub_wire3[0].IN1
outclk <= ayclkdrv_altclkctrl_6df:ayclkdrv_altclkctrl_6df_component.outclk


|vector06cc|clockster:clockmaker|ayclkdrv:clkbufpalfsc|ayclkdrv_altclkctrl_6df:ayclkdrv_altclkctrl_6df_component
clkselect[0] => clkctrl1.CLKSELECT
clkselect[1] => clkctrl1.CLKSELECT1
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|vector06cc|clockster:clockmaker|ayclkdrv:clkbuf18mhz
inclk => sub_wire3[0].IN1
outclk <= ayclkdrv_altclkctrl_6df:ayclkdrv_altclkctrl_6df_component.outclk


|vector06cc|clockster:clockmaker|ayclkdrv:clkbuf18mhz|ayclkdrv_altclkctrl_6df:ayclkdrv_altclkctrl_6df_component
clkselect[0] => clkctrl1.CLKSELECT
clkselect[1] => clkctrl1.CLKSELECT1
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|vector06cc|clockster:clockmaker|ayclkdrv:clkbuf14mhz
inclk => sub_wire3[0].IN1
outclk <= ayclkdrv_altclkctrl_6df:ayclkdrv_altclkctrl_6df_component.outclk


|vector06cc|clockster:clockmaker|ayclkdrv:clkbuf14mhz|ayclkdrv_altclkctrl_6df:ayclkdrv_altclkctrl_6df_component
clkselect[0] => clkctrl1.CLKSELECT
clkselect[1] => clkctrl1.CLKSELECT1
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|vector06cc|soundcodec:soundnik
clk18 => clk18.IN1
pulses[0] => Add1.IN11
pulses[1] => Add1.IN12
pulses[2] => Add2.IN14
pulses[3] => Add6.IN7
pcm[0] => ma_pulse[5].DATAIN
pcm[1] => ma_pulse[6].DATAIN
pcm[2] => Add7.IN15
pcm[3] => Add7.IN14
pcm[4] => Add7.IN13
pcm[5] => Add7.IN12
pcm[6] => Add7.IN11
pcm[7] => Add7.IN10
tapein <= tapein~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_n => reset_n.IN1
oAUD_XCK <= clk18.DB_MAX_OUTPUT_PORT_TYPE
oAUD_BCK <= audio_io:audioio.port0
oAUD_DATA <= audio_io:audioio.port1
oAUD_LRCK <= audio_io:audioio.port2
iAUD_ADCDAT => iAUD_ADCDAT.IN1
oAUD_ADCLRCK <= audio_io:audioio.port4


|vector06cc|soundcodec:soundnik|audio_io:audioio
oAUD_BCK <= oAUD_BCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAUD_DATA <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
oAUD_LRCK <= LRCK_1X.DB_MAX_OUTPUT_PORT_TYPE
iAUD_ADCDAT => inputbuf[0].DATAIN
iAUD_ADCDAT => inputbuf[1].DATAIN
iAUD_ADCDAT => inputbuf[2].DATAIN
iAUD_ADCDAT => inputbuf[3].DATAIN
iAUD_ADCDAT => inputbuf[4].DATAIN
iAUD_ADCDAT => inputbuf[5].DATAIN
iAUD_ADCDAT => inputbuf[6].DATAIN
iAUD_ADCDAT => inputbuf[7].DATAIN
iAUD_ADCDAT => inputbuf[8].DATAIN
iAUD_ADCDAT => inputbuf[9].DATAIN
iAUD_ADCDAT => inputbuf[10].DATAIN
iAUD_ADCDAT => inputbuf[11].DATAIN
iAUD_ADCDAT => inputbuf[12].DATAIN
iAUD_ADCDAT => inputbuf[13].DATAIN
iAUD_ADCDAT => inputbuf[14].DATAIN
iAUD_ADCDAT => inputbuf[15].DATAIN
oAUD_ADCLRCK <= LRCK_1X.DB_MAX_OUTPUT_PORT_TYPE
iCLK_18_4 => LRCK_1X.CLK
iCLK_18_4 => LRCK_1X_DIV[0].CLK
iCLK_18_4 => LRCK_1X_DIV[1].CLK
iCLK_18_4 => LRCK_1X_DIV[2].CLK
iCLK_18_4 => LRCK_1X_DIV[3].CLK
iCLK_18_4 => LRCK_1X_DIV[4].CLK
iCLK_18_4 => LRCK_1X_DIV[5].CLK
iCLK_18_4 => LRCK_1X_DIV[6].CLK
iCLK_18_4 => LRCK_1X_DIV[7].CLK
iCLK_18_4 => LRCK_1X_DIV[8].CLK
iCLK_18_4 => oAUD_BCK~reg0.CLK
iCLK_18_4 => BCK_DIV[0].CLK
iCLK_18_4 => BCK_DIV[1].CLK
iCLK_18_4 => BCK_DIV[2].CLK
iCLK_18_4 => BCK_DIV[3].CLK
iRST_N => LRCK_1X.ACLR
iRST_N => LRCK_1X_DIV[0].ACLR
iRST_N => LRCK_1X_DIV[1].ACLR
iRST_N => LRCK_1X_DIV[2].ACLR
iRST_N => LRCK_1X_DIV[3].ACLR
iRST_N => LRCK_1X_DIV[4].ACLR
iRST_N => LRCK_1X_DIV[5].ACLR
iRST_N => LRCK_1X_DIV[6].ACLR
iRST_N => LRCK_1X_DIV[7].ACLR
iRST_N => LRCK_1X_DIV[8].ACLR
iRST_N => oAUD_BCK~reg0.ACLR
iRST_N => BCK_DIV[0].ACLR
iRST_N => BCK_DIV[1].ACLR
iRST_N => BCK_DIV[2].ACLR
iRST_N => BCK_DIV[3].ACLR
iRST_N => SEL_Cont[0].ACLR
iRST_N => SEL_Cont[1].ACLR
iRST_N => SEL_Cont[2].ACLR
iRST_N => SEL_Cont[3].ACLR
pulses[0] => pulsebuf[0].DATAIN
pulses[1] => pulsebuf[1].DATAIN
pulses[2] => pulsebuf[2].DATAIN
pulses[3] => pulsebuf[3].DATAIN
pulses[4] => pulsebuf[4].DATAIN
pulses[5] => pulsebuf[5].DATAIN
pulses[6] => pulsebuf[6].DATAIN
pulses[7] => pulsebuf[7].DATAIN
pulses[8] => pulsebuf[8].DATAIN
pulses[9] => pulsebuf[9].DATAIN
pulses[10] => pulsebuf[10].DATAIN
pulses[11] => pulsebuf[11].DATAIN
pulses[12] => pulsebuf[12].DATAIN
pulses[13] => pulsebuf[13].DATAIN
pulses[14] => pulsebuf[14].DATAIN
pulses[15] => pulsebuf[15].DATAIN
linein[0] <= inputsample[0].DB_MAX_OUTPUT_PORT_TYPE
linein[1] <= inputsample[1].DB_MAX_OUTPUT_PORT_TYPE
linein[2] <= inputsample[2].DB_MAX_OUTPUT_PORT_TYPE
linein[3] <= inputsample[3].DB_MAX_OUTPUT_PORT_TYPE
linein[4] <= inputsample[4].DB_MAX_OUTPUT_PORT_TYPE
linein[5] <= inputsample[5].DB_MAX_OUTPUT_PORT_TYPE
linein[6] <= inputsample[6].DB_MAX_OUTPUT_PORT_TYPE
linein[7] <= inputsample[7].DB_MAX_OUTPUT_PORT_TYPE
linein[8] <= inputsample[8].DB_MAX_OUTPUT_PORT_TYPE
linein[9] <= inputsample[9].DB_MAX_OUTPUT_PORT_TYPE
linein[10] <= inputsample[10].DB_MAX_OUTPUT_PORT_TYPE
linein[11] <= inputsample[11].DB_MAX_OUTPUT_PORT_TYPE
linein[12] <= inputsample[12].DB_MAX_OUTPUT_PORT_TYPE
linein[13] <= inputsample[13].DB_MAX_OUTPUT_PORT_TYPE
linein[14] <= inputsample[14].DB_MAX_OUTPUT_PORT_TYPE
linein[15] <= inputsample[15].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|singleclockster:keytapclock
clk24 => key1_nreleased.CLK
clk24 => singleclock~reg0.CLK
singleclock_enabled => key1_nreleased.ENA
singleclock_enabled => singleclock~reg0.ENA
n_key => singleclock.OUTPUTSELECT
n_key => key1_nreleased.DATAIN
singleclock <= singleclock~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|SEG7_LUT_4:seg7display
oSEG0[0] <= SEG7_LUT:u0.port0
oSEG0[1] <= SEG7_LUT:u0.port0
oSEG0[2] <= SEG7_LUT:u0.port0
oSEG0[3] <= SEG7_LUT:u0.port0
oSEG0[4] <= SEG7_LUT:u0.port0
oSEG0[5] <= SEG7_LUT:u0.port0
oSEG0[6] <= SEG7_LUT:u0.port0
oSEG1[0] <= SEG7_LUT:u1.port0
oSEG1[1] <= SEG7_LUT:u1.port0
oSEG1[2] <= SEG7_LUT:u1.port0
oSEG1[3] <= SEG7_LUT:u1.port0
oSEG1[4] <= SEG7_LUT:u1.port0
oSEG1[5] <= SEG7_LUT:u1.port0
oSEG1[6] <= SEG7_LUT:u1.port0
oSEG2[0] <= SEG7_LUT:u2.port0
oSEG2[1] <= SEG7_LUT:u2.port0
oSEG2[2] <= SEG7_LUT:u2.port0
oSEG2[3] <= SEG7_LUT:u2.port0
oSEG2[4] <= SEG7_LUT:u2.port0
oSEG2[5] <= SEG7_LUT:u2.port0
oSEG2[6] <= SEG7_LUT:u2.port0
oSEG3[0] <= SEG7_LUT:u3.port0
oSEG3[1] <= SEG7_LUT:u3.port0
oSEG3[2] <= SEG7_LUT:u3.port0
oSEG3[3] <= SEG7_LUT:u3.port0
oSEG3[4] <= SEG7_LUT:u3.port0
oSEG3[5] <= SEG7_LUT:u3.port0
oSEG3[6] <= SEG7_LUT:u3.port0
iDIG[0] => iDIG[0].IN1
iDIG[1] => iDIG[1].IN1
iDIG[2] => iDIG[2].IN1
iDIG[3] => iDIG[3].IN1
iDIG[4] => iDIG[4].IN1
iDIG[5] => iDIG[5].IN1
iDIG[6] => iDIG[6].IN1
iDIG[7] => iDIG[7].IN1
iDIG[8] => iDIG[8].IN1
iDIG[9] => iDIG[9].IN1
iDIG[10] => iDIG[10].IN1
iDIG[11] => iDIG[11].IN1
iDIG[12] => iDIG[12].IN1
iDIG[13] => iDIG[13].IN1
iDIG[14] => iDIG[14].IN1
iDIG[15] => iDIG[15].IN1


|vector06cc|SEG7_LUT_4:seg7display|SEG7_LUT:u0
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|vector06cc|SEG7_LUT_4:seg7display|SEG7_LUT:u1
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|vector06cc|SEG7_LUT_4:seg7display|SEG7_LUT:u2
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|vector06cc|SEG7_LUT_4:seg7display|SEG7_LUT:u3
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|vector06cc|T8080se:CPU
RESET_n => T80:u0.RESET_n
RESET_n => DI_Reg[0].ACLR
RESET_n => DI_Reg[1].ACLR
RESET_n => DI_Reg[2].ACLR
RESET_n => DI_Reg[3].ACLR
RESET_n => DI_Reg[4].ACLR
RESET_n => DI_Reg[5].ACLR
RESET_n => DI_Reg[6].ACLR
RESET_n => DI_Reg[7].ACLR
RESET_n => WR_n~reg0.PRESET
RESET_n => DBIN~reg0.ACLR
CLK => T80:u0.CLK_n
CLK => DI_Reg[0].CLK
CLK => DI_Reg[1].CLK
CLK => DI_Reg[2].CLK
CLK => DI_Reg[3].CLK
CLK => DI_Reg[4].CLK
CLK => DI_Reg[5].CLK
CLK => DI_Reg[6].CLK
CLK => DI_Reg[7].CLK
CLK => WR_n~reg0.CLK
CLK => DBIN~reg0.CLK
CLKEN => T80:u0.CEN
CLKEN => DI_Reg[0].ENA
CLKEN => DBIN~reg0.ENA
CLKEN => WR_n~reg0.ENA
CLKEN => DI_Reg[7].ENA
CLKEN => DI_Reg[6].ENA
CLKEN => DI_Reg[5].ENA
CLKEN => DI_Reg[4].ENA
CLKEN => DI_Reg[3].ENA
CLKEN => DI_Reg[2].ENA
CLKEN => DI_Reg[1].ENA
READY => process_0.IN1
READY => T80:u0.WAIT_n
READY => process_0.IN1
HOLD => T80:u0.BUSRQ_n
INT => T80:u0.INT_n
INTE <= T80:u0.IntE
DBIN <= DBIN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SYNC <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
VAIT <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
HLDA <= T80:u0.BUSAK_n
WR_n <= WR_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= T80:u0.A[0]
A[1] <= T80:u0.A[1]
A[2] <= T80:u0.A[2]
A[3] <= T80:u0.A[3]
A[4] <= T80:u0.A[4]
A[5] <= T80:u0.A[5]
A[6] <= T80:u0.A[6]
A[7] <= T80:u0.A[7]
A[8] <= T80:u0.A[8]
A[9] <= T80:u0.A[9]
A[10] <= T80:u0.A[10]
A[11] <= T80:u0.A[11]
A[12] <= T80:u0.A[12]
A[13] <= T80:u0.A[13]
A[14] <= T80:u0.A[14]
A[15] <= T80:u0.A[15]
DI[0] => DI_Reg.DATAB
DI[0] => T80:u0.DInst[0]
DI[1] => DI_Reg.DATAB
DI[1] => T80:u0.DInst[1]
DI[2] => DI_Reg.DATAB
DI[2] => T80:u0.DInst[2]
DI[3] => DI_Reg.DATAB
DI[3] => T80:u0.DInst[3]
DI[4] => DI_Reg.DATAB
DI[4] => T80:u0.DInst[4]
DI[5] => DI_Reg.DATAB
DI[5] => T80:u0.DInst[5]
DI[6] => DI_Reg.DATAB
DI[6] => T80:u0.DInst[6]
DI[7] => DI_Reg.DATAB
DI[7] => T80:u0.DInst[7]
DO[0] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|T8080se:CPU|T80:u0
RESET_n => XY_Ind.ACLR
RESET_n => PreserveC_r.ACLR
RESET_n => Save_ALU_r.ACLR
RESET_n => ALU_Op_r[0].ACLR
RESET_n => ALU_Op_r[1].ACLR
RESET_n => ALU_Op_r[2].ACLR
RESET_n => ALU_Op_r[3].ACLR
RESET_n => Z16_r.ACLR
RESET_n => BTR_r.ACLR
RESET_n => Arith16_r.ACLR
RESET_n => Read_To_Reg_r[0].ACLR
RESET_n => Read_To_Reg_r[1].ACLR
RESET_n => Read_To_Reg_r[2].ACLR
RESET_n => Read_To_Reg_r[3].ACLR
RESET_n => Read_To_Reg_r[4].ACLR
RESET_n => Alternate.ACLR
RESET_n => Fp[0].PRESET
RESET_n => Fp[1].PRESET
RESET_n => Fp[2].PRESET
RESET_n => Fp[3].PRESET
RESET_n => Fp[4].PRESET
RESET_n => Fp[5].PRESET
RESET_n => Fp[6].PRESET
RESET_n => Fp[7].PRESET
RESET_n => Ap[0].PRESET
RESET_n => Ap[1].PRESET
RESET_n => Ap[2].PRESET
RESET_n => Ap[3].PRESET
RESET_n => Ap[4].PRESET
RESET_n => Ap[5].PRESET
RESET_n => Ap[6].PRESET
RESET_n => Ap[7].PRESET
RESET_n => R[0].ACLR
RESET_n => R[1].ACLR
RESET_n => R[2].ACLR
RESET_n => R[3].ACLR
RESET_n => R[4].ACLR
RESET_n => R[5].ACLR
RESET_n => R[6].ACLR
RESET_n => R[7].ACLR
RESET_n => I[0].ACLR
RESET_n => I[1].ACLR
RESET_n => I[2].ACLR
RESET_n => I[3].ACLR
RESET_n => I[4].ACLR
RESET_n => I[5].ACLR
RESET_n => I[6].ACLR
RESET_n => I[7].ACLR
RESET_n => DO[0]~reg0.ACLR
RESET_n => DO[1]~reg0.ACLR
RESET_n => DO[2]~reg0.ACLR
RESET_n => DO[3]~reg0.ACLR
RESET_n => DO[4]~reg0.ACLR
RESET_n => DO[5]~reg0.ACLR
RESET_n => DO[6]~reg0.ACLR
RESET_n => DO[7]~reg0.ACLR
RESET_n => MCycles[0].ACLR
RESET_n => MCycles[1].ACLR
RESET_n => MCycles[2].ACLR
RESET_n => IStatus[0].ACLR
RESET_n => IStatus[1].ACLR
RESET_n => XY_State[0].ACLR
RESET_n => XY_State[1].ACLR
RESET_n => ISet[0].ACLR
RESET_n => ISet[1].ACLR
RESET_n => IR[0].ACLR
RESET_n => IR[1].ACLR
RESET_n => IR[2].ACLR
RESET_n => IR[3].ACLR
RESET_n => IR[4].ACLR
RESET_n => IR[5].ACLR
RESET_n => IR[6].ACLR
RESET_n => IR[7].ACLR
RESET_n => A[0]~reg0.ACLR
RESET_n => A[1]~reg0.ACLR
RESET_n => A[2]~reg0.ACLR
RESET_n => A[3]~reg0.ACLR
RESET_n => A[4]~reg0.ACLR
RESET_n => A[5]~reg0.ACLR
RESET_n => A[6]~reg0.ACLR
RESET_n => A[7]~reg0.ACLR
RESET_n => A[8]~reg0.ACLR
RESET_n => A[9]~reg0.ACLR
RESET_n => A[10]~reg0.ACLR
RESET_n => A[11]~reg0.ACLR
RESET_n => A[12]~reg0.ACLR
RESET_n => A[13]~reg0.ACLR
RESET_n => A[14]~reg0.ACLR
RESET_n => A[15]~reg0.ACLR
RESET_n => TmpAddr[0].ACLR
RESET_n => TmpAddr[1].ACLR
RESET_n => TmpAddr[2].ACLR
RESET_n => TmpAddr[3].ACLR
RESET_n => TmpAddr[4].ACLR
RESET_n => TmpAddr[5].ACLR
RESET_n => TmpAddr[6].ACLR
RESET_n => TmpAddr[7].ACLR
RESET_n => TmpAddr[8].ACLR
RESET_n => TmpAddr[9].ACLR
RESET_n => TmpAddr[10].ACLR
RESET_n => TmpAddr[11].ACLR
RESET_n => TmpAddr[12].ACLR
RESET_n => TmpAddr[13].ACLR
RESET_n => TmpAddr[14].ACLR
RESET_n => TmpAddr[15].ACLR
RESET_n => PC[0].ACLR
RESET_n => PC[1].ACLR
RESET_n => PC[2].ACLR
RESET_n => PC[3].ACLR
RESET_n => PC[4].ACLR
RESET_n => PC[5].ACLR
RESET_n => PC[6].ACLR
RESET_n => PC[7].ACLR
RESET_n => PC[8].ACLR
RESET_n => PC[9].ACLR
RESET_n => PC[10].ACLR
RESET_n => PC[11].ACLR
RESET_n => PC[12].ACLR
RESET_n => PC[13].ACLR
RESET_n => PC[14].ACLR
RESET_n => PC[15].ACLR
RESET_n => M1_n~reg0.PRESET
RESET_n => Auto_Wait_t2.ACLR
RESET_n => Auto_Wait_t1.ACLR
RESET_n => No_BTR.ACLR
RESET_n => IntE_FF2.ACLR
RESET_n => IntE_FF1.ACLR
RESET_n => IntCycle.ACLR
RESET_n => NMICycle.ACLR
RESET_n => BusAck.ACLR
RESET_n => Halt_FF.ACLR
RESET_n => Pre_XY_F_M[0].ACLR
RESET_n => Pre_XY_F_M[1].ACLR
RESET_n => Pre_XY_F_M[2].ACLR
RESET_n => TState[0].ACLR
RESET_n => TState[1].ACLR
RESET_n => TState[2].ACLR
RESET_n => MCycle[0].PRESET
RESET_n => MCycle[1].ACLR
RESET_n => MCycle[2].ACLR
RESET_n => RFSH_n~reg0.PRESET
RESET_n => NMI_s.ACLR
RESET_n => INT_s.ACLR
RESET_n => BusReq_s.ACLR
RESET_n => OldNMI_n.ACLR
RESET_n => ACC[7].ENA
RESET_n => ACC[6].ENA
RESET_n => ACC[5].ENA
RESET_n => ACC[4].ENA
RESET_n => ACC[3].ENA
RESET_n => ACC[2].ENA
RESET_n => ACC[1].ENA
RESET_n => ACC[0].ENA
RESET_n => F[7].ENA
RESET_n => F[6].ENA
RESET_n => F[5].ENA
RESET_n => F[4].ENA
RESET_n => F[3].ENA
RESET_n => F[2].ENA
RESET_n => F[1].ENA
RESET_n => F[0].ENA
RESET_n => SP[15].ENA
RESET_n => SP[14].ENA
RESET_n => SP[13].ENA
RESET_n => SP[12].ENA
RESET_n => SP[11].ENA
RESET_n => SP[10].ENA
RESET_n => SP[9].ENA
RESET_n => SP[8].ENA
RESET_n => SP[7].ENA
RESET_n => SP[6].ENA
RESET_n => SP[5].ENA
RESET_n => SP[4].ENA
RESET_n => SP[3].ENA
RESET_n => SP[2].ENA
RESET_n => SP[1].ENA
RESET_n => SP[0].ENA
CLK_n => T80_Reg:Regs.Clk
CLK_n => M1_n~reg0.CLK
CLK_n => Auto_Wait_t2.CLK
CLK_n => Auto_Wait_t1.CLK
CLK_n => No_BTR.CLK
CLK_n => IntE_FF2.CLK
CLK_n => IntE_FF1.CLK
CLK_n => IntCycle.CLK
CLK_n => NMICycle.CLK
CLK_n => BusAck.CLK
CLK_n => Halt_FF.CLK
CLK_n => Pre_XY_F_M[0].CLK
CLK_n => Pre_XY_F_M[1].CLK
CLK_n => Pre_XY_F_M[2].CLK
CLK_n => TState[0].CLK
CLK_n => TState[1].CLK
CLK_n => TState[2].CLK
CLK_n => MCycle[0].CLK
CLK_n => MCycle[1].CLK
CLK_n => MCycle[2].CLK
CLK_n => NMI_s.CLK
CLK_n => INT_s.CLK
CLK_n => BusReq_s.CLK
CLK_n => OldNMI_n.CLK
CLK_n => RFSH_n~reg0.CLK
CLK_n => BusA[0].CLK
CLK_n => BusA[1].CLK
CLK_n => BusA[2].CLK
CLK_n => BusA[3].CLK
CLK_n => BusA[4].CLK
CLK_n => BusA[5].CLK
CLK_n => BusA[6].CLK
CLK_n => BusA[7].CLK
CLK_n => BusB[0].CLK
CLK_n => BusB[1].CLK
CLK_n => BusB[2].CLK
CLK_n => BusB[3].CLK
CLK_n => BusB[4].CLK
CLK_n => BusB[5].CLK
CLK_n => BusB[6].CLK
CLK_n => BusB[7].CLK
CLK_n => RegBusA_r[0].CLK
CLK_n => RegBusA_r[1].CLK
CLK_n => RegBusA_r[2].CLK
CLK_n => RegBusA_r[3].CLK
CLK_n => RegBusA_r[4].CLK
CLK_n => RegBusA_r[5].CLK
CLK_n => RegBusA_r[6].CLK
CLK_n => RegBusA_r[7].CLK
CLK_n => RegBusA_r[8].CLK
CLK_n => RegBusA_r[9].CLK
CLK_n => RegBusA_r[10].CLK
CLK_n => RegBusA_r[11].CLK
CLK_n => RegBusA_r[12].CLK
CLK_n => RegBusA_r[13].CLK
CLK_n => RegBusA_r[14].CLK
CLK_n => RegBusA_r[15].CLK
CLK_n => IncDecZ.CLK
CLK_n => RegAddrC[0].CLK
CLK_n => RegAddrC[1].CLK
CLK_n => RegAddrC[2].CLK
CLK_n => RegAddrB_r[0].CLK
CLK_n => RegAddrB_r[1].CLK
CLK_n => RegAddrB_r[2].CLK
CLK_n => RegAddrA_r[0].CLK
CLK_n => RegAddrA_r[1].CLK
CLK_n => RegAddrA_r[2].CLK
CLK_n => SP[0].CLK
CLK_n => SP[1].CLK
CLK_n => SP[2].CLK
CLK_n => SP[3].CLK
CLK_n => SP[4].CLK
CLK_n => SP[5].CLK
CLK_n => SP[6].CLK
CLK_n => SP[7].CLK
CLK_n => SP[8].CLK
CLK_n => SP[9].CLK
CLK_n => SP[10].CLK
CLK_n => SP[11].CLK
CLK_n => SP[12].CLK
CLK_n => SP[13].CLK
CLK_n => SP[14].CLK
CLK_n => SP[15].CLK
CLK_n => F[0].CLK
CLK_n => F[1].CLK
CLK_n => F[2].CLK
CLK_n => F[3].CLK
CLK_n => F[4].CLK
CLK_n => F[5].CLK
CLK_n => F[6].CLK
CLK_n => F[7].CLK
CLK_n => ACC[0].CLK
CLK_n => ACC[1].CLK
CLK_n => ACC[2].CLK
CLK_n => ACC[3].CLK
CLK_n => ACC[4].CLK
CLK_n => ACC[5].CLK
CLK_n => ACC[6].CLK
CLK_n => ACC[7].CLK
CLK_n => XY_Ind.CLK
CLK_n => PreserveC_r.CLK
CLK_n => Save_ALU_r.CLK
CLK_n => ALU_Op_r[0].CLK
CLK_n => ALU_Op_r[1].CLK
CLK_n => ALU_Op_r[2].CLK
CLK_n => ALU_Op_r[3].CLK
CLK_n => Z16_r.CLK
CLK_n => BTR_r.CLK
CLK_n => Arith16_r.CLK
CLK_n => Read_To_Reg_r[0].CLK
CLK_n => Read_To_Reg_r[1].CLK
CLK_n => Read_To_Reg_r[2].CLK
CLK_n => Read_To_Reg_r[3].CLK
CLK_n => Read_To_Reg_r[4].CLK
CLK_n => Alternate.CLK
CLK_n => Fp[0].CLK
CLK_n => Fp[1].CLK
CLK_n => Fp[2].CLK
CLK_n => Fp[3].CLK
CLK_n => Fp[4].CLK
CLK_n => Fp[5].CLK
CLK_n => Fp[6].CLK
CLK_n => Fp[7].CLK
CLK_n => Ap[0].CLK
CLK_n => Ap[1].CLK
CLK_n => Ap[2].CLK
CLK_n => Ap[3].CLK
CLK_n => Ap[4].CLK
CLK_n => Ap[5].CLK
CLK_n => Ap[6].CLK
CLK_n => Ap[7].CLK
CLK_n => R[0].CLK
CLK_n => R[1].CLK
CLK_n => R[2].CLK
CLK_n => R[3].CLK
CLK_n => R[4].CLK
CLK_n => R[5].CLK
CLK_n => R[6].CLK
CLK_n => R[7].CLK
CLK_n => I[0].CLK
CLK_n => I[1].CLK
CLK_n => I[2].CLK
CLK_n => I[3].CLK
CLK_n => I[4].CLK
CLK_n => I[5].CLK
CLK_n => I[6].CLK
CLK_n => I[7].CLK
CLK_n => DO[0]~reg0.CLK
CLK_n => DO[1]~reg0.CLK
CLK_n => DO[2]~reg0.CLK
CLK_n => DO[3]~reg0.CLK
CLK_n => DO[4]~reg0.CLK
CLK_n => DO[5]~reg0.CLK
CLK_n => DO[6]~reg0.CLK
CLK_n => DO[7]~reg0.CLK
CLK_n => MCycles[0].CLK
CLK_n => MCycles[1].CLK
CLK_n => MCycles[2].CLK
CLK_n => IStatus[0].CLK
CLK_n => IStatus[1].CLK
CLK_n => XY_State[0].CLK
CLK_n => XY_State[1].CLK
CLK_n => ISet[0].CLK
CLK_n => ISet[1].CLK
CLK_n => IR[0].CLK
CLK_n => IR[1].CLK
CLK_n => IR[2].CLK
CLK_n => IR[3].CLK
CLK_n => IR[4].CLK
CLK_n => IR[5].CLK
CLK_n => IR[6].CLK
CLK_n => IR[7].CLK
CLK_n => A[0]~reg0.CLK
CLK_n => A[1]~reg0.CLK
CLK_n => A[2]~reg0.CLK
CLK_n => A[3]~reg0.CLK
CLK_n => A[4]~reg0.CLK
CLK_n => A[5]~reg0.CLK
CLK_n => A[6]~reg0.CLK
CLK_n => A[7]~reg0.CLK
CLK_n => A[8]~reg0.CLK
CLK_n => A[9]~reg0.CLK
CLK_n => A[10]~reg0.CLK
CLK_n => A[11]~reg0.CLK
CLK_n => A[12]~reg0.CLK
CLK_n => A[13]~reg0.CLK
CLK_n => A[14]~reg0.CLK
CLK_n => A[15]~reg0.CLK
CLK_n => TmpAddr[0].CLK
CLK_n => TmpAddr[1].CLK
CLK_n => TmpAddr[2].CLK
CLK_n => TmpAddr[3].CLK
CLK_n => TmpAddr[4].CLK
CLK_n => TmpAddr[5].CLK
CLK_n => TmpAddr[6].CLK
CLK_n => TmpAddr[7].CLK
CLK_n => TmpAddr[8].CLK
CLK_n => TmpAddr[9].CLK
CLK_n => TmpAddr[10].CLK
CLK_n => TmpAddr[11].CLK
CLK_n => TmpAddr[12].CLK
CLK_n => TmpAddr[13].CLK
CLK_n => TmpAddr[14].CLK
CLK_n => TmpAddr[15].CLK
CLK_n => PC[0].CLK
CLK_n => PC[1].CLK
CLK_n => PC[2].CLK
CLK_n => PC[3].CLK
CLK_n => PC[4].CLK
CLK_n => PC[5].CLK
CLK_n => PC[6].CLK
CLK_n => PC[7].CLK
CLK_n => PC[8].CLK
CLK_n => PC[9].CLK
CLK_n => PC[10].CLK
CLK_n => PC[11].CLK
CLK_n => PC[12].CLK
CLK_n => PC[13].CLK
CLK_n => PC[14].CLK
CLK_n => PC[15].CLK
CEN => ClkEn.IN1
CEN => RFSH_n~reg0.ENA
CEN => OldNMI_n.ENA
CEN => BusReq_s.ENA
CEN => INT_s.ENA
CEN => M1_n~reg0.ENA
CEN => NMI_s.ENA
CEN => MCycle[2].ENA
CEN => MCycle[1].ENA
CEN => MCycle[0].ENA
CEN => TState[2].ENA
CEN => TState[1].ENA
CEN => TState[0].ENA
CEN => Pre_XY_F_M[2].ENA
CEN => Pre_XY_F_M[1].ENA
CEN => Pre_XY_F_M[0].ENA
CEN => Halt_FF.ENA
CEN => BusAck.ENA
CEN => NMICycle.ENA
CEN => IntCycle.ENA
CEN => IntE_FF1.ENA
CEN => IntE_FF2.ENA
CEN => No_BTR.ENA
CEN => Auto_Wait_t1.ENA
CEN => Auto_Wait_t2.ENA
WAIT_n => process_2.IN1
WAIT_n => process_5.IN1
WAIT_n => process_7.IN1
WAIT_n => process_7.IN1
INT_n => INT_s.DATAIN
NMI_n => process_6.IN1
NMI_n => OldNMI_n.DATAIN
BUSRQ_n => BusReq_s.DATAIN
M1_n <= M1_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= T80_MCode:mcode.IORQ
STACKRQ <= T80_MCode:mcode.STACKRQ
NoRead <= T80_MCode:mcode.NoRead
Write <= T80_MCode:mcode.Write
RFSH_n <= RFSH_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
HALT_n <= Halt_FF.DB_MAX_OUTPUT_PORT_TYPE
BUSAK_n <= BusAck.DB_MAX_OUTPUT_PORT_TYPE
A[0] <= A[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= A[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= A[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= A[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= A[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= A[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= A[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= A[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= A[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= A[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= A[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= A[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= A[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= A[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= A[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= A[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DInst[0] => IR.DATAA
DInst[0] => IR.DATAB
DInst[1] => IR.DATAA
DInst[1] => IR.DATAB
DInst[2] => IR.DATAA
DInst[2] => IR.DATAB
DInst[3] => IR.DATAA
DInst[3] => IR.DATAB
DInst[4] => IR.DATAA
DInst[4] => IR.DATAB
DInst[5] => IR.DATAA
DInst[5] => IR.DATAB
DInst[6] => IR.DATAA
DInst[6] => IR.DATAB
DInst[7] => IR.DATAA
DInst[7] => IR.DATAB
DI[0] => Save_Mux.DATAB
DI[0] => A.DATAA
DI[0] => Mux7.IN7
DI[0] => Mux15.IN7
DI[0] => A.DATAB
DI[0] => PC.DATAB
DI[0] => Add1.IN32
DI[0] => Add4.IN32
DI[0] => TmpAddr.DATAB
DI[0] => TmpAddr.DATAB
DI[0] => F.IN0
DI[0] => Mux91.IN15
DI[0] => Mux99.IN10
DI[0] => Equal18.IN7
DI[1] => Save_Mux.DATAB
DI[1] => A.DATAA
DI[1] => Mux6.IN7
DI[1] => Mux14.IN7
DI[1] => A.DATAB
DI[1] => PC.DATAB
DI[1] => Add1.IN31
DI[1] => Add4.IN31
DI[1] => TmpAddr.DATAB
DI[1] => TmpAddr.DATAB
DI[1] => F.IN1
DI[1] => Mux90.IN15
DI[1] => Mux98.IN10
DI[1] => Equal18.IN6
DI[2] => Save_Mux.DATAB
DI[2] => A.DATAA
DI[2] => Mux5.IN7
DI[2] => Mux13.IN7
DI[2] => A.DATAB
DI[2] => PC.DATAB
DI[2] => Add1.IN30
DI[2] => Add4.IN30
DI[2] => TmpAddr.DATAB
DI[2] => TmpAddr.DATAB
DI[2] => F.IN1
DI[2] => Mux89.IN15
DI[2] => Mux97.IN10
DI[2] => Equal18.IN5
DI[3] => Save_Mux.DATAB
DI[3] => A.DATAA
DI[3] => Mux4.IN7
DI[3] => Mux12.IN7
DI[3] => A.DATAB
DI[3] => PC.DATAB
DI[3] => Add1.IN29
DI[3] => Add4.IN29
DI[3] => TmpAddr.DATAB
DI[3] => TmpAddr.DATAB
DI[3] => F.IN1
DI[3] => Mux88.IN15
DI[3] => Mux96.IN10
DI[3] => Equal18.IN4
DI[4] => Save_Mux.DATAB
DI[4] => A.DATAA
DI[4] => Mux3.IN7
DI[4] => Mux11.IN7
DI[4] => A.DATAB
DI[4] => PC.DATAB
DI[4] => Add1.IN28
DI[4] => Add4.IN28
DI[4] => TmpAddr.DATAB
DI[4] => TmpAddr.DATAB
DI[4] => F.IN1
DI[4] => Mux87.IN15
DI[4] => Mux95.IN10
DI[4] => Equal18.IN3
DI[5] => Save_Mux.DATAB
DI[5] => A.DATAA
DI[5] => Mux2.IN7
DI[5] => Mux10.IN7
DI[5] => A.DATAB
DI[5] => PC.DATAB
DI[5] => Add1.IN27
DI[5] => Add4.IN27
DI[5] => TmpAddr.DATAB
DI[5] => TmpAddr.DATAB
DI[5] => F.IN1
DI[5] => Mux86.IN15
DI[5] => Mux94.IN10
DI[5] => Equal18.IN2
DI[6] => Save_Mux.DATAB
DI[6] => A.DATAA
DI[6] => Mux1.IN7
DI[6] => Mux9.IN7
DI[6] => A.DATAB
DI[6] => PC.DATAB
DI[6] => Add1.IN26
DI[6] => Add4.IN26
DI[6] => TmpAddr.DATAB
DI[6] => TmpAddr.DATAB
DI[6] => F.IN1
DI[6] => Mux85.IN15
DI[6] => Mux93.IN10
DI[6] => Equal18.IN1
DI[7] => Save_Mux.DATAB
DI[7] => A.DATAA
DI[7] => Mux0.IN7
DI[7] => Mux8.IN7
DI[7] => A.DATAB
DI[7] => PC.DATAB
DI[7] => Add1.IN17
DI[7] => Add1.IN18
DI[7] => Add1.IN19
DI[7] => Add1.IN20
DI[7] => Add1.IN21
DI[7] => Add1.IN22
DI[7] => Add1.IN23
DI[7] => Add1.IN24
DI[7] => Add1.IN25
DI[7] => Add4.IN17
DI[7] => Add4.IN18
DI[7] => Add4.IN19
DI[7] => Add4.IN20
DI[7] => Add4.IN21
DI[7] => Add4.IN22
DI[7] => Add4.IN23
DI[7] => Add4.IN24
DI[7] => Add4.IN25
DI[7] => TmpAddr.DATAB
DI[7] => TmpAddr.DATAB
DI[7] => F.IN1
DI[7] => F.DATAB
DI[7] => Mux84.IN15
DI[7] => Mux92.IN10
DI[7] => Equal18.IN0
DO[0] <= DO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[1] <= DO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[2] <= DO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[3] <= DO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[4] <= DO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[5] <= DO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[6] <= DO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DO[7] <= DO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MC[0] <= MCycle[0].DB_MAX_OUTPUT_PORT_TYPE
MC[1] <= MCycle[1].DB_MAX_OUTPUT_PORT_TYPE
MC[2] <= MCycle[2].DB_MAX_OUTPUT_PORT_TYPE
TS[0] <= TState[0].DB_MAX_OUTPUT_PORT_TYPE
TS[1] <= TState[1].DB_MAX_OUTPUT_PORT_TYPE
TS[2] <= TState[2].DB_MAX_OUTPUT_PORT_TYPE
IntCycle_n <= IntCycle.DB_MAX_OUTPUT_PORT_TYPE
IntE <= IntE_FF1.DB_MAX_OUTPUT_PORT_TYPE
Stop <= T80_MCode:mcode.I_DJNZ


|vector06cc|T8080se:CPU|T80:u0|T80_MCode:mcode
IR[0] => Mux5.IN7
IR[0] => Mux29.IN7
IR[0] => Set_BusB_To.DATAB
IR[0] => Mux51.IN263
IR[0] => Mux52.IN263
IR[0] => Mux53.IN263
IR[0] => Mux54.IN263
IR[0] => Mux55.IN263
IR[0] => Mux56.IN263
IR[0] => Mux57.IN158
IR[0] => Mux57.IN159
IR[0] => Mux57.IN160
IR[0] => Mux57.IN161
IR[0] => Mux57.IN162
IR[0] => Mux57.IN163
IR[0] => Mux57.IN164
IR[0] => Mux57.IN165
IR[0] => Mux57.IN166
IR[0] => Mux57.IN167
IR[0] => Mux57.IN168
IR[0] => Mux57.IN169
IR[0] => Mux57.IN170
IR[0] => Mux57.IN171
IR[0] => Mux57.IN172
IR[0] => Mux57.IN173
IR[0] => Mux57.IN174
IR[0] => Mux57.IN175
IR[0] => Mux57.IN176
IR[0] => Mux57.IN177
IR[0] => Mux57.IN178
IR[0] => Mux57.IN179
IR[0] => Mux57.IN180
IR[0] => Mux57.IN181
IR[0] => Mux57.IN182
IR[0] => Mux57.IN183
IR[0] => Mux57.IN184
IR[0] => Mux57.IN185
IR[0] => Mux57.IN186
IR[0] => Mux57.IN187
IR[0] => Mux57.IN188
IR[0] => Mux57.IN189
IR[0] => Mux57.IN190
IR[0] => Mux57.IN191
IR[0] => Mux57.IN192
IR[0] => Mux57.IN193
IR[0] => Mux57.IN194
IR[0] => Mux57.IN195
IR[0] => Mux57.IN196
IR[0] => Mux57.IN197
IR[0] => Mux57.IN198
IR[0] => Mux57.IN199
IR[0] => Mux57.IN200
IR[0] => Mux57.IN201
IR[0] => Mux57.IN202
IR[0] => Mux57.IN203
IR[0] => Mux57.IN204
IR[0] => Mux57.IN205
IR[0] => Mux57.IN206
IR[0] => Mux57.IN207
IR[0] => Mux57.IN208
IR[0] => Mux57.IN209
IR[0] => Mux57.IN210
IR[0] => Mux57.IN211
IR[0] => Mux57.IN212
IR[0] => Mux57.IN213
IR[0] => Mux57.IN214
IR[0] => Mux57.IN215
IR[0] => Mux57.IN216
IR[0] => Mux57.IN217
IR[0] => Mux57.IN218
IR[0] => Mux57.IN219
IR[0] => Mux57.IN220
IR[0] => Mux57.IN221
IR[0] => Mux57.IN222
IR[0] => Mux57.IN223
IR[0] => Mux57.IN224
IR[0] => Mux57.IN225
IR[0] => Mux57.IN226
IR[0] => Mux57.IN227
IR[0] => Mux57.IN228
IR[0] => Mux57.IN229
IR[0] => Mux57.IN230
IR[0] => Mux57.IN231
IR[0] => Mux57.IN232
IR[0] => Mux57.IN233
IR[0] => Mux57.IN234
IR[0] => Mux57.IN235
IR[0] => Mux57.IN236
IR[0] => Mux57.IN237
IR[0] => Mux57.IN238
IR[0] => Mux57.IN239
IR[0] => Mux57.IN240
IR[0] => Mux57.IN241
IR[0] => Mux57.IN242
IR[0] => Mux57.IN243
IR[0] => Mux57.IN244
IR[0] => Mux57.IN245
IR[0] => Mux57.IN246
IR[0] => Mux57.IN247
IR[0] => Mux57.IN248
IR[0] => Mux57.IN249
IR[0] => Mux57.IN250
IR[0] => Mux57.IN251
IR[0] => Mux57.IN252
IR[0] => Mux57.IN253
IR[0] => Mux57.IN254
IR[0] => Mux57.IN255
IR[0] => Mux57.IN256
IR[0] => Mux57.IN257
IR[0] => Mux57.IN258
IR[0] => Mux57.IN259
IR[0] => Mux57.IN260
IR[0] => Mux57.IN261
IR[0] => Mux57.IN262
IR[0] => Mux57.IN263
IR[0] => Mux58.IN263
IR[0] => Mux59.IN69
IR[0] => Mux60.IN263
IR[0] => Mux61.IN263
IR[0] => Mux62.IN263
IR[0] => Mux63.IN263
IR[0] => Mux64.IN263
IR[0] => Mux65.IN262
IR[0] => Mux66.IN263
IR[0] => Mux67.IN263
IR[0] => Mux68.IN263
IR[0] => Mux69.IN263
IR[0] => Mux70.IN263
IR[0] => Mux71.IN263
IR[0] => Mux72.IN263
IR[0] => Mux73.IN263
IR[0] => Mux74.IN263
IR[0] => Mux75.IN263
IR[0] => Mux76.IN263
IR[0] => Mux77.IN263
IR[0] => Mux78.IN263
IR[0] => Mux79.IN263
IR[0] => Mux80.IN263
IR[0] => Mux81.IN263
IR[0] => Mux82.IN263
IR[0] => Mux83.IN263
IR[0] => Mux84.IN263
IR[0] => Mux85.IN263
IR[0] => Mux86.IN263
IR[0] => Mux87.IN263
IR[0] => Mux88.IN263
IR[0] => Mux89.IN263
IR[0] => Mux90.IN263
IR[0] => Mux91.IN263
IR[0] => Mux92.IN263
IR[0] => Mux93.IN263
IR[0] => Mux94.IN263
IR[0] => Mux95.IN263
IR[0] => Mux96.IN69
IR[0] => Mux97.IN263
IR[0] => Mux98.IN263
IR[0] => Mux99.IN36
IR[0] => Mux100.IN263
IR[0] => Mux103.IN36
IR[0] => Mux104.IN36
IR[0] => Mux105.IN36
IR[0] => Mux106.IN36
IR[0] => Mux107.IN36
IR[0] => Mux108.IN10
IR[0] => Mux109.IN36
IR[0] => Mux110.IN36
IR[0] => Mux111.IN36
IR[0] => Mux112.IN36
IR[0] => Mux113.IN36
IR[0] => Mux114.IN36
IR[0] => Mux181.IN69
IR[0] => Mux182.IN134
IR[0] => Mux183.IN134
IR[0] => Mux184.IN263
IR[0] => Mux185.IN263
IR[0] => Mux186.IN263
IR[0] => Mux187.IN134
IR[0] => Mux188.IN36
IR[0] => Mux189.IN134
IR[0] => Mux190.IN69
IR[0] => Mux191.IN69
IR[0] => Mux192.IN263
IR[0] => Mux193.IN69
IR[0] => Mux194.IN263
IR[0] => Mux195.IN69
IR[0] => Mux196.IN263
IR[0] => Mux197.IN69
IR[0] => Mux198.IN263
IR[0] => Mux199.IN263
IR[0] => Mux200.IN263
IR[0] => Mux201.IN69
IR[0] => Mux202.IN134
IR[0] => Mux203.IN263
IR[0] => Mux204.IN263
IR[0] => Mux205.IN69
IR[0] => Mux206.IN263
IR[0] => Mux207.IN69
IR[0] => Mux208.IN69
IR[0] => Mux209.IN69
IR[0] => Mux210.IN69
IR[0] => Mux211.IN263
IR[0] => Mux212.IN263
IR[0] => Mux213.IN263
IR[0] => Mux214.IN263
IR[0] => Mux215.IN69
IR[0] => Mux216.IN263
IR[0] => Mux217.IN263
IR[0] => Mux218.IN69
IR[0] => Mux219.IN69
IR[0] => Mux220.IN36
IR[0] => Mux221.IN134
IR[0] => Mux222.IN263
IR[0] => Mux223.IN263
IR[0] => Mux224.IN263
IR[0] => Mux225.IN36
IR[0] => Mux226.IN69
IR[0] => Mux227.IN36
IR[0] => Mux228.IN69
IR[0] => Mux235.IN3
IR[0] => Mux240.IN3
IR[1] => Mux4.IN7
IR[1] => Mux28.IN7
IR[1] => Set_BusB_To.DATAB
IR[1] => Mux51.IN262
IR[1] => Mux52.IN262
IR[1] => Mux53.IN262
IR[1] => Mux54.IN262
IR[1] => Mux55.IN262
IR[1] => Mux56.IN157
IR[1] => Mux56.IN158
IR[1] => Mux56.IN159
IR[1] => Mux56.IN160
IR[1] => Mux56.IN161
IR[1] => Mux56.IN162
IR[1] => Mux56.IN163
IR[1] => Mux56.IN164
IR[1] => Mux56.IN165
IR[1] => Mux56.IN166
IR[1] => Mux56.IN167
IR[1] => Mux56.IN168
IR[1] => Mux56.IN169
IR[1] => Mux56.IN170
IR[1] => Mux56.IN171
IR[1] => Mux56.IN172
IR[1] => Mux56.IN173
IR[1] => Mux56.IN174
IR[1] => Mux56.IN175
IR[1] => Mux56.IN176
IR[1] => Mux56.IN177
IR[1] => Mux56.IN178
IR[1] => Mux56.IN179
IR[1] => Mux56.IN180
IR[1] => Mux56.IN181
IR[1] => Mux56.IN182
IR[1] => Mux56.IN183
IR[1] => Mux56.IN184
IR[1] => Mux56.IN185
IR[1] => Mux56.IN186
IR[1] => Mux56.IN187
IR[1] => Mux56.IN188
IR[1] => Mux56.IN189
IR[1] => Mux56.IN190
IR[1] => Mux56.IN191
IR[1] => Mux56.IN192
IR[1] => Mux56.IN193
IR[1] => Mux56.IN194
IR[1] => Mux56.IN195
IR[1] => Mux56.IN196
IR[1] => Mux56.IN197
IR[1] => Mux56.IN198
IR[1] => Mux56.IN199
IR[1] => Mux56.IN200
IR[1] => Mux56.IN201
IR[1] => Mux56.IN202
IR[1] => Mux56.IN203
IR[1] => Mux56.IN204
IR[1] => Mux56.IN205
IR[1] => Mux56.IN206
IR[1] => Mux56.IN207
IR[1] => Mux56.IN208
IR[1] => Mux56.IN209
IR[1] => Mux56.IN210
IR[1] => Mux56.IN211
IR[1] => Mux56.IN212
IR[1] => Mux56.IN213
IR[1] => Mux56.IN214
IR[1] => Mux56.IN215
IR[1] => Mux56.IN216
IR[1] => Mux56.IN217
IR[1] => Mux56.IN218
IR[1] => Mux56.IN219
IR[1] => Mux56.IN220
IR[1] => Mux56.IN221
IR[1] => Mux56.IN222
IR[1] => Mux56.IN223
IR[1] => Mux56.IN224
IR[1] => Mux56.IN225
IR[1] => Mux56.IN226
IR[1] => Mux56.IN227
IR[1] => Mux56.IN228
IR[1] => Mux56.IN229
IR[1] => Mux56.IN230
IR[1] => Mux56.IN231
IR[1] => Mux56.IN232
IR[1] => Mux56.IN233
IR[1] => Mux56.IN234
IR[1] => Mux56.IN235
IR[1] => Mux56.IN236
IR[1] => Mux56.IN237
IR[1] => Mux56.IN238
IR[1] => Mux56.IN239
IR[1] => Mux56.IN240
IR[1] => Mux56.IN241
IR[1] => Mux56.IN242
IR[1] => Mux56.IN243
IR[1] => Mux56.IN244
IR[1] => Mux56.IN245
IR[1] => Mux56.IN246
IR[1] => Mux56.IN247
IR[1] => Mux56.IN248
IR[1] => Mux56.IN249
IR[1] => Mux56.IN250
IR[1] => Mux56.IN251
IR[1] => Mux56.IN252
IR[1] => Mux56.IN253
IR[1] => Mux56.IN254
IR[1] => Mux56.IN255
IR[1] => Mux56.IN256
IR[1] => Mux56.IN257
IR[1] => Mux56.IN258
IR[1] => Mux56.IN259
IR[1] => Mux56.IN260
IR[1] => Mux56.IN261
IR[1] => Mux56.IN262
IR[1] => Mux57.IN157
IR[1] => Mux58.IN262
IR[1] => Mux59.IN68
IR[1] => Mux60.IN262
IR[1] => Mux61.IN262
IR[1] => Mux62.IN262
IR[1] => Mux63.IN262
IR[1] => Mux64.IN262
IR[1] => Mux65.IN261
IR[1] => Mux66.IN262
IR[1] => Mux67.IN262
IR[1] => Mux68.IN262
IR[1] => Mux69.IN262
IR[1] => Mux70.IN262
IR[1] => Mux71.IN262
IR[1] => Mux72.IN262
IR[1] => Mux73.IN262
IR[1] => Mux74.IN262
IR[1] => Mux75.IN262
IR[1] => Mux76.IN262
IR[1] => Mux77.IN262
IR[1] => Mux78.IN262
IR[1] => Mux79.IN262
IR[1] => Mux80.IN262
IR[1] => Mux81.IN262
IR[1] => Mux82.IN262
IR[1] => Mux83.IN262
IR[1] => Mux84.IN262
IR[1] => Mux85.IN262
IR[1] => Mux86.IN262
IR[1] => Mux87.IN262
IR[1] => Mux88.IN262
IR[1] => Mux89.IN262
IR[1] => Mux90.IN262
IR[1] => Mux91.IN262
IR[1] => Mux92.IN262
IR[1] => Mux93.IN262
IR[1] => Mux94.IN262
IR[1] => Mux95.IN262
IR[1] => Mux96.IN68
IR[1] => Mux97.IN262
IR[1] => Mux98.IN262
IR[1] => Mux99.IN35
IR[1] => Mux100.IN262
IR[1] => Mux103.IN35
IR[1] => Mux104.IN35
IR[1] => Mux105.IN35
IR[1] => Mux106.IN35
IR[1] => Mux107.IN35
IR[1] => Mux108.IN9
IR[1] => Mux109.IN35
IR[1] => Mux110.IN35
IR[1] => Mux111.IN35
IR[1] => Mux112.IN35
IR[1] => Mux113.IN35
IR[1] => Mux114.IN35
IR[1] => Mux181.IN68
IR[1] => Mux182.IN133
IR[1] => Mux183.IN133
IR[1] => Mux184.IN262
IR[1] => Mux185.IN262
IR[1] => Mux186.IN262
IR[1] => Mux187.IN133
IR[1] => Mux188.IN35
IR[1] => Mux189.IN133
IR[1] => Mux190.IN68
IR[1] => Mux191.IN68
IR[1] => Mux192.IN262
IR[1] => Mux193.IN68
IR[1] => Mux194.IN262
IR[1] => Mux195.IN68
IR[1] => Mux196.IN262
IR[1] => Mux197.IN68
IR[1] => Mux198.IN262
IR[1] => Mux199.IN262
IR[1] => Mux200.IN262
IR[1] => Mux201.IN68
IR[1] => Mux202.IN133
IR[1] => Mux203.IN262
IR[1] => Mux204.IN262
IR[1] => Mux205.IN68
IR[1] => Mux206.IN262
IR[1] => Mux207.IN68
IR[1] => Mux208.IN68
IR[1] => Mux209.IN68
IR[1] => Mux210.IN68
IR[1] => Mux211.IN262
IR[1] => Mux212.IN262
IR[1] => Mux213.IN262
IR[1] => Mux214.IN262
IR[1] => Mux215.IN68
IR[1] => Mux216.IN262
IR[1] => Mux217.IN262
IR[1] => Mux218.IN68
IR[1] => Mux219.IN68
IR[1] => Mux220.IN35
IR[1] => Mux221.IN133
IR[1] => Mux222.IN262
IR[1] => Mux223.IN262
IR[1] => Mux224.IN262
IR[1] => Mux225.IN35
IR[1] => Mux226.IN68
IR[1] => Mux227.IN35
IR[1] => Mux228.IN68
IR[1] => Mux234.IN3
IR[1] => Mux239.IN3
IR[2] => Mux3.IN7
IR[2] => Mux27.IN7
IR[2] => Set_BusB_To.DATAB
IR[2] => Mux51.IN261
IR[2] => Mux52.IN261
IR[2] => Mux53.IN261
IR[2] => Mux54.IN261
IR[2] => Mux55.IN156
IR[2] => Mux55.IN157
IR[2] => Mux55.IN158
IR[2] => Mux55.IN159
IR[2] => Mux55.IN160
IR[2] => Mux55.IN161
IR[2] => Mux55.IN162
IR[2] => Mux55.IN163
IR[2] => Mux55.IN164
IR[2] => Mux55.IN165
IR[2] => Mux55.IN166
IR[2] => Mux55.IN167
IR[2] => Mux55.IN168
IR[2] => Mux55.IN169
IR[2] => Mux55.IN170
IR[2] => Mux55.IN171
IR[2] => Mux55.IN172
IR[2] => Mux55.IN173
IR[2] => Mux55.IN174
IR[2] => Mux55.IN175
IR[2] => Mux55.IN176
IR[2] => Mux55.IN177
IR[2] => Mux55.IN178
IR[2] => Mux55.IN179
IR[2] => Mux55.IN180
IR[2] => Mux55.IN181
IR[2] => Mux55.IN182
IR[2] => Mux55.IN183
IR[2] => Mux55.IN184
IR[2] => Mux55.IN185
IR[2] => Mux55.IN186
IR[2] => Mux55.IN187
IR[2] => Mux55.IN188
IR[2] => Mux55.IN189
IR[2] => Mux55.IN190
IR[2] => Mux55.IN191
IR[2] => Mux55.IN192
IR[2] => Mux55.IN193
IR[2] => Mux55.IN194
IR[2] => Mux55.IN195
IR[2] => Mux55.IN196
IR[2] => Mux55.IN197
IR[2] => Mux55.IN198
IR[2] => Mux55.IN199
IR[2] => Mux55.IN200
IR[2] => Mux55.IN201
IR[2] => Mux55.IN202
IR[2] => Mux55.IN203
IR[2] => Mux55.IN204
IR[2] => Mux55.IN205
IR[2] => Mux55.IN206
IR[2] => Mux55.IN207
IR[2] => Mux55.IN208
IR[2] => Mux55.IN209
IR[2] => Mux55.IN210
IR[2] => Mux55.IN211
IR[2] => Mux55.IN212
IR[2] => Mux55.IN213
IR[2] => Mux55.IN214
IR[2] => Mux55.IN215
IR[2] => Mux55.IN216
IR[2] => Mux55.IN217
IR[2] => Mux55.IN218
IR[2] => Mux55.IN219
IR[2] => Mux55.IN220
IR[2] => Mux55.IN221
IR[2] => Mux55.IN222
IR[2] => Mux55.IN223
IR[2] => Mux55.IN224
IR[2] => Mux55.IN225
IR[2] => Mux55.IN226
IR[2] => Mux55.IN227
IR[2] => Mux55.IN228
IR[2] => Mux55.IN229
IR[2] => Mux55.IN230
IR[2] => Mux55.IN231
IR[2] => Mux55.IN232
IR[2] => Mux55.IN233
IR[2] => Mux55.IN234
IR[2] => Mux55.IN235
IR[2] => Mux55.IN236
IR[2] => Mux55.IN237
IR[2] => Mux55.IN238
IR[2] => Mux55.IN239
IR[2] => Mux55.IN240
IR[2] => Mux55.IN241
IR[2] => Mux55.IN242
IR[2] => Mux55.IN243
IR[2] => Mux55.IN244
IR[2] => Mux55.IN245
IR[2] => Mux55.IN246
IR[2] => Mux55.IN247
IR[2] => Mux55.IN248
IR[2] => Mux55.IN249
IR[2] => Mux55.IN250
IR[2] => Mux55.IN251
IR[2] => Mux55.IN252
IR[2] => Mux55.IN253
IR[2] => Mux55.IN254
IR[2] => Mux55.IN255
IR[2] => Mux55.IN256
IR[2] => Mux55.IN257
IR[2] => Mux55.IN258
IR[2] => Mux55.IN259
IR[2] => Mux55.IN260
IR[2] => Mux55.IN261
IR[2] => Mux56.IN156
IR[2] => Mux57.IN156
IR[2] => Mux58.IN261
IR[2] => Mux59.IN67
IR[2] => Mux60.IN261
IR[2] => Mux61.IN261
IR[2] => Mux62.IN261
IR[2] => Mux63.IN261
IR[2] => Mux64.IN261
IR[2] => Mux65.IN260
IR[2] => Mux66.IN261
IR[2] => Mux67.IN261
IR[2] => Mux68.IN261
IR[2] => Mux69.IN261
IR[2] => Mux70.IN261
IR[2] => Mux71.IN261
IR[2] => Mux72.IN261
IR[2] => Mux73.IN261
IR[2] => Mux74.IN261
IR[2] => Mux75.IN261
IR[2] => Mux76.IN261
IR[2] => Mux77.IN261
IR[2] => Mux78.IN261
IR[2] => Mux79.IN261
IR[2] => Mux80.IN261
IR[2] => Mux81.IN261
IR[2] => Mux82.IN261
IR[2] => Mux83.IN261
IR[2] => Mux84.IN261
IR[2] => Mux85.IN261
IR[2] => Mux86.IN261
IR[2] => Mux87.IN261
IR[2] => Mux88.IN261
IR[2] => Mux89.IN261
IR[2] => Mux90.IN261
IR[2] => Mux91.IN261
IR[2] => Mux92.IN261
IR[2] => Mux93.IN261
IR[2] => Mux94.IN261
IR[2] => Mux95.IN261
IR[2] => Mux96.IN67
IR[2] => Mux97.IN261
IR[2] => Mux98.IN261
IR[2] => Mux99.IN34
IR[2] => Mux100.IN261
IR[2] => Mux103.IN34
IR[2] => Mux104.IN34
IR[2] => Mux105.IN34
IR[2] => Mux106.IN34
IR[2] => Mux107.IN34
IR[2] => Mux108.IN8
IR[2] => Mux109.IN34
IR[2] => Mux110.IN34
IR[2] => Mux111.IN34
IR[2] => Mux112.IN34
IR[2] => Mux113.IN34
IR[2] => Mux114.IN34
IR[2] => Mux181.IN67
IR[2] => Mux182.IN132
IR[2] => Mux183.IN132
IR[2] => Mux184.IN261
IR[2] => Mux185.IN261
IR[2] => Mux186.IN261
IR[2] => Mux187.IN132
IR[2] => Mux188.IN34
IR[2] => Mux189.IN132
IR[2] => Mux190.IN67
IR[2] => Mux191.IN67
IR[2] => Mux192.IN261
IR[2] => Mux193.IN67
IR[2] => Mux194.IN261
IR[2] => Mux195.IN67
IR[2] => Mux196.IN261
IR[2] => Mux197.IN67
IR[2] => Mux198.IN261
IR[2] => Mux199.IN261
IR[2] => Mux200.IN261
IR[2] => Mux201.IN67
IR[2] => Mux202.IN132
IR[2] => Mux203.IN261
IR[2] => Mux204.IN261
IR[2] => Mux205.IN67
IR[2] => Mux206.IN261
IR[2] => Mux207.IN67
IR[2] => Mux208.IN67
IR[2] => Mux209.IN67
IR[2] => Mux210.IN67
IR[2] => Mux211.IN261
IR[2] => Mux212.IN261
IR[2] => Mux213.IN261
IR[2] => Mux214.IN261
IR[2] => Mux215.IN67
IR[2] => Mux216.IN261
IR[2] => Mux217.IN261
IR[2] => Mux218.IN67
IR[2] => Mux219.IN67
IR[2] => Mux220.IN34
IR[2] => Mux221.IN132
IR[2] => Mux222.IN261
IR[2] => Mux223.IN261
IR[2] => Mux224.IN261
IR[2] => Mux225.IN34
IR[2] => Mux226.IN67
IR[2] => Mux227.IN34
IR[2] => Mux228.IN67
IR[2] => Mux233.IN3
IR[2] => Mux238.IN3
IR[3] => Mux2.IN7
IR[3] => Mux35.IN2
IR[3] => Mux35.IN3
IR[3] => Mux35.IN4
IR[3] => Mux35.IN5
IR[3] => Mux35.IN6
IR[3] => Mux35.IN7
IR[3] => Mux36.IN6
IR[3] => Mux51.IN260
IR[3] => Mux52.IN260
IR[3] => Mux53.IN260
IR[3] => Mux54.IN260
IR[3] => Mux55.IN155
IR[3] => Mux56.IN155
IR[3] => Mux57.IN155
IR[3] => Mux58.IN260
IR[3] => Mux59.IN66
IR[3] => Mux60.IN260
IR[3] => Mux61.IN260
IR[3] => Mux62.IN197
IR[3] => Mux62.IN198
IR[3] => Mux62.IN199
IR[3] => Mux62.IN200
IR[3] => Mux62.IN201
IR[3] => Mux62.IN202
IR[3] => Mux62.IN203
IR[3] => Mux62.IN204
IR[3] => Mux62.IN205
IR[3] => Mux62.IN206
IR[3] => Mux62.IN207
IR[3] => Mux62.IN208
IR[3] => Mux62.IN209
IR[3] => Mux62.IN210
IR[3] => Mux62.IN211
IR[3] => Mux62.IN212
IR[3] => Mux62.IN213
IR[3] => Mux62.IN214
IR[3] => Mux62.IN215
IR[3] => Mux62.IN216
IR[3] => Mux62.IN217
IR[3] => Mux62.IN218
IR[3] => Mux62.IN219
IR[3] => Mux62.IN220
IR[3] => Mux62.IN221
IR[3] => Mux62.IN222
IR[3] => Mux62.IN223
IR[3] => Mux62.IN224
IR[3] => Mux62.IN225
IR[3] => Mux62.IN226
IR[3] => Mux62.IN227
IR[3] => Mux62.IN228
IR[3] => Mux62.IN229
IR[3] => Mux62.IN230
IR[3] => Mux62.IN231
IR[3] => Mux62.IN232
IR[3] => Mux62.IN233
IR[3] => Mux62.IN234
IR[3] => Mux62.IN235
IR[3] => Mux62.IN236
IR[3] => Mux62.IN237
IR[3] => Mux62.IN238
IR[3] => Mux62.IN239
IR[3] => Mux62.IN240
IR[3] => Mux62.IN241
IR[3] => Mux62.IN242
IR[3] => Mux62.IN243
IR[3] => Mux62.IN244
IR[3] => Mux62.IN245
IR[3] => Mux62.IN246
IR[3] => Mux62.IN247
IR[3] => Mux62.IN248
IR[3] => Mux62.IN249
IR[3] => Mux62.IN250
IR[3] => Mux62.IN251
IR[3] => Mux62.IN252
IR[3] => Mux62.IN253
IR[3] => Mux62.IN254
IR[3] => Mux62.IN255
IR[3] => Mux62.IN256
IR[3] => Mux62.IN257
IR[3] => Mux62.IN258
IR[3] => Mux62.IN259
IR[3] => Mux62.IN260
IR[3] => Mux63.IN260
IR[3] => Mux64.IN260
IR[3] => Mux65.IN259
IR[3] => Mux66.IN260
IR[3] => Mux67.IN260
IR[3] => Mux68.IN260
IR[3] => Mux69.IN260
IR[3] => Mux70.IN260
IR[3] => Mux71.IN260
IR[3] => Mux72.IN260
IR[3] => Mux73.IN260
IR[3] => Mux74.IN260
IR[3] => Mux75.IN260
IR[3] => Mux76.IN260
IR[3] => Mux77.IN260
IR[3] => Mux78.IN260
IR[3] => Mux79.IN260
IR[3] => Mux80.IN260
IR[3] => Mux81.IN260
IR[3] => Mux82.IN260
IR[3] => Mux83.IN260
IR[3] => Mux84.IN260
IR[3] => Mux85.IN260
IR[3] => Mux86.IN260
IR[3] => Mux87.IN260
IR[3] => Mux88.IN260
IR[3] => Mux89.IN29
IR[3] => Mux89.IN30
IR[3] => Mux89.IN31
IR[3] => Mux89.IN32
IR[3] => Mux89.IN33
IR[3] => Mux89.IN34
IR[3] => Mux89.IN35
IR[3] => Mux89.IN36
IR[3] => Mux89.IN37
IR[3] => Mux89.IN38
IR[3] => Mux89.IN39
IR[3] => Mux89.IN40
IR[3] => Mux89.IN41
IR[3] => Mux89.IN42
IR[3] => Mux89.IN43
IR[3] => Mux89.IN44
IR[3] => Mux89.IN45
IR[3] => Mux89.IN46
IR[3] => Mux89.IN47
IR[3] => Mux89.IN48
IR[3] => Mux89.IN49
IR[3] => Mux89.IN50
IR[3] => Mux89.IN51
IR[3] => Mux89.IN52
IR[3] => Mux89.IN53
IR[3] => Mux89.IN54
IR[3] => Mux89.IN55
IR[3] => Mux89.IN56
IR[3] => Mux89.IN57
IR[3] => Mux89.IN58
IR[3] => Mux89.IN59
IR[3] => Mux89.IN60
IR[3] => Mux89.IN61
IR[3] => Mux89.IN62
IR[3] => Mux89.IN63
IR[3] => Mux89.IN64
IR[3] => Mux89.IN65
IR[3] => Mux89.IN66
IR[3] => Mux89.IN67
IR[3] => Mux89.IN68
IR[3] => Mux89.IN69
IR[3] => Mux89.IN70
IR[3] => Mux89.IN71
IR[3] => Mux89.IN72
IR[3] => Mux89.IN73
IR[3] => Mux89.IN74
IR[3] => Mux89.IN75
IR[3] => Mux89.IN76
IR[3] => Mux89.IN77
IR[3] => Mux89.IN78
IR[3] => Mux89.IN79
IR[3] => Mux89.IN80
IR[3] => Mux89.IN81
IR[3] => Mux89.IN82
IR[3] => Mux89.IN83
IR[3] => Mux89.IN84
IR[3] => Mux89.IN85
IR[3] => Mux89.IN86
IR[3] => Mux89.IN87
IR[3] => Mux89.IN88
IR[3] => Mux89.IN89
IR[3] => Mux89.IN90
IR[3] => Mux89.IN91
IR[3] => Mux89.IN92
IR[3] => Mux89.IN93
IR[3] => Mux89.IN94
IR[3] => Mux89.IN95
IR[3] => Mux89.IN96
IR[3] => Mux89.IN97
IR[3] => Mux89.IN98
IR[3] => Mux89.IN99
IR[3] => Mux89.IN100
IR[3] => Mux89.IN101
IR[3] => Mux89.IN102
IR[3] => Mux89.IN103
IR[3] => Mux89.IN104
IR[3] => Mux89.IN105
IR[3] => Mux89.IN106
IR[3] => Mux89.IN107
IR[3] => Mux89.IN108
IR[3] => Mux89.IN109
IR[3] => Mux89.IN110
IR[3] => Mux89.IN111
IR[3] => Mux89.IN112
IR[3] => Mux89.IN113
IR[3] => Mux89.IN114
IR[3] => Mux89.IN115
IR[3] => Mux89.IN116
IR[3] => Mux89.IN117
IR[3] => Mux89.IN118
IR[3] => Mux89.IN119
IR[3] => Mux89.IN120
IR[3] => Mux89.IN121
IR[3] => Mux89.IN122
IR[3] => Mux89.IN123
IR[3] => Mux89.IN124
IR[3] => Mux89.IN125
IR[3] => Mux89.IN126
IR[3] => Mux89.IN127
IR[3] => Mux89.IN128
IR[3] => Mux89.IN129
IR[3] => Mux89.IN130
IR[3] => Mux89.IN131
IR[3] => Mux89.IN132
IR[3] => Mux89.IN133
IR[3] => Mux89.IN134
IR[3] => Mux89.IN135
IR[3] => Mux89.IN136
IR[3] => Mux89.IN137
IR[3] => Mux89.IN138
IR[3] => Mux89.IN139
IR[3] => Mux89.IN140
IR[3] => Mux89.IN141
IR[3] => Mux89.IN142
IR[3] => Mux89.IN143
IR[3] => Mux89.IN144
IR[3] => Mux89.IN145
IR[3] => Mux89.IN146
IR[3] => Mux89.IN147
IR[3] => Mux89.IN148
IR[3] => Mux89.IN149
IR[3] => Mux89.IN150
IR[3] => Mux89.IN151
IR[3] => Mux89.IN152
IR[3] => Mux89.IN153
IR[3] => Mux89.IN154
IR[3] => Mux89.IN155
IR[3] => Mux89.IN156
IR[3] => Mux89.IN157
IR[3] => Mux89.IN158
IR[3] => Mux89.IN159
IR[3] => Mux89.IN160
IR[3] => Mux89.IN161
IR[3] => Mux89.IN162
IR[3] => Mux89.IN163
IR[3] => Mux89.IN164
IR[3] => Mux89.IN165
IR[3] => Mux89.IN166
IR[3] => Mux89.IN167
IR[3] => Mux89.IN168
IR[3] => Mux89.IN169
IR[3] => Mux89.IN170
IR[3] => Mux89.IN171
IR[3] => Mux89.IN172
IR[3] => Mux89.IN173
IR[3] => Mux89.IN174
IR[3] => Mux89.IN175
IR[3] => Mux89.IN176
IR[3] => Mux89.IN177
IR[3] => Mux89.IN178
IR[3] => Mux89.IN179
IR[3] => Mux89.IN180
IR[3] => Mux89.IN181
IR[3] => Mux89.IN182
IR[3] => Mux89.IN183
IR[3] => Mux89.IN184
IR[3] => Mux89.IN185
IR[3] => Mux89.IN186
IR[3] => Mux89.IN187
IR[3] => Mux89.IN188
IR[3] => Mux89.IN189
IR[3] => Mux89.IN190
IR[3] => Mux89.IN191
IR[3] => Mux89.IN192
IR[3] => Mux89.IN193
IR[3] => Mux89.IN194
IR[3] => Mux89.IN195
IR[3] => Mux89.IN196
IR[3] => Mux89.IN197
IR[3] => Mux89.IN198
IR[3] => Mux89.IN199
IR[3] => Mux89.IN200
IR[3] => Mux89.IN201
IR[3] => Mux89.IN202
IR[3] => Mux89.IN203
IR[3] => Mux89.IN204
IR[3] => Mux89.IN205
IR[3] => Mux89.IN206
IR[3] => Mux89.IN207
IR[3] => Mux89.IN208
IR[3] => Mux89.IN209
IR[3] => Mux89.IN210
IR[3] => Mux89.IN211
IR[3] => Mux89.IN212
IR[3] => Mux89.IN213
IR[3] => Mux89.IN214
IR[3] => Mux89.IN215
IR[3] => Mux89.IN216
IR[3] => Mux89.IN217
IR[3] => Mux89.IN218
IR[3] => Mux89.IN219
IR[3] => Mux89.IN220
IR[3] => Mux89.IN221
IR[3] => Mux89.IN222
IR[3] => Mux89.IN223
IR[3] => Mux89.IN224
IR[3] => Mux89.IN225
IR[3] => Mux89.IN226
IR[3] => Mux89.IN227
IR[3] => Mux89.IN228
IR[3] => Mux89.IN229
IR[3] => Mux89.IN230
IR[3] => Mux89.IN231
IR[3] => Mux89.IN232
IR[3] => Mux89.IN233
IR[3] => Mux89.IN234
IR[3] => Mux89.IN235
IR[3] => Mux89.IN236
IR[3] => Mux89.IN237
IR[3] => Mux89.IN238
IR[3] => Mux89.IN239
IR[3] => Mux89.IN240
IR[3] => Mux89.IN241
IR[3] => Mux89.IN242
IR[3] => Mux89.IN243
IR[3] => Mux89.IN244
IR[3] => Mux89.IN245
IR[3] => Mux89.IN246
IR[3] => Mux89.IN247
IR[3] => Mux89.IN248
IR[3] => Mux89.IN249
IR[3] => Mux89.IN250
IR[3] => Mux89.IN251
IR[3] => Mux89.IN252
IR[3] => Mux89.IN253
IR[3] => Mux89.IN254
IR[3] => Mux89.IN255
IR[3] => Mux89.IN256
IR[3] => Mux89.IN257
IR[3] => Mux89.IN258
IR[3] => Mux89.IN259
IR[3] => Mux89.IN260
IR[3] => Mux90.IN260
IR[3] => Mux91.IN260
IR[3] => Mux92.IN260
IR[3] => Mux93.IN260
IR[3] => Mux94.IN260
IR[3] => Mux95.IN260
IR[3] => Mux96.IN66
IR[3] => Mux97.IN260
IR[3] => Mux98.IN260
IR[3] => Mux100.IN260
IR[3] => ALU_Op.DATAA
IR[3] => ALU_Op.DATAA
IR[3] => Mux125.IN6
IR[3] => Mux125.IN7
IR[3] => Mux129.IN1
IR[3] => Mux129.IN2
IR[3] => Mux129.IN3
IR[3] => Mux129.IN4
IR[3] => Mux129.IN5
IR[3] => Mux129.IN6
IR[3] => Mux129.IN7
IR[3] => Mux131.IN7
IR[3] => Mux134.IN1
IR[3] => Mux134.IN2
IR[3] => Mux134.IN3
IR[3] => Mux134.IN4
IR[3] => Mux134.IN5
IR[3] => Mux134.IN6
IR[3] => Mux134.IN7
IR[3] => Mux142.IN1
IR[3] => Mux142.IN2
IR[3] => Mux142.IN3
IR[3] => Mux154.IN1
IR[3] => Mux154.IN2
IR[3] => Mux154.IN3
IR[3] => Mux154.IN4
IR[3] => Mux154.IN5
IR[3] => Mux154.IN6
IR[3] => Mux154.IN7
IR[3] => Mux159.IN1
IR[3] => Mux159.IN2
IR[3] => Mux159.IN3
IR[3] => Mux159.IN4
IR[3] => Mux159.IN5
IR[3] => Mux159.IN6
IR[3] => Mux159.IN7
IR[3] => Set_BusA_To.DATAB
IR[3] => Mux167.IN7
IR[3] => Mux178.IN1
IR[3] => Mux178.IN2
IR[3] => Mux178.IN3
IR[3] => Mux178.IN4
IR[3] => Mux178.IN5
IR[3] => Mux178.IN6
IR[3] => Mux178.IN7
IR[3] => Mux179.IN7
IR[3] => Mux183.IN131
IR[3] => Mux184.IN260
IR[3] => Mux185.IN260
IR[3] => Mux186.IN260
IR[3] => Mux190.IN66
IR[3] => Mux191.IN66
IR[3] => Mux192.IN260
IR[3] => Mux194.IN260
IR[3] => Mux195.IN66
IR[3] => Mux196.IN260
IR[3] => Mux197.IN66
IR[3] => Mux198.IN260
IR[3] => Mux199.IN260
IR[3] => Mux200.IN260
IR[3] => Mux201.IN66
IR[3] => Mux202.IN131
IR[3] => Mux203.IN260
IR[3] => Mux204.IN260
IR[3] => Mux205.IN66
IR[3] => Mux206.IN260
IR[3] => Mux211.IN260
IR[3] => Mux212.IN260
IR[3] => Mux213.IN260
IR[3] => Mux214.IN38
IR[3] => Mux214.IN39
IR[3] => Mux214.IN40
IR[3] => Mux214.IN41
IR[3] => Mux214.IN42
IR[3] => Mux214.IN43
IR[3] => Mux214.IN44
IR[3] => Mux214.IN45
IR[3] => Mux214.IN46
IR[3] => Mux214.IN47
IR[3] => Mux214.IN48
IR[3] => Mux214.IN49
IR[3] => Mux214.IN50
IR[3] => Mux214.IN51
IR[3] => Mux214.IN52
IR[3] => Mux214.IN53
IR[3] => Mux214.IN54
IR[3] => Mux214.IN55
IR[3] => Mux214.IN56
IR[3] => Mux214.IN57
IR[3] => Mux214.IN58
IR[3] => Mux214.IN59
IR[3] => Mux214.IN60
IR[3] => Mux214.IN61
IR[3] => Mux214.IN62
IR[3] => Mux214.IN63
IR[3] => Mux214.IN64
IR[3] => Mux214.IN65
IR[3] => Mux214.IN66
IR[3] => Mux214.IN67
IR[3] => Mux214.IN68
IR[3] => Mux214.IN69
IR[3] => Mux214.IN70
IR[3] => Mux214.IN71
IR[3] => Mux214.IN72
IR[3] => Mux214.IN73
IR[3] => Mux214.IN74
IR[3] => Mux214.IN75
IR[3] => Mux214.IN76
IR[3] => Mux214.IN77
IR[3] => Mux214.IN78
IR[3] => Mux214.IN79
IR[3] => Mux214.IN80
IR[3] => Mux214.IN81
IR[3] => Mux214.IN82
IR[3] => Mux214.IN83
IR[3] => Mux214.IN84
IR[3] => Mux214.IN85
IR[3] => Mux214.IN86
IR[3] => Mux214.IN87
IR[3] => Mux214.IN88
IR[3] => Mux214.IN89
IR[3] => Mux214.IN90
IR[3] => Mux214.IN91
IR[3] => Mux214.IN92
IR[3] => Mux214.IN93
IR[3] => Mux214.IN94
IR[3] => Mux214.IN95
IR[3] => Mux214.IN96
IR[3] => Mux214.IN97
IR[3] => Mux214.IN98
IR[3] => Mux214.IN99
IR[3] => Mux214.IN100
IR[3] => Mux214.IN101
IR[3] => Mux214.IN102
IR[3] => Mux214.IN103
IR[3] => Mux214.IN104
IR[3] => Mux214.IN105
IR[3] => Mux214.IN106
IR[3] => Mux214.IN107
IR[3] => Mux214.IN108
IR[3] => Mux214.IN109
IR[3] => Mux214.IN110
IR[3] => Mux214.IN111
IR[3] => Mux214.IN112
IR[3] => Mux214.IN113
IR[3] => Mux214.IN114
IR[3] => Mux214.IN115
IR[3] => Mux214.IN116
IR[3] => Mux214.IN117
IR[3] => Mux214.IN118
IR[3] => Mux214.IN119
IR[3] => Mux214.IN120
IR[3] => Mux214.IN121
IR[3] => Mux214.IN122
IR[3] => Mux214.IN123
IR[3] => Mux214.IN124
IR[3] => Mux214.IN125
IR[3] => Mux214.IN126
IR[3] => Mux214.IN127
IR[3] => Mux214.IN128
IR[3] => Mux214.IN129
IR[3] => Mux214.IN130
IR[3] => Mux214.IN131
IR[3] => Mux214.IN132
IR[3] => Mux214.IN133
IR[3] => Mux214.IN134
IR[3] => Mux214.IN135
IR[3] => Mux214.IN136
IR[3] => Mux214.IN137
IR[3] => Mux214.IN138
IR[3] => Mux214.IN139
IR[3] => Mux214.IN140
IR[3] => Mux214.IN141
IR[3] => Mux214.IN142
IR[3] => Mux214.IN143
IR[3] => Mux214.IN144
IR[3] => Mux214.IN145
IR[3] => Mux214.IN146
IR[3] => Mux214.IN147
IR[3] => Mux214.IN148
IR[3] => Mux214.IN149
IR[3] => Mux214.IN150
IR[3] => Mux214.IN151
IR[3] => Mux214.IN152
IR[3] => Mux214.IN153
IR[3] => Mux214.IN154
IR[3] => Mux214.IN155
IR[3] => Mux214.IN156
IR[3] => Mux214.IN157
IR[3] => Mux214.IN158
IR[3] => Mux214.IN159
IR[3] => Mux214.IN160
IR[3] => Mux214.IN161
IR[3] => Mux214.IN162
IR[3] => Mux214.IN163
IR[3] => Mux214.IN164
IR[3] => Mux214.IN165
IR[3] => Mux214.IN166
IR[3] => Mux214.IN167
IR[3] => Mux214.IN168
IR[3] => Mux214.IN169
IR[3] => Mux214.IN170
IR[3] => Mux214.IN171
IR[3] => Mux214.IN172
IR[3] => Mux214.IN173
IR[3] => Mux214.IN174
IR[3] => Mux214.IN175
IR[3] => Mux214.IN176
IR[3] => Mux214.IN177
IR[3] => Mux214.IN178
IR[3] => Mux214.IN179
IR[3] => Mux214.IN180
IR[3] => Mux214.IN181
IR[3] => Mux214.IN182
IR[3] => Mux214.IN183
IR[3] => Mux214.IN184
IR[3] => Mux214.IN185
IR[3] => Mux214.IN186
IR[3] => Mux214.IN187
IR[3] => Mux214.IN188
IR[3] => Mux214.IN189
IR[3] => Mux214.IN190
IR[3] => Mux214.IN191
IR[3] => Mux214.IN192
IR[3] => Mux214.IN193
IR[3] => Mux214.IN194
IR[3] => Mux214.IN195
IR[3] => Mux214.IN196
IR[3] => Mux214.IN197
IR[3] => Mux214.IN198
IR[3] => Mux214.IN199
IR[3] => Mux214.IN200
IR[3] => Mux214.IN201
IR[3] => Mux214.IN202
IR[3] => Mux214.IN203
IR[3] => Mux214.IN204
IR[3] => Mux214.IN205
IR[3] => Mux214.IN206
IR[3] => Mux214.IN207
IR[3] => Mux214.IN208
IR[3] => Mux214.IN209
IR[3] => Mux214.IN210
IR[3] => Mux214.IN211
IR[3] => Mux214.IN212
IR[3] => Mux214.IN213
IR[3] => Mux214.IN214
IR[3] => Mux214.IN215
IR[3] => Mux214.IN216
IR[3] => Mux214.IN217
IR[3] => Mux214.IN218
IR[3] => Mux214.IN219
IR[3] => Mux214.IN220
IR[3] => Mux214.IN221
IR[3] => Mux214.IN222
IR[3] => Mux214.IN223
IR[3] => Mux214.IN224
IR[3] => Mux214.IN225
IR[3] => Mux214.IN226
IR[3] => Mux214.IN227
IR[3] => Mux214.IN228
IR[3] => Mux214.IN229
IR[3] => Mux214.IN230
IR[3] => Mux214.IN231
IR[3] => Mux214.IN232
IR[3] => Mux214.IN233
IR[3] => Mux214.IN234
IR[3] => Mux214.IN235
IR[3] => Mux214.IN236
IR[3] => Mux214.IN237
IR[3] => Mux214.IN238
IR[3] => Mux214.IN239
IR[3] => Mux214.IN240
IR[3] => Mux214.IN241
IR[3] => Mux214.IN242
IR[3] => Mux214.IN243
IR[3] => Mux214.IN244
IR[3] => Mux214.IN245
IR[3] => Mux214.IN246
IR[3] => Mux214.IN247
IR[3] => Mux214.IN248
IR[3] => Mux214.IN249
IR[3] => Mux214.IN250
IR[3] => Mux214.IN251
IR[3] => Mux214.IN252
IR[3] => Mux214.IN253
IR[3] => Mux214.IN254
IR[3] => Mux214.IN255
IR[3] => Mux214.IN256
IR[3] => Mux214.IN257
IR[3] => Mux214.IN258
IR[3] => Mux214.IN259
IR[3] => Mux214.IN260
IR[3] => Mux216.IN260
IR[3] => Mux217.IN260
IR[3] => Mux221.IN131
IR[3] => Mux222.IN260
IR[3] => Mux223.IN260
IR[3] => Mux224.IN260
IR[3] => Equal3.IN2
IR[4] => Mux1.IN7
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux36.IN5
IR[4] => Mux51.IN259
IR[4] => Mux52.IN259
IR[4] => Mux53.IN259
IR[4] => Mux54.IN259
IR[4] => Mux55.IN154
IR[4] => Mux56.IN154
IR[4] => Mux57.IN154
IR[4] => Mux58.IN259
IR[4] => Mux60.IN259
IR[4] => Mux61.IN196
IR[4] => Mux61.IN197
IR[4] => Mux61.IN198
IR[4] => Mux61.IN199
IR[4] => Mux61.IN200
IR[4] => Mux61.IN201
IR[4] => Mux61.IN202
IR[4] => Mux61.IN203
IR[4] => Mux61.IN204
IR[4] => Mux61.IN205
IR[4] => Mux61.IN206
IR[4] => Mux61.IN207
IR[4] => Mux61.IN208
IR[4] => Mux61.IN209
IR[4] => Mux61.IN210
IR[4] => Mux61.IN211
IR[4] => Mux61.IN212
IR[4] => Mux61.IN213
IR[4] => Mux61.IN214
IR[4] => Mux61.IN215
IR[4] => Mux61.IN216
IR[4] => Mux61.IN217
IR[4] => Mux61.IN218
IR[4] => Mux61.IN219
IR[4] => Mux61.IN220
IR[4] => Mux61.IN221
IR[4] => Mux61.IN222
IR[4] => Mux61.IN223
IR[4] => Mux61.IN224
IR[4] => Mux61.IN225
IR[4] => Mux61.IN226
IR[4] => Mux61.IN227
IR[4] => Mux61.IN228
IR[4] => Mux61.IN229
IR[4] => Mux61.IN230
IR[4] => Mux61.IN231
IR[4] => Mux61.IN232
IR[4] => Mux61.IN233
IR[4] => Mux61.IN234
IR[4] => Mux61.IN235
IR[4] => Mux61.IN236
IR[4] => Mux61.IN237
IR[4] => Mux61.IN238
IR[4] => Mux61.IN239
IR[4] => Mux61.IN240
IR[4] => Mux61.IN241
IR[4] => Mux61.IN242
IR[4] => Mux61.IN243
IR[4] => Mux61.IN244
IR[4] => Mux61.IN245
IR[4] => Mux61.IN246
IR[4] => Mux61.IN247
IR[4] => Mux61.IN248
IR[4] => Mux61.IN249
IR[4] => Mux61.IN250
IR[4] => Mux61.IN251
IR[4] => Mux61.IN252
IR[4] => Mux61.IN253
IR[4] => Mux61.IN254
IR[4] => Mux61.IN255
IR[4] => Mux61.IN256
IR[4] => Mux61.IN257
IR[4] => Mux61.IN258
IR[4] => Mux61.IN259
IR[4] => Mux62.IN196
IR[4] => Mux63.IN259
IR[4] => Mux64.IN259
IR[4] => Mux65.IN258
IR[4] => Mux66.IN259
IR[4] => Mux67.IN259
IR[4] => Mux68.IN259
IR[4] => Mux69.IN259
IR[4] => Mux70.IN259
IR[4] => Mux71.IN259
IR[4] => Mux72.IN259
IR[4] => Mux73.IN259
IR[4] => Mux74.IN259
IR[4] => Mux75.IN259
IR[4] => Mux76.IN259
IR[4] => Mux77.IN259
IR[4] => Mux78.IN259
IR[4] => Mux79.IN259
IR[4] => Mux80.IN251
IR[4] => Mux80.IN252
IR[4] => Mux80.IN253
IR[4] => Mux80.IN254
IR[4] => Mux80.IN255
IR[4] => Mux80.IN256
IR[4] => Mux80.IN257
IR[4] => Mux80.IN258
IR[4] => Mux80.IN259
IR[4] => Mux81.IN259
IR[4] => Mux82.IN259
IR[4] => Mux83.IN259
IR[4] => Mux84.IN259
IR[4] => Mux85.IN259
IR[4] => Mux86.IN259
IR[4] => Mux87.IN259
IR[4] => Mux88.IN28
IR[4] => Mux88.IN29
IR[4] => Mux88.IN30
IR[4] => Mux88.IN31
IR[4] => Mux88.IN32
IR[4] => Mux88.IN33
IR[4] => Mux88.IN34
IR[4] => Mux88.IN35
IR[4] => Mux88.IN36
IR[4] => Mux88.IN37
IR[4] => Mux88.IN38
IR[4] => Mux88.IN39
IR[4] => Mux88.IN40
IR[4] => Mux88.IN41
IR[4] => Mux88.IN42
IR[4] => Mux88.IN43
IR[4] => Mux88.IN44
IR[4] => Mux88.IN45
IR[4] => Mux88.IN46
IR[4] => Mux88.IN47
IR[4] => Mux88.IN48
IR[4] => Mux88.IN49
IR[4] => Mux88.IN50
IR[4] => Mux88.IN51
IR[4] => Mux88.IN52
IR[4] => Mux88.IN53
IR[4] => Mux88.IN54
IR[4] => Mux88.IN55
IR[4] => Mux88.IN56
IR[4] => Mux88.IN57
IR[4] => Mux88.IN58
IR[4] => Mux88.IN59
IR[4] => Mux88.IN60
IR[4] => Mux88.IN61
IR[4] => Mux88.IN62
IR[4] => Mux88.IN63
IR[4] => Mux88.IN64
IR[4] => Mux88.IN65
IR[4] => Mux88.IN66
IR[4] => Mux88.IN67
IR[4] => Mux88.IN68
IR[4] => Mux88.IN69
IR[4] => Mux88.IN70
IR[4] => Mux88.IN71
IR[4] => Mux88.IN72
IR[4] => Mux88.IN73
IR[4] => Mux88.IN74
IR[4] => Mux88.IN75
IR[4] => Mux88.IN76
IR[4] => Mux88.IN77
IR[4] => Mux88.IN78
IR[4] => Mux88.IN79
IR[4] => Mux88.IN80
IR[4] => Mux88.IN81
IR[4] => Mux88.IN82
IR[4] => Mux88.IN83
IR[4] => Mux88.IN84
IR[4] => Mux88.IN85
IR[4] => Mux88.IN86
IR[4] => Mux88.IN87
IR[4] => Mux88.IN88
IR[4] => Mux88.IN89
IR[4] => Mux88.IN90
IR[4] => Mux88.IN91
IR[4] => Mux88.IN92
IR[4] => Mux88.IN93
IR[4] => Mux88.IN94
IR[4] => Mux88.IN95
IR[4] => Mux88.IN96
IR[4] => Mux88.IN97
IR[4] => Mux88.IN98
IR[4] => Mux88.IN99
IR[4] => Mux88.IN100
IR[4] => Mux88.IN101
IR[4] => Mux88.IN102
IR[4] => Mux88.IN103
IR[4] => Mux88.IN104
IR[4] => Mux88.IN105
IR[4] => Mux88.IN106
IR[4] => Mux88.IN107
IR[4] => Mux88.IN108
IR[4] => Mux88.IN109
IR[4] => Mux88.IN110
IR[4] => Mux88.IN111
IR[4] => Mux88.IN112
IR[4] => Mux88.IN113
IR[4] => Mux88.IN114
IR[4] => Mux88.IN115
IR[4] => Mux88.IN116
IR[4] => Mux88.IN117
IR[4] => Mux88.IN118
IR[4] => Mux88.IN119
IR[4] => Mux88.IN120
IR[4] => Mux88.IN121
IR[4] => Mux88.IN122
IR[4] => Mux88.IN123
IR[4] => Mux88.IN124
IR[4] => Mux88.IN125
IR[4] => Mux88.IN126
IR[4] => Mux88.IN127
IR[4] => Mux88.IN128
IR[4] => Mux88.IN129
IR[4] => Mux88.IN130
IR[4] => Mux88.IN131
IR[4] => Mux88.IN132
IR[4] => Mux88.IN133
IR[4] => Mux88.IN134
IR[4] => Mux88.IN135
IR[4] => Mux88.IN136
IR[4] => Mux88.IN137
IR[4] => Mux88.IN138
IR[4] => Mux88.IN139
IR[4] => Mux88.IN140
IR[4] => Mux88.IN141
IR[4] => Mux88.IN142
IR[4] => Mux88.IN143
IR[4] => Mux88.IN144
IR[4] => Mux88.IN145
IR[4] => Mux88.IN146
IR[4] => Mux88.IN147
IR[4] => Mux88.IN148
IR[4] => Mux88.IN149
IR[4] => Mux88.IN150
IR[4] => Mux88.IN151
IR[4] => Mux88.IN152
IR[4] => Mux88.IN153
IR[4] => Mux88.IN154
IR[4] => Mux88.IN155
IR[4] => Mux88.IN156
IR[4] => Mux88.IN157
IR[4] => Mux88.IN158
IR[4] => Mux88.IN159
IR[4] => Mux88.IN160
IR[4] => Mux88.IN161
IR[4] => Mux88.IN162
IR[4] => Mux88.IN163
IR[4] => Mux88.IN164
IR[4] => Mux88.IN165
IR[4] => Mux88.IN166
IR[4] => Mux88.IN167
IR[4] => Mux88.IN168
IR[4] => Mux88.IN169
IR[4] => Mux88.IN170
IR[4] => Mux88.IN171
IR[4] => Mux88.IN172
IR[4] => Mux88.IN173
IR[4] => Mux88.IN174
IR[4] => Mux88.IN175
IR[4] => Mux88.IN176
IR[4] => Mux88.IN177
IR[4] => Mux88.IN178
IR[4] => Mux88.IN179
IR[4] => Mux88.IN180
IR[4] => Mux88.IN181
IR[4] => Mux88.IN182
IR[4] => Mux88.IN183
IR[4] => Mux88.IN184
IR[4] => Mux88.IN185
IR[4] => Mux88.IN186
IR[4] => Mux88.IN187
IR[4] => Mux88.IN188
IR[4] => Mux88.IN189
IR[4] => Mux88.IN190
IR[4] => Mux88.IN191
IR[4] => Mux88.IN192
IR[4] => Mux88.IN193
IR[4] => Mux88.IN194
IR[4] => Mux88.IN195
IR[4] => Mux88.IN196
IR[4] => Mux88.IN197
IR[4] => Mux88.IN198
IR[4] => Mux88.IN199
IR[4] => Mux88.IN200
IR[4] => Mux88.IN201
IR[4] => Mux88.IN202
IR[4] => Mux88.IN203
IR[4] => Mux88.IN204
IR[4] => Mux88.IN205
IR[4] => Mux88.IN206
IR[4] => Mux88.IN207
IR[4] => Mux88.IN208
IR[4] => Mux88.IN209
IR[4] => Mux88.IN210
IR[4] => Mux88.IN211
IR[4] => Mux88.IN212
IR[4] => Mux88.IN213
IR[4] => Mux88.IN214
IR[4] => Mux88.IN215
IR[4] => Mux88.IN216
IR[4] => Mux88.IN217
IR[4] => Mux88.IN218
IR[4] => Mux88.IN219
IR[4] => Mux88.IN220
IR[4] => Mux88.IN221
IR[4] => Mux88.IN222
IR[4] => Mux88.IN223
IR[4] => Mux88.IN224
IR[4] => Mux88.IN225
IR[4] => Mux88.IN226
IR[4] => Mux88.IN227
IR[4] => Mux88.IN228
IR[4] => Mux88.IN229
IR[4] => Mux88.IN230
IR[4] => Mux88.IN231
IR[4] => Mux88.IN232
IR[4] => Mux88.IN233
IR[4] => Mux88.IN234
IR[4] => Mux88.IN235
IR[4] => Mux88.IN236
IR[4] => Mux88.IN237
IR[4] => Mux88.IN238
IR[4] => Mux88.IN239
IR[4] => Mux88.IN240
IR[4] => Mux88.IN241
IR[4] => Mux88.IN242
IR[4] => Mux88.IN243
IR[4] => Mux88.IN244
IR[4] => Mux88.IN245
IR[4] => Mux88.IN246
IR[4] => Mux88.IN247
IR[4] => Mux88.IN248
IR[4] => Mux88.IN249
IR[4] => Mux88.IN250
IR[4] => Mux88.IN251
IR[4] => Mux88.IN252
IR[4] => Mux88.IN253
IR[4] => Mux88.IN254
IR[4] => Mux88.IN255
IR[4] => Mux88.IN256
IR[4] => Mux88.IN257
IR[4] => Mux88.IN258
IR[4] => Mux88.IN259
IR[4] => Mux89.IN28
IR[4] => Mux90.IN259
IR[4] => Mux91.IN259
IR[4] => Mux92.IN259
IR[4] => Mux93.IN259
IR[4] => Mux94.IN259
IR[4] => Mux95.IN259
IR[4] => Mux97.IN259
IR[4] => Mux98.IN259
IR[4] => Mux100.IN259
IR[4] => ALU_Op.DATAA
IR[4] => ALU_Op.DATAA
IR[4] => Set_BusA_To.DATAA
IR[4] => Mux128.IN1
IR[4] => Mux128.IN2
IR[4] => Mux128.IN3
IR[4] => Mux128.IN4
IR[4] => Mux128.IN5
IR[4] => Mux128.IN6
IR[4] => Mux128.IN7
IR[4] => Mux133.IN1
IR[4] => Mux133.IN2
IR[4] => Mux133.IN3
IR[4] => Mux133.IN4
IR[4] => Mux133.IN5
IR[4] => Mux133.IN6
IR[4] => Mux133.IN7
IR[4] => Mux136.IN5
IR[4] => Mux137.IN5
IR[4] => Mux138.IN5
IR[4] => Mux139.IN2
IR[4] => Mux139.IN3
IR[4] => Mux139.IN4
IR[4] => Mux139.IN5
IR[4] => Mux141.IN1
IR[4] => Mux141.IN2
IR[4] => Mux141.IN3
IR[4] => Mux150.IN1
IR[4] => Mux150.IN2
IR[4] => Mux150.IN3
IR[4] => Mux153.IN1
IR[4] => Mux153.IN2
IR[4] => Mux153.IN3
IR[4] => Mux153.IN4
IR[4] => Mux153.IN5
IR[4] => Mux153.IN6
IR[4] => Mux153.IN7
IR[4] => Mux158.IN1
IR[4] => Mux158.IN2
IR[4] => Mux158.IN3
IR[4] => Mux158.IN4
IR[4] => Mux158.IN5
IR[4] => Mux158.IN6
IR[4] => Mux158.IN7
IR[4] => Set_BusA_To.DATAB
IR[4] => Mux166.IN7
IR[4] => Mux177.IN1
IR[4] => Mux177.IN2
IR[4] => Mux177.IN3
IR[4] => Mux177.IN4
IR[4] => Mux177.IN5
IR[4] => Mux177.IN6
IR[4] => Mux177.IN7
IR[4] => Mux182.IN131
IR[4] => Mux184.IN259
IR[4] => Mux185.IN259
IR[4] => Mux186.IN259
IR[4] => Mux187.IN131
IR[4] => Mux189.IN131
IR[4] => Mux192.IN259
IR[4] => Mux194.IN259
IR[4] => Mux196.IN259
IR[4] => Mux198.IN259
IR[4] => Mux199.IN259
IR[4] => Mux200.IN259
IR[4] => Mux203.IN259
IR[4] => Mux204.IN259
IR[4] => Mux206.IN259
IR[4] => Mux211.IN259
IR[4] => Mux212.IN259
IR[4] => Mux213.IN37
IR[4] => Mux213.IN38
IR[4] => Mux213.IN39
IR[4] => Mux213.IN40
IR[4] => Mux213.IN41
IR[4] => Mux213.IN42
IR[4] => Mux213.IN43
IR[4] => Mux213.IN44
IR[4] => Mux213.IN45
IR[4] => Mux213.IN46
IR[4] => Mux213.IN47
IR[4] => Mux213.IN48
IR[4] => Mux213.IN49
IR[4] => Mux213.IN50
IR[4] => Mux213.IN51
IR[4] => Mux213.IN52
IR[4] => Mux213.IN53
IR[4] => Mux213.IN54
IR[4] => Mux213.IN55
IR[4] => Mux213.IN56
IR[4] => Mux213.IN57
IR[4] => Mux213.IN58
IR[4] => Mux213.IN59
IR[4] => Mux213.IN60
IR[4] => Mux213.IN61
IR[4] => Mux213.IN62
IR[4] => Mux213.IN63
IR[4] => Mux213.IN64
IR[4] => Mux213.IN65
IR[4] => Mux213.IN66
IR[4] => Mux213.IN67
IR[4] => Mux213.IN68
IR[4] => Mux213.IN69
IR[4] => Mux213.IN70
IR[4] => Mux213.IN71
IR[4] => Mux213.IN72
IR[4] => Mux213.IN73
IR[4] => Mux213.IN74
IR[4] => Mux213.IN75
IR[4] => Mux213.IN76
IR[4] => Mux213.IN77
IR[4] => Mux213.IN78
IR[4] => Mux213.IN79
IR[4] => Mux213.IN80
IR[4] => Mux213.IN81
IR[4] => Mux213.IN82
IR[4] => Mux213.IN83
IR[4] => Mux213.IN84
IR[4] => Mux213.IN85
IR[4] => Mux213.IN86
IR[4] => Mux213.IN87
IR[4] => Mux213.IN88
IR[4] => Mux213.IN89
IR[4] => Mux213.IN90
IR[4] => Mux213.IN91
IR[4] => Mux213.IN92
IR[4] => Mux213.IN93
IR[4] => Mux213.IN94
IR[4] => Mux213.IN95
IR[4] => Mux213.IN96
IR[4] => Mux213.IN97
IR[4] => Mux213.IN98
IR[4] => Mux213.IN99
IR[4] => Mux213.IN100
IR[4] => Mux213.IN101
IR[4] => Mux213.IN102
IR[4] => Mux213.IN103
IR[4] => Mux213.IN104
IR[4] => Mux213.IN105
IR[4] => Mux213.IN106
IR[4] => Mux213.IN107
IR[4] => Mux213.IN108
IR[4] => Mux213.IN109
IR[4] => Mux213.IN110
IR[4] => Mux213.IN111
IR[4] => Mux213.IN112
IR[4] => Mux213.IN113
IR[4] => Mux213.IN114
IR[4] => Mux213.IN115
IR[4] => Mux213.IN116
IR[4] => Mux213.IN117
IR[4] => Mux213.IN118
IR[4] => Mux213.IN119
IR[4] => Mux213.IN120
IR[4] => Mux213.IN121
IR[4] => Mux213.IN122
IR[4] => Mux213.IN123
IR[4] => Mux213.IN124
IR[4] => Mux213.IN125
IR[4] => Mux213.IN126
IR[4] => Mux213.IN127
IR[4] => Mux213.IN128
IR[4] => Mux213.IN129
IR[4] => Mux213.IN130
IR[4] => Mux213.IN131
IR[4] => Mux213.IN132
IR[4] => Mux213.IN133
IR[4] => Mux213.IN134
IR[4] => Mux213.IN135
IR[4] => Mux213.IN136
IR[4] => Mux213.IN137
IR[4] => Mux213.IN138
IR[4] => Mux213.IN139
IR[4] => Mux213.IN140
IR[4] => Mux213.IN141
IR[4] => Mux213.IN142
IR[4] => Mux213.IN143
IR[4] => Mux213.IN144
IR[4] => Mux213.IN145
IR[4] => Mux213.IN146
IR[4] => Mux213.IN147
IR[4] => Mux213.IN148
IR[4] => Mux213.IN149
IR[4] => Mux213.IN150
IR[4] => Mux213.IN151
IR[4] => Mux213.IN152
IR[4] => Mux213.IN153
IR[4] => Mux213.IN154
IR[4] => Mux213.IN155
IR[4] => Mux213.IN156
IR[4] => Mux213.IN157
IR[4] => Mux213.IN158
IR[4] => Mux213.IN159
IR[4] => Mux213.IN160
IR[4] => Mux213.IN161
IR[4] => Mux213.IN162
IR[4] => Mux213.IN163
IR[4] => Mux213.IN164
IR[4] => Mux213.IN165
IR[4] => Mux213.IN166
IR[4] => Mux213.IN167
IR[4] => Mux213.IN168
IR[4] => Mux213.IN169
IR[4] => Mux213.IN170
IR[4] => Mux213.IN171
IR[4] => Mux213.IN172
IR[4] => Mux213.IN173
IR[4] => Mux213.IN174
IR[4] => Mux213.IN175
IR[4] => Mux213.IN176
IR[4] => Mux213.IN177
IR[4] => Mux213.IN178
IR[4] => Mux213.IN179
IR[4] => Mux213.IN180
IR[4] => Mux213.IN181
IR[4] => Mux213.IN182
IR[4] => Mux213.IN183
IR[4] => Mux213.IN184
IR[4] => Mux213.IN185
IR[4] => Mux213.IN186
IR[4] => Mux213.IN187
IR[4] => Mux213.IN188
IR[4] => Mux213.IN189
IR[4] => Mux213.IN190
IR[4] => Mux213.IN191
IR[4] => Mux213.IN192
IR[4] => Mux213.IN193
IR[4] => Mux213.IN194
IR[4] => Mux213.IN195
IR[4] => Mux213.IN196
IR[4] => Mux213.IN197
IR[4] => Mux213.IN198
IR[4] => Mux213.IN199
IR[4] => Mux213.IN200
IR[4] => Mux213.IN201
IR[4] => Mux213.IN202
IR[4] => Mux213.IN203
IR[4] => Mux213.IN204
IR[4] => Mux213.IN205
IR[4] => Mux213.IN206
IR[4] => Mux213.IN207
IR[4] => Mux213.IN208
IR[4] => Mux213.IN209
IR[4] => Mux213.IN210
IR[4] => Mux213.IN211
IR[4] => Mux213.IN212
IR[4] => Mux213.IN213
IR[4] => Mux213.IN214
IR[4] => Mux213.IN215
IR[4] => Mux213.IN216
IR[4] => Mux213.IN217
IR[4] => Mux213.IN218
IR[4] => Mux213.IN219
IR[4] => Mux213.IN220
IR[4] => Mux213.IN221
IR[4] => Mux213.IN222
IR[4] => Mux213.IN223
IR[4] => Mux213.IN224
IR[4] => Mux213.IN225
IR[4] => Mux213.IN226
IR[4] => Mux213.IN227
IR[4] => Mux213.IN228
IR[4] => Mux213.IN229
IR[4] => Mux213.IN230
IR[4] => Mux213.IN231
IR[4] => Mux213.IN232
IR[4] => Mux213.IN233
IR[4] => Mux213.IN234
IR[4] => Mux213.IN235
IR[4] => Mux213.IN236
IR[4] => Mux213.IN237
IR[4] => Mux213.IN238
IR[4] => Mux213.IN239
IR[4] => Mux213.IN240
IR[4] => Mux213.IN241
IR[4] => Mux213.IN242
IR[4] => Mux213.IN243
IR[4] => Mux213.IN244
IR[4] => Mux213.IN245
IR[4] => Mux213.IN246
IR[4] => Mux213.IN247
IR[4] => Mux213.IN248
IR[4] => Mux213.IN249
IR[4] => Mux213.IN250
IR[4] => Mux213.IN251
IR[4] => Mux213.IN252
IR[4] => Mux213.IN253
IR[4] => Mux213.IN254
IR[4] => Mux213.IN255
IR[4] => Mux213.IN256
IR[4] => Mux213.IN257
IR[4] => Mux213.IN258
IR[4] => Mux213.IN259
IR[4] => Mux214.IN37
IR[4] => Mux216.IN259
IR[4] => Mux217.IN259
IR[4] => Mux221.IN130
IR[4] => Mux222.IN259
IR[4] => Mux223.IN259
IR[4] => Mux224.IN259
IR[4] => Equal2.IN1
IR[4] => Equal3.IN1
IR[5] => Mux0.IN7
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux36.IN4
IR[5] => Mux51.IN258
IR[5] => Mux52.IN258
IR[5] => Mux53.IN258
IR[5] => Mux54.IN258
IR[5] => Mux55.IN153
IR[5] => Mux56.IN153
IR[5] => Mux57.IN153
IR[5] => Mux58.IN258
IR[5] => Mux60.IN195
IR[5] => Mux60.IN196
IR[5] => Mux60.IN197
IR[5] => Mux60.IN198
IR[5] => Mux60.IN199
IR[5] => Mux60.IN200
IR[5] => Mux60.IN201
IR[5] => Mux60.IN202
IR[5] => Mux60.IN203
IR[5] => Mux60.IN204
IR[5] => Mux60.IN205
IR[5] => Mux60.IN206
IR[5] => Mux60.IN207
IR[5] => Mux60.IN208
IR[5] => Mux60.IN209
IR[5] => Mux60.IN210
IR[5] => Mux60.IN211
IR[5] => Mux60.IN212
IR[5] => Mux60.IN213
IR[5] => Mux60.IN214
IR[5] => Mux60.IN215
IR[5] => Mux60.IN216
IR[5] => Mux60.IN217
IR[5] => Mux60.IN218
IR[5] => Mux60.IN219
IR[5] => Mux60.IN220
IR[5] => Mux60.IN221
IR[5] => Mux60.IN222
IR[5] => Mux60.IN223
IR[5] => Mux60.IN224
IR[5] => Mux60.IN225
IR[5] => Mux60.IN226
IR[5] => Mux60.IN227
IR[5] => Mux60.IN228
IR[5] => Mux60.IN229
IR[5] => Mux60.IN230
IR[5] => Mux60.IN231
IR[5] => Mux60.IN232
IR[5] => Mux60.IN233
IR[5] => Mux60.IN234
IR[5] => Mux60.IN235
IR[5] => Mux60.IN236
IR[5] => Mux60.IN237
IR[5] => Mux60.IN238
IR[5] => Mux60.IN239
IR[5] => Mux60.IN240
IR[5] => Mux60.IN241
IR[5] => Mux60.IN242
IR[5] => Mux60.IN243
IR[5] => Mux60.IN244
IR[5] => Mux60.IN245
IR[5] => Mux60.IN246
IR[5] => Mux60.IN247
IR[5] => Mux60.IN248
IR[5] => Mux60.IN249
IR[5] => Mux60.IN250
IR[5] => Mux60.IN251
IR[5] => Mux60.IN252
IR[5] => Mux60.IN253
IR[5] => Mux60.IN254
IR[5] => Mux60.IN255
IR[5] => Mux60.IN256
IR[5] => Mux60.IN257
IR[5] => Mux60.IN258
IR[5] => Mux61.IN195
IR[5] => Mux62.IN195
IR[5] => Mux63.IN258
IR[5] => Mux64.IN258
IR[5] => Mux65.IN257
IR[5] => Mux66.IN258
IR[5] => Mux67.IN258
IR[5] => Mux68.IN258
IR[5] => Mux69.IN258
IR[5] => Mux70.IN258
IR[5] => Mux71.IN258
IR[5] => Mux72.IN258
IR[5] => Mux73.IN258
IR[5] => Mux74.IN258
IR[5] => Mux75.IN258
IR[5] => Mux76.IN258
IR[5] => Mux77.IN258
IR[5] => Mux78.IN258
IR[5] => Mux79.IN250
IR[5] => Mux79.IN251
IR[5] => Mux79.IN252
IR[5] => Mux79.IN253
IR[5] => Mux79.IN254
IR[5] => Mux79.IN255
IR[5] => Mux79.IN256
IR[5] => Mux79.IN257
IR[5] => Mux79.IN258
IR[5] => Mux80.IN250
IR[5] => Mux81.IN258
IR[5] => Mux82.IN258
IR[5] => Mux83.IN258
IR[5] => Mux84.IN258
IR[5] => Mux85.IN258
IR[5] => Mux86.IN258
IR[5] => Mux87.IN27
IR[5] => Mux87.IN28
IR[5] => Mux87.IN29
IR[5] => Mux87.IN30
IR[5] => Mux87.IN31
IR[5] => Mux87.IN32
IR[5] => Mux87.IN33
IR[5] => Mux87.IN34
IR[5] => Mux87.IN35
IR[5] => Mux87.IN36
IR[5] => Mux87.IN37
IR[5] => Mux87.IN38
IR[5] => Mux87.IN39
IR[5] => Mux87.IN40
IR[5] => Mux87.IN41
IR[5] => Mux87.IN42
IR[5] => Mux87.IN43
IR[5] => Mux87.IN44
IR[5] => Mux87.IN45
IR[5] => Mux87.IN46
IR[5] => Mux87.IN47
IR[5] => Mux87.IN48
IR[5] => Mux87.IN49
IR[5] => Mux87.IN50
IR[5] => Mux87.IN51
IR[5] => Mux87.IN52
IR[5] => Mux87.IN53
IR[5] => Mux87.IN54
IR[5] => Mux87.IN55
IR[5] => Mux87.IN56
IR[5] => Mux87.IN57
IR[5] => Mux87.IN58
IR[5] => Mux87.IN59
IR[5] => Mux87.IN60
IR[5] => Mux87.IN61
IR[5] => Mux87.IN62
IR[5] => Mux87.IN63
IR[5] => Mux87.IN64
IR[5] => Mux87.IN65
IR[5] => Mux87.IN66
IR[5] => Mux87.IN67
IR[5] => Mux87.IN68
IR[5] => Mux87.IN69
IR[5] => Mux87.IN70
IR[5] => Mux87.IN71
IR[5] => Mux87.IN72
IR[5] => Mux87.IN73
IR[5] => Mux87.IN74
IR[5] => Mux87.IN75
IR[5] => Mux87.IN76
IR[5] => Mux87.IN77
IR[5] => Mux87.IN78
IR[5] => Mux87.IN79
IR[5] => Mux87.IN80
IR[5] => Mux87.IN81
IR[5] => Mux87.IN82
IR[5] => Mux87.IN83
IR[5] => Mux87.IN84
IR[5] => Mux87.IN85
IR[5] => Mux87.IN86
IR[5] => Mux87.IN87
IR[5] => Mux87.IN88
IR[5] => Mux87.IN89
IR[5] => Mux87.IN90
IR[5] => Mux87.IN91
IR[5] => Mux87.IN92
IR[5] => Mux87.IN93
IR[5] => Mux87.IN94
IR[5] => Mux87.IN95
IR[5] => Mux87.IN96
IR[5] => Mux87.IN97
IR[5] => Mux87.IN98
IR[5] => Mux87.IN99
IR[5] => Mux87.IN100
IR[5] => Mux87.IN101
IR[5] => Mux87.IN102
IR[5] => Mux87.IN103
IR[5] => Mux87.IN104
IR[5] => Mux87.IN105
IR[5] => Mux87.IN106
IR[5] => Mux87.IN107
IR[5] => Mux87.IN108
IR[5] => Mux87.IN109
IR[5] => Mux87.IN110
IR[5] => Mux87.IN111
IR[5] => Mux87.IN112
IR[5] => Mux87.IN113
IR[5] => Mux87.IN114
IR[5] => Mux87.IN115
IR[5] => Mux87.IN116
IR[5] => Mux87.IN117
IR[5] => Mux87.IN118
IR[5] => Mux87.IN119
IR[5] => Mux87.IN120
IR[5] => Mux87.IN121
IR[5] => Mux87.IN122
IR[5] => Mux87.IN123
IR[5] => Mux87.IN124
IR[5] => Mux87.IN125
IR[5] => Mux87.IN126
IR[5] => Mux87.IN127
IR[5] => Mux87.IN128
IR[5] => Mux87.IN129
IR[5] => Mux87.IN130
IR[5] => Mux87.IN131
IR[5] => Mux87.IN132
IR[5] => Mux87.IN133
IR[5] => Mux87.IN134
IR[5] => Mux87.IN135
IR[5] => Mux87.IN136
IR[5] => Mux87.IN137
IR[5] => Mux87.IN138
IR[5] => Mux87.IN139
IR[5] => Mux87.IN140
IR[5] => Mux87.IN141
IR[5] => Mux87.IN142
IR[5] => Mux87.IN143
IR[5] => Mux87.IN144
IR[5] => Mux87.IN145
IR[5] => Mux87.IN146
IR[5] => Mux87.IN147
IR[5] => Mux87.IN148
IR[5] => Mux87.IN149
IR[5] => Mux87.IN150
IR[5] => Mux87.IN151
IR[5] => Mux87.IN152
IR[5] => Mux87.IN153
IR[5] => Mux87.IN154
IR[5] => Mux87.IN155
IR[5] => Mux87.IN156
IR[5] => Mux87.IN157
IR[5] => Mux87.IN158
IR[5] => Mux87.IN159
IR[5] => Mux87.IN160
IR[5] => Mux87.IN161
IR[5] => Mux87.IN162
IR[5] => Mux87.IN163
IR[5] => Mux87.IN164
IR[5] => Mux87.IN165
IR[5] => Mux87.IN166
IR[5] => Mux87.IN167
IR[5] => Mux87.IN168
IR[5] => Mux87.IN169
IR[5] => Mux87.IN170
IR[5] => Mux87.IN171
IR[5] => Mux87.IN172
IR[5] => Mux87.IN173
IR[5] => Mux87.IN174
IR[5] => Mux87.IN175
IR[5] => Mux87.IN176
IR[5] => Mux87.IN177
IR[5] => Mux87.IN178
IR[5] => Mux87.IN179
IR[5] => Mux87.IN180
IR[5] => Mux87.IN181
IR[5] => Mux87.IN182
IR[5] => Mux87.IN183
IR[5] => Mux87.IN184
IR[5] => Mux87.IN185
IR[5] => Mux87.IN186
IR[5] => Mux87.IN187
IR[5] => Mux87.IN188
IR[5] => Mux87.IN189
IR[5] => Mux87.IN190
IR[5] => Mux87.IN191
IR[5] => Mux87.IN192
IR[5] => Mux87.IN193
IR[5] => Mux87.IN194
IR[5] => Mux87.IN195
IR[5] => Mux87.IN196
IR[5] => Mux87.IN197
IR[5] => Mux87.IN198
IR[5] => Mux87.IN199
IR[5] => Mux87.IN200
IR[5] => Mux87.IN201
IR[5] => Mux87.IN202
IR[5] => Mux87.IN203
IR[5] => Mux87.IN204
IR[5] => Mux87.IN205
IR[5] => Mux87.IN206
IR[5] => Mux87.IN207
IR[5] => Mux87.IN208
IR[5] => Mux87.IN209
IR[5] => Mux87.IN210
IR[5] => Mux87.IN211
IR[5] => Mux87.IN212
IR[5] => Mux87.IN213
IR[5] => Mux87.IN214
IR[5] => Mux87.IN215
IR[5] => Mux87.IN216
IR[5] => Mux87.IN217
IR[5] => Mux87.IN218
IR[5] => Mux87.IN219
IR[5] => Mux87.IN220
IR[5] => Mux87.IN221
IR[5] => Mux87.IN222
IR[5] => Mux87.IN223
IR[5] => Mux87.IN224
IR[5] => Mux87.IN225
IR[5] => Mux87.IN226
IR[5] => Mux87.IN227
IR[5] => Mux87.IN228
IR[5] => Mux87.IN229
IR[5] => Mux87.IN230
IR[5] => Mux87.IN231
IR[5] => Mux87.IN232
IR[5] => Mux87.IN233
IR[5] => Mux87.IN234
IR[5] => Mux87.IN235
IR[5] => Mux87.IN236
IR[5] => Mux87.IN237
IR[5] => Mux87.IN238
IR[5] => Mux87.IN239
IR[5] => Mux87.IN240
IR[5] => Mux87.IN241
IR[5] => Mux87.IN242
IR[5] => Mux87.IN243
IR[5] => Mux87.IN244
IR[5] => Mux87.IN245
IR[5] => Mux87.IN246
IR[5] => Mux87.IN247
IR[5] => Mux87.IN248
IR[5] => Mux87.IN249
IR[5] => Mux87.IN250
IR[5] => Mux87.IN251
IR[5] => Mux87.IN252
IR[5] => Mux87.IN253
IR[5] => Mux87.IN254
IR[5] => Mux87.IN255
IR[5] => Mux87.IN256
IR[5] => Mux87.IN257
IR[5] => Mux87.IN258
IR[5] => Mux88.IN27
IR[5] => Mux89.IN27
IR[5] => Mux90.IN258
IR[5] => Mux91.IN258
IR[5] => Mux92.IN258
IR[5] => Mux93.IN258
IR[5] => Mux94.IN258
IR[5] => Mux95.IN258
IR[5] => Mux97.IN258
IR[5] => Mux98.IN258
IR[5] => Mux100.IN258
IR[5] => ALU_Op.DATAA
IR[5] => Set_BusA_To.DATAA
IR[5] => Mux127.IN1
IR[5] => Mux127.IN2
IR[5] => Mux127.IN3
IR[5] => Mux127.IN4
IR[5] => Mux127.IN5
IR[5] => Mux127.IN6
IR[5] => Mux127.IN7
IR[5] => Mux132.IN1
IR[5] => Mux132.IN2
IR[5] => Mux132.IN3
IR[5] => Mux132.IN4
IR[5] => Mux132.IN5
IR[5] => Mux132.IN6
IR[5] => Mux132.IN7
IR[5] => Mux136.IN4
IR[5] => Mux137.IN4
IR[5] => Mux138.IN1
IR[5] => Mux138.IN2
IR[5] => Mux138.IN3
IR[5] => Mux138.IN4
IR[5] => Mux139.IN1
IR[5] => Mux140.IN1
IR[5] => Mux140.IN2
IR[5] => Mux140.IN3
IR[5] => Mux152.IN1
IR[5] => Mux152.IN2
IR[5] => Mux152.IN3
IR[5] => Mux152.IN4
IR[5] => Mux152.IN5
IR[5] => Mux152.IN6
IR[5] => Mux152.IN7
IR[5] => Set_BusA_To.DATAB
IR[5] => Mux165.IN7
IR[5] => Mux176.IN1
IR[5] => Mux176.IN2
IR[5] => Mux176.IN3
IR[5] => Mux176.IN4
IR[5] => Mux176.IN5
IR[5] => Mux176.IN6
IR[5] => Mux176.IN7
IR[5] => Mux181.IN66
IR[5] => Mux182.IN130
IR[5] => Mux183.IN130
IR[5] => Mux184.IN258
IR[5] => Mux185.IN258
IR[5] => Mux186.IN258
IR[5] => Mux187.IN130
IR[5] => Mux189.IN130
IR[5] => Mux192.IN258
IR[5] => Mux193.IN66
IR[5] => Mux194.IN258
IR[5] => Mux196.IN258
IR[5] => Mux198.IN258
IR[5] => Mux199.IN258
IR[5] => Mux200.IN258
IR[5] => Mux202.IN130
IR[5] => Mux203.IN258
IR[5] => Mux204.IN258
IR[5] => Mux206.IN258
IR[5] => Mux207.IN66
IR[5] => Mux208.IN66
IR[5] => Mux209.IN66
IR[5] => Mux210.IN66
IR[5] => Mux211.IN258
IR[5] => Mux212.IN36
IR[5] => Mux212.IN37
IR[5] => Mux212.IN38
IR[5] => Mux212.IN39
IR[5] => Mux212.IN40
IR[5] => Mux212.IN41
IR[5] => Mux212.IN42
IR[5] => Mux212.IN43
IR[5] => Mux212.IN44
IR[5] => Mux212.IN45
IR[5] => Mux212.IN46
IR[5] => Mux212.IN47
IR[5] => Mux212.IN48
IR[5] => Mux212.IN49
IR[5] => Mux212.IN50
IR[5] => Mux212.IN51
IR[5] => Mux212.IN52
IR[5] => Mux212.IN53
IR[5] => Mux212.IN54
IR[5] => Mux212.IN55
IR[5] => Mux212.IN56
IR[5] => Mux212.IN57
IR[5] => Mux212.IN58
IR[5] => Mux212.IN59
IR[5] => Mux212.IN60
IR[5] => Mux212.IN61
IR[5] => Mux212.IN62
IR[5] => Mux212.IN63
IR[5] => Mux212.IN64
IR[5] => Mux212.IN65
IR[5] => Mux212.IN66
IR[5] => Mux212.IN67
IR[5] => Mux212.IN68
IR[5] => Mux212.IN69
IR[5] => Mux212.IN70
IR[5] => Mux212.IN71
IR[5] => Mux212.IN72
IR[5] => Mux212.IN73
IR[5] => Mux212.IN74
IR[5] => Mux212.IN75
IR[5] => Mux212.IN76
IR[5] => Mux212.IN77
IR[5] => Mux212.IN78
IR[5] => Mux212.IN79
IR[5] => Mux212.IN80
IR[5] => Mux212.IN81
IR[5] => Mux212.IN82
IR[5] => Mux212.IN83
IR[5] => Mux212.IN84
IR[5] => Mux212.IN85
IR[5] => Mux212.IN86
IR[5] => Mux212.IN87
IR[5] => Mux212.IN88
IR[5] => Mux212.IN89
IR[5] => Mux212.IN90
IR[5] => Mux212.IN91
IR[5] => Mux212.IN92
IR[5] => Mux212.IN93
IR[5] => Mux212.IN94
IR[5] => Mux212.IN95
IR[5] => Mux212.IN96
IR[5] => Mux212.IN97
IR[5] => Mux212.IN98
IR[5] => Mux212.IN99
IR[5] => Mux212.IN100
IR[5] => Mux212.IN101
IR[5] => Mux212.IN102
IR[5] => Mux212.IN103
IR[5] => Mux212.IN104
IR[5] => Mux212.IN105
IR[5] => Mux212.IN106
IR[5] => Mux212.IN107
IR[5] => Mux212.IN108
IR[5] => Mux212.IN109
IR[5] => Mux212.IN110
IR[5] => Mux212.IN111
IR[5] => Mux212.IN112
IR[5] => Mux212.IN113
IR[5] => Mux212.IN114
IR[5] => Mux212.IN115
IR[5] => Mux212.IN116
IR[5] => Mux212.IN117
IR[5] => Mux212.IN118
IR[5] => Mux212.IN119
IR[5] => Mux212.IN120
IR[5] => Mux212.IN121
IR[5] => Mux212.IN122
IR[5] => Mux212.IN123
IR[5] => Mux212.IN124
IR[5] => Mux212.IN125
IR[5] => Mux212.IN126
IR[5] => Mux212.IN127
IR[5] => Mux212.IN128
IR[5] => Mux212.IN129
IR[5] => Mux212.IN130
IR[5] => Mux212.IN131
IR[5] => Mux212.IN132
IR[5] => Mux212.IN133
IR[5] => Mux212.IN134
IR[5] => Mux212.IN135
IR[5] => Mux212.IN136
IR[5] => Mux212.IN137
IR[5] => Mux212.IN138
IR[5] => Mux212.IN139
IR[5] => Mux212.IN140
IR[5] => Mux212.IN141
IR[5] => Mux212.IN142
IR[5] => Mux212.IN143
IR[5] => Mux212.IN144
IR[5] => Mux212.IN145
IR[5] => Mux212.IN146
IR[5] => Mux212.IN147
IR[5] => Mux212.IN148
IR[5] => Mux212.IN149
IR[5] => Mux212.IN150
IR[5] => Mux212.IN151
IR[5] => Mux212.IN152
IR[5] => Mux212.IN153
IR[5] => Mux212.IN154
IR[5] => Mux212.IN155
IR[5] => Mux212.IN156
IR[5] => Mux212.IN157
IR[5] => Mux212.IN158
IR[5] => Mux212.IN159
IR[5] => Mux212.IN160
IR[5] => Mux212.IN161
IR[5] => Mux212.IN162
IR[5] => Mux212.IN163
IR[5] => Mux212.IN164
IR[5] => Mux212.IN165
IR[5] => Mux212.IN166
IR[5] => Mux212.IN167
IR[5] => Mux212.IN168
IR[5] => Mux212.IN169
IR[5] => Mux212.IN170
IR[5] => Mux212.IN171
IR[5] => Mux212.IN172
IR[5] => Mux212.IN173
IR[5] => Mux212.IN174
IR[5] => Mux212.IN175
IR[5] => Mux212.IN176
IR[5] => Mux212.IN177
IR[5] => Mux212.IN178
IR[5] => Mux212.IN179
IR[5] => Mux212.IN180
IR[5] => Mux212.IN181
IR[5] => Mux212.IN182
IR[5] => Mux212.IN183
IR[5] => Mux212.IN184
IR[5] => Mux212.IN185
IR[5] => Mux212.IN186
IR[5] => Mux212.IN187
IR[5] => Mux212.IN188
IR[5] => Mux212.IN189
IR[5] => Mux212.IN190
IR[5] => Mux212.IN191
IR[5] => Mux212.IN192
IR[5] => Mux212.IN193
IR[5] => Mux212.IN194
IR[5] => Mux212.IN195
IR[5] => Mux212.IN196
IR[5] => Mux212.IN197
IR[5] => Mux212.IN198
IR[5] => Mux212.IN199
IR[5] => Mux212.IN200
IR[5] => Mux212.IN201
IR[5] => Mux212.IN202
IR[5] => Mux212.IN203
IR[5] => Mux212.IN204
IR[5] => Mux212.IN205
IR[5] => Mux212.IN206
IR[5] => Mux212.IN207
IR[5] => Mux212.IN208
IR[5] => Mux212.IN209
IR[5] => Mux212.IN210
IR[5] => Mux212.IN211
IR[5] => Mux212.IN212
IR[5] => Mux212.IN213
IR[5] => Mux212.IN214
IR[5] => Mux212.IN215
IR[5] => Mux212.IN216
IR[5] => Mux212.IN217
IR[5] => Mux212.IN218
IR[5] => Mux212.IN219
IR[5] => Mux212.IN220
IR[5] => Mux212.IN221
IR[5] => Mux212.IN222
IR[5] => Mux212.IN223
IR[5] => Mux212.IN224
IR[5] => Mux212.IN225
IR[5] => Mux212.IN226
IR[5] => Mux212.IN227
IR[5] => Mux212.IN228
IR[5] => Mux212.IN229
IR[5] => Mux212.IN230
IR[5] => Mux212.IN231
IR[5] => Mux212.IN232
IR[5] => Mux212.IN233
IR[5] => Mux212.IN234
IR[5] => Mux212.IN235
IR[5] => Mux212.IN236
IR[5] => Mux212.IN237
IR[5] => Mux212.IN238
IR[5] => Mux212.IN239
IR[5] => Mux212.IN240
IR[5] => Mux212.IN241
IR[5] => Mux212.IN242
IR[5] => Mux212.IN243
IR[5] => Mux212.IN244
IR[5] => Mux212.IN245
IR[5] => Mux212.IN246
IR[5] => Mux212.IN247
IR[5] => Mux212.IN248
IR[5] => Mux212.IN249
IR[5] => Mux212.IN250
IR[5] => Mux212.IN251
IR[5] => Mux212.IN252
IR[5] => Mux212.IN253
IR[5] => Mux212.IN254
IR[5] => Mux212.IN255
IR[5] => Mux212.IN256
IR[5] => Mux212.IN257
IR[5] => Mux212.IN258
IR[5] => Mux213.IN36
IR[5] => Mux214.IN36
IR[5] => Mux215.IN66
IR[5] => Mux216.IN258
IR[5] => Mux217.IN258
IR[5] => Mux218.IN66
IR[5] => Mux219.IN66
IR[5] => Mux222.IN258
IR[5] => Mux223.IN258
IR[5] => Mux224.IN258
IR[5] => Mux226.IN66
IR[5] => Mux228.IN66
IR[5] => Equal2.IN0
IR[5] => Equal3.IN0
IR[6] => Mux51.IN257
IR[6] => Mux52.IN257
IR[6] => Mux53.IN257
IR[6] => Mux54.IN257
IR[6] => Mux55.IN152
IR[6] => Mux56.IN152
IR[6] => Mux57.IN152
IR[6] => Mux58.IN257
IR[6] => Mux59.IN65
IR[6] => Mux60.IN194
IR[6] => Mux61.IN194
IR[6] => Mux62.IN194
IR[6] => Mux63.IN257
IR[6] => Mux64.IN257
IR[6] => Mux65.IN256
IR[6] => Mux66.IN257
IR[6] => Mux67.IN257
IR[6] => Mux68.IN257
IR[6] => Mux69.IN257
IR[6] => Mux70.IN257
IR[6] => Mux71.IN257
IR[6] => Mux72.IN257
IR[6] => Mux73.IN257
IR[6] => Mux74.IN257
IR[6] => Mux75.IN257
IR[6] => Mux76.IN257
IR[6] => Mux77.IN257
IR[6] => Mux78.IN257
IR[6] => Mux79.IN249
IR[6] => Mux80.IN249
IR[6] => Mux81.IN257
IR[6] => Mux82.IN257
IR[6] => Mux83.IN257
IR[6] => Mux84.IN257
IR[6] => Mux85.IN257
IR[6] => Mux86.IN257
IR[6] => Mux87.IN26
IR[6] => Mux88.IN26
IR[6] => Mux89.IN26
IR[6] => Mux90.IN257
IR[6] => Mux91.IN257
IR[6] => Mux92.IN257
IR[6] => Mux93.IN257
IR[6] => Mux94.IN257
IR[6] => Mux95.IN257
IR[6] => Mux96.IN65
IR[6] => Mux97.IN257
IR[6] => Mux98.IN257
IR[6] => Mux99.IN33
IR[6] => Mux100.IN257
IR[6] => Mux103.IN33
IR[6] => Mux104.IN33
IR[6] => Mux105.IN33
IR[6] => Mux106.IN33
IR[6] => Mux107.IN33
IR[6] => Mux109.IN33
IR[6] => Mux110.IN33
IR[6] => Mux111.IN33
IR[6] => Mux112.IN33
IR[6] => Mux113.IN33
IR[6] => Mux114.IN33
IR[6] => Mux181.IN65
IR[6] => Mux182.IN129
IR[6] => Mux183.IN129
IR[6] => Mux184.IN257
IR[6] => Mux185.IN257
IR[6] => Mux186.IN257
IR[6] => Mux187.IN129
IR[6] => Mux188.IN33
IR[6] => Mux189.IN129
IR[6] => Mux190.IN65
IR[6] => Mux191.IN65
IR[6] => Mux192.IN257
IR[6] => Mux193.IN65
IR[6] => Mux194.IN257
IR[6] => Mux195.IN65
IR[6] => Mux196.IN257
IR[6] => Mux197.IN65
IR[6] => Mux198.IN257
IR[6] => Mux199.IN257
IR[6] => Mux200.IN257
IR[6] => Mux201.IN65
IR[6] => Mux202.IN129
IR[6] => Mux203.IN257
IR[6] => Mux204.IN257
IR[6] => Mux205.IN65
IR[6] => Mux206.IN257
IR[6] => Mux207.IN65
IR[6] => Mux208.IN65
IR[6] => Mux209.IN65
IR[6] => Mux210.IN65
IR[6] => Mux211.IN257
IR[6] => Mux212.IN35
IR[6] => Mux213.IN35
IR[6] => Mux214.IN35
IR[6] => Mux215.IN65
IR[6] => Mux216.IN257
IR[6] => Mux217.IN257
IR[6] => Mux218.IN65
IR[6] => Mux219.IN65
IR[6] => Mux220.IN33
IR[6] => Mux221.IN129
IR[6] => Mux222.IN257
IR[6] => Mux223.IN257
IR[6] => Mux224.IN257
IR[6] => Mux225.IN33
IR[6] => Mux226.IN65
IR[6] => Mux227.IN33
IR[6] => Mux228.IN65
IR[7] => Mux51.IN256
IR[7] => Mux52.IN256
IR[7] => Mux53.IN256
IR[7] => Mux54.IN256
IR[7] => Mux55.IN151
IR[7] => Mux56.IN151
IR[7] => Mux57.IN151
IR[7] => Mux58.IN256
IR[7] => Mux59.IN64
IR[7] => Mux60.IN193
IR[7] => Mux61.IN193
IR[7] => Mux62.IN193
IR[7] => Mux63.IN256
IR[7] => Mux64.IN256
IR[7] => Mux65.IN255
IR[7] => Mux66.IN256
IR[7] => Mux67.IN256
IR[7] => Mux68.IN256
IR[7] => Mux69.IN256
IR[7] => Mux70.IN256
IR[7] => Mux71.IN256
IR[7] => Mux72.IN256
IR[7] => Mux73.IN256
IR[7] => Mux74.IN256
IR[7] => Mux75.IN256
IR[7] => Mux76.IN256
IR[7] => Mux77.IN256
IR[7] => Mux78.IN256
IR[7] => Mux79.IN248
IR[7] => Mux80.IN248
IR[7] => Mux81.IN256
IR[7] => Mux82.IN256
IR[7] => Mux83.IN256
IR[7] => Mux84.IN256
IR[7] => Mux85.IN256
IR[7] => Mux86.IN256
IR[7] => Mux87.IN25
IR[7] => Mux88.IN25
IR[7] => Mux89.IN25
IR[7] => Mux90.IN256
IR[7] => Mux91.IN256
IR[7] => Mux92.IN256
IR[7] => Mux93.IN256
IR[7] => Mux94.IN256
IR[7] => Mux95.IN256
IR[7] => Mux96.IN64
IR[7] => Mux97.IN256
IR[7] => Mux98.IN256
IR[7] => Mux99.IN32
IR[7] => Mux100.IN256
IR[7] => Mux103.IN32
IR[7] => Mux104.IN32
IR[7] => Mux105.IN32
IR[7] => Mux106.IN32
IR[7] => Mux107.IN32
IR[7] => Mux109.IN32
IR[7] => Mux110.IN32
IR[7] => Mux111.IN32
IR[7] => Mux112.IN32
IR[7] => Mux113.IN32
IR[7] => Mux114.IN32
IR[7] => Mux181.IN64
IR[7] => Mux182.IN128
IR[7] => Mux183.IN128
IR[7] => Mux184.IN256
IR[7] => Mux185.IN256
IR[7] => Mux186.IN256
IR[7] => Mux187.IN128
IR[7] => Mux188.IN32
IR[7] => Mux189.IN128
IR[7] => Mux190.IN64
IR[7] => Mux191.IN64
IR[7] => Mux192.IN256
IR[7] => Mux193.IN64
IR[7] => Mux194.IN256
IR[7] => Mux195.IN64
IR[7] => Mux196.IN256
IR[7] => Mux197.IN64
IR[7] => Mux198.IN256
IR[7] => Mux199.IN256
IR[7] => Mux200.IN256
IR[7] => Mux201.IN64
IR[7] => Mux202.IN128
IR[7] => Mux203.IN256
IR[7] => Mux204.IN256
IR[7] => Mux205.IN64
IR[7] => Mux206.IN256
IR[7] => Mux207.IN64
IR[7] => Mux208.IN64
IR[7] => Mux209.IN64
IR[7] => Mux210.IN64
IR[7] => Mux211.IN256
IR[7] => Mux212.IN34
IR[7] => Mux213.IN34
IR[7] => Mux214.IN34
IR[7] => Mux215.IN64
IR[7] => Mux216.IN256
IR[7] => Mux217.IN256
IR[7] => Mux218.IN64
IR[7] => Mux219.IN64
IR[7] => Mux220.IN32
IR[7] => Mux221.IN128
IR[7] => Mux222.IN256
IR[7] => Mux223.IN256
IR[7] => Mux224.IN256
IR[7] => Mux225.IN32
IR[7] => Mux226.IN64
IR[7] => Mux227.IN32
IR[7] => Mux228.IN64
ISet[0] => Mux229.IN5
ISet[0] => Mux230.IN5
ISet[0] => Mux231.IN5
ISet[0] => Mux232.IN5
ISet[0] => Mux233.IN5
ISet[0] => Mux234.IN5
ISet[0] => Mux235.IN5
ISet[0] => Mux236.IN5
ISet[0] => Mux237.IN5
ISet[0] => Mux238.IN5
ISet[0] => Mux239.IN5
ISet[0] => Mux240.IN5
ISet[0] => Mux241.IN5
ISet[0] => Mux242.IN5
ISet[0] => Mux243.IN5
ISet[0] => Mux244.IN5
ISet[0] => Mux245.IN5
ISet[0] => Mux246.IN5
ISet[0] => Mux247.IN5
ISet[0] => Mux248.IN5
ISet[0] => Mux249.IN5
ISet[0] => Mux250.IN5
ISet[0] => Mux251.IN5
ISet[0] => Mux252.IN5
ISet[0] => Mux253.IN5
ISet[0] => Mux254.IN5
ISet[0] => Mux255.IN5
ISet[0] => Mux256.IN5
ISet[0] => Mux257.IN5
ISet[0] => Mux258.IN5
ISet[0] => Mux259.IN5
ISet[0] => Mux260.IN5
ISet[0] => Mux261.IN5
ISet[0] => Mux262.IN5
ISet[0] => Mux263.IN5
ISet[0] => Mux264.IN5
ISet[0] => Mux265.IN5
ISet[0] => Mux266.IN5
ISet[0] => Mux267.IN5
ISet[0] => Mux268.IN5
ISet[0] => Mux269.IN5
ISet[0] => Mux270.IN5
ISet[0] => Mux271.IN5
ISet[0] => Mux272.IN5
ISet[0] => Mux273.IN5
ISet[0] => Mux274.IN5
ISet[0] => Mux275.IN5
ISet[0] => Mux276.IN5
ISet[0] => Mux277.IN5
ISet[0] => Mux278.IN5
ISet[0] => Mux279.IN5
ISet[1] => Mux229.IN4
ISet[1] => Mux230.IN4
ISet[1] => Mux231.IN4
ISet[1] => Mux232.IN4
ISet[1] => Mux233.IN4
ISet[1] => Mux234.IN4
ISet[1] => Mux235.IN4
ISet[1] => Mux236.IN4
ISet[1] => Mux237.IN4
ISet[1] => Mux238.IN4
ISet[1] => Mux239.IN4
ISet[1] => Mux240.IN4
ISet[1] => Mux241.IN4
ISet[1] => Mux242.IN4
ISet[1] => Mux243.IN4
ISet[1] => Mux244.IN4
ISet[1] => Mux245.IN4
ISet[1] => Mux246.IN4
ISet[1] => Mux247.IN4
ISet[1] => Mux248.IN4
ISet[1] => Mux249.IN4
ISet[1] => Mux250.IN4
ISet[1] => Mux251.IN4
ISet[1] => Mux252.IN4
ISet[1] => Mux253.IN4
ISet[1] => Mux254.IN4
ISet[1] => Mux255.IN4
ISet[1] => Mux256.IN4
ISet[1] => Mux257.IN4
ISet[1] => Mux258.IN4
ISet[1] => Mux259.IN4
ISet[1] => Mux260.IN4
ISet[1] => Mux261.IN4
ISet[1] => Mux262.IN4
ISet[1] => Mux263.IN4
ISet[1] => Mux264.IN4
ISet[1] => Mux265.IN4
ISet[1] => Mux266.IN4
ISet[1] => Mux267.IN4
ISet[1] => Mux268.IN4
ISet[1] => Mux269.IN4
ISet[1] => Mux270.IN4
ISet[1] => Mux271.IN4
ISet[1] => Mux272.IN4
ISet[1] => Mux273.IN4
ISet[1] => Mux274.IN4
ISet[1] => Mux275.IN4
ISet[1] => Mux276.IN4
ISet[1] => Mux277.IN4
ISet[1] => Mux278.IN4
ISet[1] => Mux279.IN4
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => Special_LD.OUTPUTSELECT
ISet[1] => I_BT.OUTPUTSELECT
ISet[1] => I_BC.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => IMode.OUTPUTSELECT
ISet[1] => I_RLD.OUTPUTSELECT
ISet[1] => I_RRD.OUTPUTSELECT
ISet[1] => I_RETN.OUTPUTSELECT
ISet[1] => I_INRC.OUTPUTSELECT
ISet[1] => I_BTR.OUTPUTSELECT
MCycle[0] => Mux0.IN10
MCycle[0] => Mux1.IN10
MCycle[0] => Mux2.IN10
MCycle[0] => Mux3.IN10
MCycle[0] => Mux4.IN10
MCycle[0] => Mux5.IN10
MCycle[0] => Mux6.IN10
MCycle[0] => Mux7.IN10
MCycle[0] => Mux8.IN10
MCycle[0] => Mux9.IN10
MCycle[0] => Mux10.IN10
MCycle[0] => Mux11.IN10
MCycle[0] => Mux12.IN10
MCycle[0] => Mux13.IN10
MCycle[0] => Mux14.IN10
MCycle[0] => Mux15.IN10
MCycle[0] => Mux16.IN10
MCycle[0] => Mux17.IN10
MCycle[0] => Mux18.IN10
MCycle[0] => Mux19.IN10
MCycle[0] => Mux20.IN10
MCycle[0] => Mux22.IN10
MCycle[0] => Mux23.IN10
MCycle[0] => Mux24.IN10
MCycle[0] => Mux25.IN10
MCycle[0] => Mux26.IN10
MCycle[0] => Mux27.IN10
MCycle[0] => Mux28.IN10
MCycle[0] => Mux29.IN10
MCycle[0] => Mux30.IN10
MCycle[0] => Mux31.IN10
MCycle[0] => Mux32.IN10
MCycle[0] => Mux33.IN10
MCycle[0] => Mux34.IN10
MCycle[0] => Mux35.IN10
MCycle[0] => Mux37.IN10
MCycle[0] => Mux38.IN10
MCycle[0] => Mux39.IN10
MCycle[0] => Mux40.IN10
MCycle[0] => Mux41.IN10
MCycle[0] => Mux42.IN10
MCycle[0] => Mux43.IN10
MCycle[0] => Mux44.IN10
MCycle[0] => Mux45.IN10
MCycle[0] => Mux46.IN10
MCycle[0] => Mux47.IN10
MCycle[0] => Mux48.IN10
MCycle[0] => Mux49.IN10
MCycle[0] => Mux50.IN10
MCycle[0] => Mux101.IN10
MCycle[0] => Mux102.IN10
MCycle[0] => Mux117.IN10
MCycle[0] => Mux118.IN10
MCycle[0] => Mux119.IN10
MCycle[0] => Mux120.IN10
MCycle[0] => Mux121.IN10
MCycle[0] => Mux122.IN10
MCycle[0] => Mux123.IN10
MCycle[0] => Mux124.IN10
MCycle[0] => Mux125.IN10
MCycle[0] => Mux126.IN10
MCycle[0] => Mux127.IN10
MCycle[0] => Mux128.IN10
MCycle[0] => Mux129.IN10
MCycle[0] => Mux130.IN10
MCycle[0] => Mux131.IN10
MCycle[0] => Mux132.IN10
MCycle[0] => Mux133.IN10
MCycle[0] => Mux134.IN10
MCycle[0] => Mux135.IN10
MCycle[0] => Mux143.IN10
MCycle[0] => Mux144.IN10
MCycle[0] => Mux145.IN10
MCycle[0] => Mux146.IN10
MCycle[0] => Mux147.IN10
MCycle[0] => Mux148.IN10
MCycle[0] => Mux149.IN10
MCycle[0] => Mux152.IN10
MCycle[0] => Mux153.IN10
MCycle[0] => Mux154.IN10
MCycle[0] => Mux155.IN10
MCycle[0] => Mux156.IN10
MCycle[0] => Mux157.IN10
MCycle[0] => Mux158.IN10
MCycle[0] => Mux159.IN10
MCycle[0] => Mux160.IN10
MCycle[0] => Mux161.IN10
MCycle[0] => Mux162.IN10
MCycle[0] => Mux163.IN10
MCycle[0] => Mux164.IN10
MCycle[0] => Mux165.IN10
MCycle[0] => Mux166.IN10
MCycle[0] => Mux167.IN10
MCycle[0] => Mux168.IN10
MCycle[0] => Mux169.IN10
MCycle[0] => Mux170.IN10
MCycle[0] => Mux171.IN10
MCycle[0] => Mux172.IN10
MCycle[0] => Mux173.IN10
MCycle[0] => Mux174.IN10
MCycle[0] => Mux175.IN10
MCycle[0] => Mux176.IN10
MCycle[0] => Mux177.IN10
MCycle[0] => Mux178.IN10
MCycle[0] => Mux179.IN10
MCycle[0] => Mux180.IN10
MCycle[0] => Equal0.IN0
MCycle[0] => Equal1.IN2
MCycle[1] => Mux0.IN9
MCycle[1] => Mux1.IN9
MCycle[1] => Mux2.IN9
MCycle[1] => Mux3.IN9
MCycle[1] => Mux4.IN9
MCycle[1] => Mux5.IN9
MCycle[1] => Mux6.IN9
MCycle[1] => Mux7.IN9
MCycle[1] => Mux8.IN9
MCycle[1] => Mux9.IN9
MCycle[1] => Mux10.IN9
MCycle[1] => Mux11.IN9
MCycle[1] => Mux12.IN9
MCycle[1] => Mux13.IN9
MCycle[1] => Mux14.IN9
MCycle[1] => Mux15.IN9
MCycle[1] => Mux16.IN9
MCycle[1] => Mux17.IN9
MCycle[1] => Mux18.IN9
MCycle[1] => Mux19.IN9
MCycle[1] => Mux20.IN9
MCycle[1] => Mux21.IN5
MCycle[1] => Mux22.IN9
MCycle[1] => Mux23.IN9
MCycle[1] => Mux24.IN9
MCycle[1] => Mux25.IN9
MCycle[1] => Mux26.IN9
MCycle[1] => Mux27.IN9
MCycle[1] => Mux28.IN9
MCycle[1] => Mux29.IN9
MCycle[1] => Mux30.IN9
MCycle[1] => Mux31.IN9
MCycle[1] => Mux32.IN9
MCycle[1] => Mux33.IN9
MCycle[1] => Mux34.IN9
MCycle[1] => Mux35.IN9
MCycle[1] => Mux37.IN9
MCycle[1] => Mux38.IN9
MCycle[1] => Mux39.IN9
MCycle[1] => Mux40.IN9
MCycle[1] => Mux41.IN9
MCycle[1] => Mux42.IN9
MCycle[1] => Mux43.IN9
MCycle[1] => Mux44.IN9
MCycle[1] => Mux45.IN9
MCycle[1] => Mux46.IN9
MCycle[1] => Mux47.IN9
MCycle[1] => Mux48.IN9
MCycle[1] => Mux49.IN9
MCycle[1] => Mux50.IN9
MCycle[1] => Mux101.IN9
MCycle[1] => Mux102.IN9
MCycle[1] => Mux115.IN5
MCycle[1] => Mux116.IN5
MCycle[1] => Mux117.IN9
MCycle[1] => Mux118.IN9
MCycle[1] => Mux119.IN9
MCycle[1] => Mux120.IN9
MCycle[1] => Mux121.IN9
MCycle[1] => Mux122.IN9
MCycle[1] => Mux123.IN9
MCycle[1] => Mux124.IN9
MCycle[1] => Mux125.IN9
MCycle[1] => Mux126.IN9
MCycle[1] => Mux127.IN9
MCycle[1] => Mux128.IN9
MCycle[1] => Mux129.IN9
MCycle[1] => Mux130.IN9
MCycle[1] => Mux131.IN9
MCycle[1] => Mux132.IN9
MCycle[1] => Mux133.IN9
MCycle[1] => Mux134.IN9
MCycle[1] => Mux135.IN9
MCycle[1] => Mux140.IN5
MCycle[1] => Mux141.IN5
MCycle[1] => Mux142.IN5
MCycle[1] => Mux143.IN9
MCycle[1] => Mux144.IN9
MCycle[1] => Mux145.IN9
MCycle[1] => Mux146.IN9
MCycle[1] => Mux147.IN9
MCycle[1] => Mux148.IN9
MCycle[1] => Mux149.IN9
MCycle[1] => Mux150.IN5
MCycle[1] => Mux151.IN5
MCycle[1] => Mux152.IN9
MCycle[1] => Mux153.IN9
MCycle[1] => Mux154.IN9
MCycle[1] => Mux155.IN9
MCycle[1] => Mux156.IN9
MCycle[1] => Mux157.IN9
MCycle[1] => Mux158.IN9
MCycle[1] => Mux159.IN9
MCycle[1] => Mux160.IN9
MCycle[1] => Mux161.IN9
MCycle[1] => Mux162.IN9
MCycle[1] => Mux163.IN9
MCycle[1] => Mux164.IN9
MCycle[1] => Mux165.IN9
MCycle[1] => Mux166.IN9
MCycle[1] => Mux167.IN9
MCycle[1] => Mux168.IN9
MCycle[1] => Mux169.IN9
MCycle[1] => Mux170.IN9
MCycle[1] => Mux171.IN9
MCycle[1] => Mux172.IN9
MCycle[1] => Mux173.IN9
MCycle[1] => Mux174.IN9
MCycle[1] => Mux175.IN9
MCycle[1] => Mux176.IN9
MCycle[1] => Mux177.IN9
MCycle[1] => Mux178.IN9
MCycle[1] => Mux179.IN9
MCycle[1] => Mux180.IN9
MCycle[1] => Equal0.IN2
MCycle[1] => Equal1.IN0
MCycle[2] => Mux0.IN8
MCycle[2] => Mux1.IN8
MCycle[2] => Mux2.IN8
MCycle[2] => Mux3.IN8
MCycle[2] => Mux4.IN8
MCycle[2] => Mux5.IN8
MCycle[2] => Mux6.IN8
MCycle[2] => Mux7.IN8
MCycle[2] => Mux8.IN8
MCycle[2] => Mux9.IN8
MCycle[2] => Mux10.IN8
MCycle[2] => Mux11.IN8
MCycle[2] => Mux12.IN8
MCycle[2] => Mux13.IN8
MCycle[2] => Mux14.IN8
MCycle[2] => Mux15.IN8
MCycle[2] => Mux16.IN8
MCycle[2] => Mux17.IN8
MCycle[2] => Mux18.IN8
MCycle[2] => Mux19.IN8
MCycle[2] => Mux20.IN8
MCycle[2] => Mux21.IN4
MCycle[2] => Mux22.IN8
MCycle[2] => Mux23.IN8
MCycle[2] => Mux24.IN8
MCycle[2] => Mux25.IN8
MCycle[2] => Mux26.IN8
MCycle[2] => Mux27.IN8
MCycle[2] => Mux28.IN8
MCycle[2] => Mux29.IN8
MCycle[2] => Mux30.IN8
MCycle[2] => Mux31.IN8
MCycle[2] => Mux32.IN8
MCycle[2] => Mux33.IN8
MCycle[2] => Mux34.IN8
MCycle[2] => Mux35.IN8
MCycle[2] => Mux37.IN8
MCycle[2] => Mux38.IN8
MCycle[2] => Mux39.IN8
MCycle[2] => Mux40.IN8
MCycle[2] => Mux41.IN8
MCycle[2] => Mux42.IN8
MCycle[2] => Mux43.IN8
MCycle[2] => Mux44.IN8
MCycle[2] => Mux45.IN8
MCycle[2] => Mux46.IN8
MCycle[2] => Mux47.IN8
MCycle[2] => Mux48.IN8
MCycle[2] => Mux49.IN8
MCycle[2] => Mux50.IN8
MCycle[2] => Mux101.IN8
MCycle[2] => Mux102.IN8
MCycle[2] => Mux115.IN4
MCycle[2] => Mux116.IN4
MCycle[2] => Mux117.IN8
MCycle[2] => Mux118.IN8
MCycle[2] => Mux119.IN8
MCycle[2] => Mux120.IN8
MCycle[2] => Mux121.IN8
MCycle[2] => Mux122.IN8
MCycle[2] => Mux123.IN8
MCycle[2] => Mux124.IN8
MCycle[2] => Mux125.IN8
MCycle[2] => Mux126.IN8
MCycle[2] => Mux127.IN8
MCycle[2] => Mux128.IN8
MCycle[2] => Mux129.IN8
MCycle[2] => Mux130.IN8
MCycle[2] => Mux131.IN8
MCycle[2] => Mux132.IN8
MCycle[2] => Mux133.IN8
MCycle[2] => Mux134.IN8
MCycle[2] => Mux135.IN8
MCycle[2] => Mux140.IN4
MCycle[2] => Mux141.IN4
MCycle[2] => Mux142.IN4
MCycle[2] => Mux143.IN8
MCycle[2] => Mux144.IN8
MCycle[2] => Mux145.IN8
MCycle[2] => Mux146.IN8
MCycle[2] => Mux147.IN8
MCycle[2] => Mux148.IN8
MCycle[2] => Mux149.IN8
MCycle[2] => Mux150.IN4
MCycle[2] => Mux151.IN4
MCycle[2] => Mux152.IN8
MCycle[2] => Mux153.IN8
MCycle[2] => Mux154.IN8
MCycle[2] => Mux155.IN8
MCycle[2] => Mux156.IN8
MCycle[2] => Mux157.IN8
MCycle[2] => Mux158.IN8
MCycle[2] => Mux159.IN8
MCycle[2] => Mux160.IN8
MCycle[2] => Mux161.IN8
MCycle[2] => Mux162.IN8
MCycle[2] => Mux163.IN8
MCycle[2] => Mux164.IN8
MCycle[2] => Mux165.IN8
MCycle[2] => Mux166.IN8
MCycle[2] => Mux167.IN8
MCycle[2] => Mux168.IN8
MCycle[2] => Mux169.IN8
MCycle[2] => Mux170.IN8
MCycle[2] => Mux171.IN8
MCycle[2] => Mux172.IN8
MCycle[2] => Mux173.IN8
MCycle[2] => Mux174.IN8
MCycle[2] => Mux175.IN8
MCycle[2] => Mux176.IN8
MCycle[2] => Mux177.IN8
MCycle[2] => Mux178.IN8
MCycle[2] => Mux179.IN8
MCycle[2] => Mux180.IN8
MCycle[2] => Equal0.IN1
MCycle[2] => Equal1.IN1
F[0] => Mux36.IN10
F[0] => Mux36.IN1
F[1] => ~NO_FANOUT~
F[2] => Mux36.IN9
F[2] => Mux36.IN2
F[3] => ~NO_FANOUT~
F[4] => ~NO_FANOUT~
F[5] => ~NO_FANOUT~
F[6] => Mux36.IN8
F[6] => Mux36.IN0
F[7] => Mux36.IN7
F[7] => Mux36.IN3
NMICycle => MCycles.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => TStates.OUTPUTSELECT
NMICycle => IncDec_16.OUTPUTSELECT
NMICycle => Set_Addr_To.OUTPUTSELECT
NMICycle => Set_BusB_To.OUTPUTSELECT
NMICycle => Write.OUTPUTSELECT
NMICycle => LDZ.OUTPUTSELECT
NMICycle => STACKRQ.OUTPUTSELECT
NMICycle => Inc_PC.OUTPUTSELECT
NMICycle => Jump.OUTPUTSELECT
NMICycle => Mux65.IN263
IntCycle => MCycles.DATAA
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => TStates.OUTPUTSELECT
IntCycle => IncDec_16.OUTPUTSELECT
IntCycle => Set_Addr_To.OUTPUTSELECT
IntCycle => Set_BusB_To.OUTPUTSELECT
IntCycle => LDZ.OUTPUTSELECT
IntCycle => STACKRQ.OUTPUTSELECT
IntCycle => Inc_PC.OUTPUTSELECT
IntCycle => Jump.OUTPUTSELECT
MCycles[0] <= Mux244.DB_MAX_OUTPUT_PORT_TYPE
MCycles[1] <= Mux243.DB_MAX_OUTPUT_PORT_TYPE
MCycles[2] <= Mux242.DB_MAX_OUTPUT_PORT_TYPE
TStates[0] <= Mux231.DB_MAX_OUTPUT_PORT_TYPE
TStates[1] <= Mux230.DB_MAX_OUTPUT_PORT_TYPE
TStates[2] <= Mux229.DB_MAX_OUTPUT_PORT_TYPE
Prefix[0] <= <GND>
Prefix[1] <= <GND>
Inc_PC <= Mux245.DB_MAX_OUTPUT_PORT_TYPE
Inc_WZ <= Mux253.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[0] <= Mux258.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[1] <= Mux257.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[2] <= Mux256.DB_MAX_OUTPUT_PORT_TYPE
IncDec_16[3] <= Mux255.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Reg <= Mux241.DB_MAX_OUTPUT_PORT_TYPE
Read_To_Acc <= Mux250.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[0] <= Mux240.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[1] <= Mux239.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[2] <= Mux238.DB_MAX_OUTPUT_PORT_TYPE
Set_BusA_To[3] <= Mux237.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[0] <= Mux235.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[1] <= Mux234.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[2] <= Mux233.DB_MAX_OUTPUT_PORT_TYPE
Set_BusB_To[3] <= Mux232.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[0] <= Mux267.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[1] <= Mux266.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[2] <= Mux265.DB_MAX_OUTPUT_PORT_TYPE
ALU_Op[3] <= Mux264.DB_MAX_OUTPUT_PORT_TYPE
Save_ALU <= Mux262.DB_MAX_OUTPUT_PORT_TYPE
PreserveC <= Mux263.DB_MAX_OUTPUT_PORT_TYPE
Arith16 <= Mux275.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[0] <= Mux248.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[1] <= Mux247.DB_MAX_OUTPUT_PORT_TYPE
Set_Addr_To[2] <= Mux246.DB_MAX_OUTPUT_PORT_TYPE
IORQ <= Mux279.DB_MAX_OUTPUT_PORT_TYPE
STACKRQ <= Mux259.DB_MAX_OUTPUT_PORT_TYPE
Jump <= Mux261.DB_MAX_OUTPUT_PORT_TYPE
JumpE <= <GND>
JumpXY <= Mux276.DB_MAX_OUTPUT_PORT_TYPE
Call <= Mux277.DB_MAX_OUTPUT_PORT_TYPE
RstP <= Mux278.DB_MAX_OUTPUT_PORT_TYPE
LDZ <= Mux251.DB_MAX_OUTPUT_PORT_TYPE
LDW <= Mux252.DB_MAX_OUTPUT_PORT_TYPE
LDSPHL <= Mux254.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[0] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[1] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
Special_LD[2] <= Special_LD.DB_MAX_OUTPUT_PORT_TYPE
ExchangeDH <= Mux260.DB_MAX_OUTPUT_PORT_TYPE
ExchangeRp <= Mux236.DB_MAX_OUTPUT_PORT_TYPE
ExchangeAF <= <GND>
ExchangeRS <= <GND>
I_DJNZ <= <GND>
I_CPL <= Mux268.DB_MAX_OUTPUT_PORT_TYPE
I_CCF <= Mux269.DB_MAX_OUTPUT_PORT_TYPE
I_SCF <= Mux270.DB_MAX_OUTPUT_PORT_TYPE
I_RETN <= I_RETN.DB_MAX_OUTPUT_PORT_TYPE
I_BT <= I_BT.DB_MAX_OUTPUT_PORT_TYPE
I_BC <= I_BC.DB_MAX_OUTPUT_PORT_TYPE
I_BTR <= I_BTR.DB_MAX_OUTPUT_PORT_TYPE
I_RLD <= I_RLD.DB_MAX_OUTPUT_PORT_TYPE
I_RRD <= I_RRD.DB_MAX_OUTPUT_PORT_TYPE
I_INRC <= I_INRC.DB_MAX_OUTPUT_PORT_TYPE
SetDI <= Mux272.DB_MAX_OUTPUT_PORT_TYPE
SetEI <= Mux273.DB_MAX_OUTPUT_PORT_TYPE
IMode[0] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
IMode[1] <= IMode.DB_MAX_OUTPUT_PORT_TYPE
Halt <= Mux271.DB_MAX_OUTPUT_PORT_TYPE
NoRead <= Mux274.DB_MAX_OUTPUT_PORT_TYPE
Write <= Mux249.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|T8080se:CPU|T80:u0|T80_ALU:alu
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Arith16 => F_Out.OUTPUTSELECT
Z16 => F_Out.OUTPUTSELECT
ALU_Op[0] => UseCarry.IN0
ALU_Op[0] => Mux8.IN5
ALU_Op[0] => Mux9.IN5
ALU_Op[0] => Mux10.IN5
ALU_Op[0] => Mux11.IN5
ALU_Op[0] => Mux12.IN5
ALU_Op[0] => Mux13.IN5
ALU_Op[0] => Mux14.IN5
ALU_Op[0] => Mux15.IN5
ALU_Op[0] => Mux16.IN5
ALU_Op[0] => Mux17.IN2
ALU_Op[0] => Mux18.IN10
ALU_Op[0] => Mux19.IN8
ALU_Op[0] => Mux20.IN10
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Q_t.OUTPUTSELECT
ALU_Op[0] => Mux23.IN12
ALU_Op[0] => Mux24.IN15
ALU_Op[0] => Mux25.IN12
ALU_Op[0] => Mux26.IN15
ALU_Op[0] => Mux27.IN14
ALU_Op[0] => Mux28.IN15
ALU_Op[0] => Mux29.IN14
ALU_Op[0] => Mux30.IN13
ALU_Op[0] => Mux31.IN16
ALU_Op[0] => Mux32.IN16
ALU_Op[0] => Mux33.IN16
ALU_Op[0] => Mux34.IN16
ALU_Op[0] => Mux35.IN18
ALU_Op[0] => Mux36.IN18
ALU_Op[0] => Mux37.IN18
ALU_Op[0] => Mux38.IN18
ALU_Op[0] => Equal0.IN2
ALU_Op[1] => comb.IN1
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => B_i.OUTPUTSELECT
ALU_Op[1] => Mux8.IN4
ALU_Op[1] => Mux9.IN4
ALU_Op[1] => Mux10.IN4
ALU_Op[1] => Mux11.IN4
ALU_Op[1] => Mux12.IN4
ALU_Op[1] => Mux13.IN4
ALU_Op[1] => Mux14.IN4
ALU_Op[1] => Mux15.IN4
ALU_Op[1] => Mux16.IN4
ALU_Op[1] => Mux17.IN1
ALU_Op[1] => Mux18.IN9
ALU_Op[1] => Mux19.IN7
ALU_Op[1] => Mux20.IN9
ALU_Op[1] => Mux23.IN11
ALU_Op[1] => Mux24.IN14
ALU_Op[1] => Mux25.IN11
ALU_Op[1] => Mux26.IN14
ALU_Op[1] => Mux27.IN13
ALU_Op[1] => Mux28.IN14
ALU_Op[1] => Mux29.IN13
ALU_Op[1] => Mux30.IN12
ALU_Op[1] => Mux31.IN15
ALU_Op[1] => Mux32.IN15
ALU_Op[1] => Mux33.IN15
ALU_Op[1] => Mux34.IN15
ALU_Op[1] => Mux35.IN17
ALU_Op[1] => Mux36.IN17
ALU_Op[1] => Mux37.IN17
ALU_Op[1] => Mux38.IN17
ALU_Op[1] => Equal0.IN1
ALU_Op[2] => Mux8.IN3
ALU_Op[2] => Mux9.IN3
ALU_Op[2] => Mux10.IN3
ALU_Op[2] => Mux11.IN3
ALU_Op[2] => Mux12.IN3
ALU_Op[2] => Mux13.IN3
ALU_Op[2] => Mux14.IN3
ALU_Op[2] => Mux15.IN3
ALU_Op[2] => Mux16.IN3
ALU_Op[2] => Mux17.IN0
ALU_Op[2] => Mux18.IN8
ALU_Op[2] => Mux19.IN6
ALU_Op[2] => Mux20.IN8
ALU_Op[2] => Mux23.IN10
ALU_Op[2] => Mux24.IN13
ALU_Op[2] => Mux25.IN10
ALU_Op[2] => Mux26.IN13
ALU_Op[2] => Mux27.IN12
ALU_Op[2] => Mux28.IN13
ALU_Op[2] => Mux29.IN12
ALU_Op[2] => Mux30.IN11
ALU_Op[2] => Mux31.IN14
ALU_Op[2] => Mux32.IN14
ALU_Op[2] => Mux33.IN14
ALU_Op[2] => Mux34.IN14
ALU_Op[2] => Mux35.IN16
ALU_Op[2] => Mux36.IN16
ALU_Op[2] => Mux37.IN16
ALU_Op[2] => Mux38.IN16
ALU_Op[2] => UseCarry.IN1
ALU_Op[2] => Equal0.IN0
ALU_Op[3] => Mux23.IN9
ALU_Op[3] => Mux24.IN12
ALU_Op[3] => Mux25.IN9
ALU_Op[3] => Mux26.IN12
ALU_Op[3] => Mux27.IN11
ALU_Op[3] => Mux28.IN12
ALU_Op[3] => Mux29.IN11
ALU_Op[3] => Mux30.IN10
ALU_Op[3] => Mux31.IN13
ALU_Op[3] => Mux32.IN13
ALU_Op[3] => Mux33.IN13
ALU_Op[3] => Mux34.IN13
ALU_Op[3] => Mux35.IN15
ALU_Op[3] => Mux36.IN15
ALU_Op[3] => Mux37.IN15
ALU_Op[3] => Mux38.IN15
IR[0] => Equal5.IN0
IR[1] => Equal5.IN2
IR[2] => Equal5.IN1
IR[3] => Mux0.IN10
IR[3] => Mux1.IN10
IR[3] => Mux2.IN10
IR[3] => Mux3.IN10
IR[3] => Mux4.IN10
IR[3] => Mux5.IN10
IR[3] => Mux6.IN10
IR[3] => Mux7.IN10
IR[3] => Mux21.IN3
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Q_t.OUTPUTSELECT
IR[3] => Mux22.IN4
IR[3] => F_Out.OUTPUTSELECT
IR[4] => Mux0.IN9
IR[4] => Mux1.IN9
IR[4] => Mux2.IN9
IR[4] => Mux3.IN9
IR[4] => Mux4.IN9
IR[4] => Mux5.IN9
IR[4] => Mux6.IN9
IR[4] => Mux7.IN9
IR[4] => Mux21.IN2
IR[4] => Mux22.IN3
IR[5] => Mux0.IN8
IR[5] => Mux1.IN8
IR[5] => Mux2.IN8
IR[5] => Mux3.IN8
IR[5] => Mux4.IN8
IR[5] => Mux5.IN8
IR[5] => Mux6.IN8
IR[5] => Mux7.IN8
IR[5] => Mux21.IN1
IR[5] => Mux22.IN2
ISet[0] => ~NO_FANOUT~
ISet[1] => ~NO_FANOUT~
BusA[0] => Add0.IN10
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => Q_t.IN0
BusA[0] => LessThan0.IN8
BusA[0] => Equal2.IN8
BusA[0] => F_Out.IN1
BusA[0] => Mux21.IN9
BusA[0] => Q_t.DATAA
BusA[0] => F_Out.DATAB
BusA[0] => Mux38.IN19
BusA[1] => Add0.IN9
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => Q_t.IN0
BusA[1] => LessThan0.IN7
BusA[1] => Add3.IN14
BusA[1] => DAA_Q[1].DATAA
BusA[1] => Q_t.DATAA
BusA[1] => Mux22.IN6
BusA[1] => Mux22.IN7
BusA[1] => Mux22.IN8
BusA[1] => Mux22.IN9
BusA[2] => Add0.IN8
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => Q_t.IN0
BusA[2] => LessThan0.IN6
BusA[2] => Add3.IN13
BusA[2] => DAA_Q[2].DATAA
BusA[2] => Q_t.DATAA
BusA[2] => Q_t.DATAB
BusA[3] => Add0.IN7
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => Q_t.IN0
BusA[3] => LessThan0.IN5
BusA[3] => Add3.IN12
BusA[3] => DAA_Q[3].DATAA
BusA[3] => Q_t.DATAA
BusA[3] => Q_t.DATAB
BusA[4] => Add1.IN7
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Q_t.IN0
BusA[4] => Add3.IN11
BusA[4] => DAA_Q[4].DATAA
BusA[4] => F_Out.IN1
BusA[4] => Q_t.DATAA
BusA[4] => Q_t.DATAB
BusA[4] => Mux34.IN17
BusA[4] => Mux34.IN18
BusA[4] => Equal3.IN3
BusA[5] => Add1.IN6
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Q_t.IN0
BusA[5] => Add3.IN10
BusA[5] => DAA_Q.DATAA
BusA[5] => F_Out.IN1
BusA[5] => Q_t.DATAA
BusA[5] => Q_t.DATAB
BusA[5] => Mux25.IN13
BusA[5] => Mux25.IN14
BusA[5] => Mux33.IN17
BusA[5] => Mux33.IN18
BusA[5] => Equal3.IN2
BusA[6] => Add1.IN5
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Q_t.IN0
BusA[6] => Add3.IN9
BusA[6] => DAA_Q.DATAA
BusA[6] => F_Out.IN1
BusA[6] => Mux21.IN5
BusA[6] => Mux21.IN6
BusA[6] => Mux21.IN7
BusA[6] => Mux21.IN8
BusA[6] => Q_t.DATAB
BusA[6] => Mux32.IN17
BusA[6] => Mux32.IN18
BusA[6] => Equal3.IN1
BusA[7] => Add2.IN3
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Q_t.IN0
BusA[7] => Add3.IN8
BusA[7] => DAA_Q.DATAA
BusA[7] => F_Out.IN1
BusA[7] => Mux21.IN4
BusA[7] => Q_t.DATAB
BusA[7] => Mux22.IN5
BusA[7] => F_Out.DATAA
BusA[7] => Mux23.IN13
BusA[7] => Mux23.IN14
BusA[7] => Mux31.IN17
BusA[7] => Mux31.IN18
BusA[7] => Equal3.IN0
BusB[0] => B_i.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.DATAA
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => Q_t.IN1
BusB[0] => B_i.DATAB
BusB[1] => B_i.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.DATAA
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => Q_t.IN1
BusB[1] => B_i.DATAB
BusB[2] => B_i.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.DATAA
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => Q_t.IN1
BusB[2] => B_i.DATAB
BusB[3] => B_i.DATAA
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAB
BusB[3] => Q_t.DATAA
BusB[3] => Q_t.IN1
BusB[3] => F_Out.DATAB
BusB[3] => Q_t.IN1
BusB[3] => Q_t.IN1
BusB[3] => B_i.DATAB
BusB[4] => B_i.DATAA
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.DATAB
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => Q_t.IN1
BusB[4] => B_i.DATAB
BusB[5] => B_i.DATAA
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAB
BusB[5] => Q_t.DATAB
BusB[5] => Q_t.IN1
BusB[5] => F_Out.DATAB
BusB[5] => Q_t.IN1
BusB[5] => Q_t.IN1
BusB[5] => B_i.DATAB
BusB[6] => B_i.DATAA
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.DATAB
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => Q_t.IN1
BusB[6] => B_i.DATAB
BusB[7] => B_i.DATAA
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.DATAB
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => Q_t.IN1
BusB[7] => B_i.DATAB
F_In[0] => comb.IN1
F_In[0] => process_1.IN1
F_In[0] => F_Out.IN1
F_In[0] => Mux21.IN10
F_In[0] => Mux22.IN10
F_In[0] => Mux30.IN14
F_In[0] => Mux30.IN15
F_In[0] => Mux30.IN16
F_In[0] => Mux30.IN17
F_In[0] => Mux30.IN18
F_In[0] => Mux30.IN19
F_In[1] => Mux29.IN15
F_In[1] => Mux29.IN16
F_In[1] => Mux29.IN17
F_In[1] => Mux29.IN18
F_In[1] => Mux29.IN19
F_In[2] => Mux17.IN3
F_In[2] => Mux17.IN4
F_In[2] => Mux17.IN5
F_In[2] => F_Out.DATAB
F_In[2] => Mux28.IN16
F_In[2] => Mux28.IN17
F_In[2] => Mux28.IN18
F_In[2] => Mux28.IN19
F_In[3] => Mux27.IN15
F_In[3] => Mux27.IN16
F_In[3] => Mux27.IN17
F_In[3] => Mux27.IN18
F_In[4] => F_Out.DATAB
F_In[4] => process_1.IN1
F_In[4] => F_Out.DATAA
F_In[4] => Mux26.IN16
F_In[4] => Mux26.IN17
F_In[4] => Mux26.IN18
F_In[4] => Mux26.IN19
F_In[5] => Mux25.IN15
F_In[5] => Mux25.IN16
F_In[5] => Mux25.IN17
F_In[5] => Mux25.IN18
F_In[6] => F_Out.DATAB
F_In[6] => F_Out.DATAB
F_In[6] => Mux24.IN16
F_In[6] => Mux24.IN17
F_In[6] => Mux24.IN18
F_In[6] => Mux24.IN19
F_In[7] => F_Out.DATAB
F_In[7] => Mux23.IN15
F_In[7] => Mux23.IN16
F_In[7] => Mux23.IN17
F_In[7] => Mux23.IN18
Q[0] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
F_Out[0] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
F_Out[1] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
F_Out[2] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
F_Out[3] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
F_Out[4] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
F_Out[5] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
F_Out[6] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
F_Out[7] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|T8080se:CPU|T80:u0|T80_Reg:Regs
Clk => RegsL[7][0].CLK
Clk => RegsL[7][1].CLK
Clk => RegsL[7][2].CLK
Clk => RegsL[7][3].CLK
Clk => RegsL[7][4].CLK
Clk => RegsL[7][5].CLK
Clk => RegsL[7][6].CLK
Clk => RegsL[7][7].CLK
Clk => RegsL[6][0].CLK
Clk => RegsL[6][1].CLK
Clk => RegsL[6][2].CLK
Clk => RegsL[6][3].CLK
Clk => RegsL[6][4].CLK
Clk => RegsL[6][5].CLK
Clk => RegsL[6][6].CLK
Clk => RegsL[6][7].CLK
Clk => RegsL[5][0].CLK
Clk => RegsL[5][1].CLK
Clk => RegsL[5][2].CLK
Clk => RegsL[5][3].CLK
Clk => RegsL[5][4].CLK
Clk => RegsL[5][5].CLK
Clk => RegsL[5][6].CLK
Clk => RegsL[5][7].CLK
Clk => RegsL[4][0].CLK
Clk => RegsL[4][1].CLK
Clk => RegsL[4][2].CLK
Clk => RegsL[4][3].CLK
Clk => RegsL[4][4].CLK
Clk => RegsL[4][5].CLK
Clk => RegsL[4][6].CLK
Clk => RegsL[4][7].CLK
Clk => RegsL[3][0].CLK
Clk => RegsL[3][1].CLK
Clk => RegsL[3][2].CLK
Clk => RegsL[3][3].CLK
Clk => RegsL[3][4].CLK
Clk => RegsL[3][5].CLK
Clk => RegsL[3][6].CLK
Clk => RegsL[3][7].CLK
Clk => RegsL[2][0].CLK
Clk => RegsL[2][1].CLK
Clk => RegsL[2][2].CLK
Clk => RegsL[2][3].CLK
Clk => RegsL[2][4].CLK
Clk => RegsL[2][5].CLK
Clk => RegsL[2][6].CLK
Clk => RegsL[2][7].CLK
Clk => RegsL[1][0].CLK
Clk => RegsL[1][1].CLK
Clk => RegsL[1][2].CLK
Clk => RegsL[1][3].CLK
Clk => RegsL[1][4].CLK
Clk => RegsL[1][5].CLK
Clk => RegsL[1][6].CLK
Clk => RegsL[1][7].CLK
Clk => RegsL[0][0].CLK
Clk => RegsL[0][1].CLK
Clk => RegsL[0][2].CLK
Clk => RegsL[0][3].CLK
Clk => RegsL[0][4].CLK
Clk => RegsL[0][5].CLK
Clk => RegsL[0][6].CLK
Clk => RegsL[0][7].CLK
Clk => RegsH[7][0].CLK
Clk => RegsH[7][1].CLK
Clk => RegsH[7][2].CLK
Clk => RegsH[7][3].CLK
Clk => RegsH[7][4].CLK
Clk => RegsH[7][5].CLK
Clk => RegsH[7][6].CLK
Clk => RegsH[7][7].CLK
Clk => RegsH[6][0].CLK
Clk => RegsH[6][1].CLK
Clk => RegsH[6][2].CLK
Clk => RegsH[6][3].CLK
Clk => RegsH[6][4].CLK
Clk => RegsH[6][5].CLK
Clk => RegsH[6][6].CLK
Clk => RegsH[6][7].CLK
Clk => RegsH[5][0].CLK
Clk => RegsH[5][1].CLK
Clk => RegsH[5][2].CLK
Clk => RegsH[5][3].CLK
Clk => RegsH[5][4].CLK
Clk => RegsH[5][5].CLK
Clk => RegsH[5][6].CLK
Clk => RegsH[5][7].CLK
Clk => RegsH[4][0].CLK
Clk => RegsH[4][1].CLK
Clk => RegsH[4][2].CLK
Clk => RegsH[4][3].CLK
Clk => RegsH[4][4].CLK
Clk => RegsH[4][5].CLK
Clk => RegsH[4][6].CLK
Clk => RegsH[4][7].CLK
Clk => RegsH[3][0].CLK
Clk => RegsH[3][1].CLK
Clk => RegsH[3][2].CLK
Clk => RegsH[3][3].CLK
Clk => RegsH[3][4].CLK
Clk => RegsH[3][5].CLK
Clk => RegsH[3][6].CLK
Clk => RegsH[3][7].CLK
Clk => RegsH[2][0].CLK
Clk => RegsH[2][1].CLK
Clk => RegsH[2][2].CLK
Clk => RegsH[2][3].CLK
Clk => RegsH[2][4].CLK
Clk => RegsH[2][5].CLK
Clk => RegsH[2][6].CLK
Clk => RegsH[2][7].CLK
Clk => RegsH[1][0].CLK
Clk => RegsH[1][1].CLK
Clk => RegsH[1][2].CLK
Clk => RegsH[1][3].CLK
Clk => RegsH[1][4].CLK
Clk => RegsH[1][5].CLK
Clk => RegsH[1][6].CLK
Clk => RegsH[1][7].CLK
Clk => RegsH[0][0].CLK
Clk => RegsH[0][1].CLK
Clk => RegsH[0][2].CLK
Clk => RegsH[0][3].CLK
Clk => RegsH[0][4].CLK
Clk => RegsH[0][5].CLK
Clk => RegsH[0][6].CLK
Clk => RegsH[0][7].CLK
CEN => RegsL[7][0].ENA
CEN => RegsL[7][1].ENA
CEN => RegsL[7][2].ENA
CEN => RegsL[7][3].ENA
CEN => RegsL[7][4].ENA
CEN => RegsL[7][5].ENA
CEN => RegsL[7][6].ENA
CEN => RegsL[7][7].ENA
CEN => RegsL[6][0].ENA
CEN => RegsL[6][1].ENA
CEN => RegsL[6][2].ENA
CEN => RegsL[6][3].ENA
CEN => RegsL[6][4].ENA
CEN => RegsL[6][5].ENA
CEN => RegsL[6][6].ENA
CEN => RegsL[6][7].ENA
CEN => RegsL[5][0].ENA
CEN => RegsL[5][1].ENA
CEN => RegsL[5][2].ENA
CEN => RegsL[5][3].ENA
CEN => RegsL[5][4].ENA
CEN => RegsL[5][5].ENA
CEN => RegsL[5][6].ENA
CEN => RegsL[5][7].ENA
CEN => RegsL[4][0].ENA
CEN => RegsL[4][1].ENA
CEN => RegsL[4][2].ENA
CEN => RegsL[4][3].ENA
CEN => RegsL[4][4].ENA
CEN => RegsL[4][5].ENA
CEN => RegsL[4][6].ENA
CEN => RegsL[4][7].ENA
CEN => RegsL[3][0].ENA
CEN => RegsL[3][1].ENA
CEN => RegsL[3][2].ENA
CEN => RegsL[3][3].ENA
CEN => RegsL[3][4].ENA
CEN => RegsL[3][5].ENA
CEN => RegsL[3][6].ENA
CEN => RegsL[3][7].ENA
CEN => RegsL[2][0].ENA
CEN => RegsL[2][1].ENA
CEN => RegsL[2][2].ENA
CEN => RegsL[2][3].ENA
CEN => RegsL[2][4].ENA
CEN => RegsL[2][5].ENA
CEN => RegsL[2][6].ENA
CEN => RegsL[2][7].ENA
CEN => RegsL[1][0].ENA
CEN => RegsL[1][1].ENA
CEN => RegsL[1][2].ENA
CEN => RegsL[1][3].ENA
CEN => RegsL[1][4].ENA
CEN => RegsL[1][5].ENA
CEN => RegsL[1][6].ENA
CEN => RegsL[1][7].ENA
CEN => RegsL[0][0].ENA
CEN => RegsL[0][1].ENA
CEN => RegsL[0][2].ENA
CEN => RegsL[0][3].ENA
CEN => RegsL[0][4].ENA
CEN => RegsL[0][5].ENA
CEN => RegsL[0][6].ENA
CEN => RegsL[0][7].ENA
CEN => RegsH[7][0].ENA
CEN => RegsH[7][1].ENA
CEN => RegsH[7][2].ENA
CEN => RegsH[7][3].ENA
CEN => RegsH[7][4].ENA
CEN => RegsH[7][5].ENA
CEN => RegsH[7][6].ENA
CEN => RegsH[7][7].ENA
CEN => RegsH[6][0].ENA
CEN => RegsH[6][1].ENA
CEN => RegsH[6][2].ENA
CEN => RegsH[6][3].ENA
CEN => RegsH[6][4].ENA
CEN => RegsH[6][5].ENA
CEN => RegsH[6][6].ENA
CEN => RegsH[6][7].ENA
CEN => RegsH[5][0].ENA
CEN => RegsH[5][1].ENA
CEN => RegsH[5][2].ENA
CEN => RegsH[5][3].ENA
CEN => RegsH[5][4].ENA
CEN => RegsH[5][5].ENA
CEN => RegsH[5][6].ENA
CEN => RegsH[5][7].ENA
CEN => RegsH[4][0].ENA
CEN => RegsH[4][1].ENA
CEN => RegsH[4][2].ENA
CEN => RegsH[4][3].ENA
CEN => RegsH[4][4].ENA
CEN => RegsH[4][5].ENA
CEN => RegsH[4][6].ENA
CEN => RegsH[4][7].ENA
CEN => RegsH[3][0].ENA
CEN => RegsH[3][1].ENA
CEN => RegsH[3][2].ENA
CEN => RegsH[3][3].ENA
CEN => RegsH[3][4].ENA
CEN => RegsH[3][5].ENA
CEN => RegsH[3][6].ENA
CEN => RegsH[3][7].ENA
CEN => RegsH[2][0].ENA
CEN => RegsH[2][1].ENA
CEN => RegsH[2][2].ENA
CEN => RegsH[2][3].ENA
CEN => RegsH[2][4].ENA
CEN => RegsH[2][5].ENA
CEN => RegsH[2][6].ENA
CEN => RegsH[2][7].ENA
CEN => RegsH[1][0].ENA
CEN => RegsH[1][1].ENA
CEN => RegsH[1][2].ENA
CEN => RegsH[1][3].ENA
CEN => RegsH[1][4].ENA
CEN => RegsH[1][5].ENA
CEN => RegsH[1][6].ENA
CEN => RegsH[1][7].ENA
CEN => RegsH[0][0].ENA
CEN => RegsH[0][1].ENA
CEN => RegsH[0][2].ENA
CEN => RegsH[0][3].ENA
CEN => RegsH[0][4].ENA
CEN => RegsH[0][5].ENA
CEN => RegsH[0][6].ENA
CEN => RegsH[0][7].ENA
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEH => RegsH.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
WEL => RegsL.OUTPUTSELECT
AddrA[0] => Decoder0.IN2
AddrA[0] => Mux0.IN2
AddrA[0] => Mux1.IN2
AddrA[0] => Mux2.IN2
AddrA[0] => Mux3.IN2
AddrA[0] => Mux4.IN2
AddrA[0] => Mux5.IN2
AddrA[0] => Mux6.IN2
AddrA[0] => Mux7.IN2
AddrA[0] => Mux8.IN2
AddrA[0] => Mux9.IN2
AddrA[0] => Mux10.IN2
AddrA[0] => Mux11.IN2
AddrA[0] => Mux12.IN2
AddrA[0] => Mux13.IN2
AddrA[0] => Mux14.IN2
AddrA[0] => Mux15.IN2
AddrA[1] => Decoder0.IN1
AddrA[1] => Mux0.IN1
AddrA[1] => Mux1.IN1
AddrA[1] => Mux2.IN1
AddrA[1] => Mux3.IN1
AddrA[1] => Mux4.IN1
AddrA[1] => Mux5.IN1
AddrA[1] => Mux6.IN1
AddrA[1] => Mux7.IN1
AddrA[1] => Mux8.IN1
AddrA[1] => Mux9.IN1
AddrA[1] => Mux10.IN1
AddrA[1] => Mux11.IN1
AddrA[1] => Mux12.IN1
AddrA[1] => Mux13.IN1
AddrA[1] => Mux14.IN1
AddrA[1] => Mux15.IN1
AddrA[2] => Decoder0.IN0
AddrA[2] => Mux0.IN0
AddrA[2] => Mux1.IN0
AddrA[2] => Mux2.IN0
AddrA[2] => Mux3.IN0
AddrA[2] => Mux4.IN0
AddrA[2] => Mux5.IN0
AddrA[2] => Mux6.IN0
AddrA[2] => Mux7.IN0
AddrA[2] => Mux8.IN0
AddrA[2] => Mux9.IN0
AddrA[2] => Mux10.IN0
AddrA[2] => Mux11.IN0
AddrA[2] => Mux12.IN0
AddrA[2] => Mux13.IN0
AddrA[2] => Mux14.IN0
AddrA[2] => Mux15.IN0
AddrB[0] => Mux16.IN2
AddrB[0] => Mux17.IN2
AddrB[0] => Mux18.IN2
AddrB[0] => Mux19.IN2
AddrB[0] => Mux20.IN2
AddrB[0] => Mux21.IN2
AddrB[0] => Mux22.IN2
AddrB[0] => Mux23.IN2
AddrB[0] => Mux24.IN2
AddrB[0] => Mux25.IN2
AddrB[0] => Mux26.IN2
AddrB[0] => Mux27.IN2
AddrB[0] => Mux28.IN2
AddrB[0] => Mux29.IN2
AddrB[0] => Mux30.IN2
AddrB[0] => Mux31.IN2
AddrB[1] => Mux16.IN1
AddrB[1] => Mux17.IN1
AddrB[1] => Mux18.IN1
AddrB[1] => Mux19.IN1
AddrB[1] => Mux20.IN1
AddrB[1] => Mux21.IN1
AddrB[1] => Mux22.IN1
AddrB[1] => Mux23.IN1
AddrB[1] => Mux24.IN1
AddrB[1] => Mux25.IN1
AddrB[1] => Mux26.IN1
AddrB[1] => Mux27.IN1
AddrB[1] => Mux28.IN1
AddrB[1] => Mux29.IN1
AddrB[1] => Mux30.IN1
AddrB[1] => Mux31.IN1
AddrB[2] => Mux16.IN0
AddrB[2] => Mux17.IN0
AddrB[2] => Mux18.IN0
AddrB[2] => Mux19.IN0
AddrB[2] => Mux20.IN0
AddrB[2] => Mux21.IN0
AddrB[2] => Mux22.IN0
AddrB[2] => Mux23.IN0
AddrB[2] => Mux24.IN0
AddrB[2] => Mux25.IN0
AddrB[2] => Mux26.IN0
AddrB[2] => Mux27.IN0
AddrB[2] => Mux28.IN0
AddrB[2] => Mux29.IN0
AddrB[2] => Mux30.IN0
AddrB[2] => Mux31.IN0
AddrC[0] => Mux32.IN2
AddrC[0] => Mux33.IN2
AddrC[0] => Mux34.IN2
AddrC[0] => Mux35.IN2
AddrC[0] => Mux36.IN2
AddrC[0] => Mux37.IN2
AddrC[0] => Mux38.IN2
AddrC[0] => Mux39.IN2
AddrC[0] => Mux40.IN2
AddrC[0] => Mux41.IN2
AddrC[0] => Mux42.IN2
AddrC[0] => Mux43.IN2
AddrC[0] => Mux44.IN2
AddrC[0] => Mux45.IN2
AddrC[0] => Mux46.IN2
AddrC[0] => Mux47.IN2
AddrC[1] => Mux32.IN1
AddrC[1] => Mux33.IN1
AddrC[1] => Mux34.IN1
AddrC[1] => Mux35.IN1
AddrC[1] => Mux36.IN1
AddrC[1] => Mux37.IN1
AddrC[1] => Mux38.IN1
AddrC[1] => Mux39.IN1
AddrC[1] => Mux40.IN1
AddrC[1] => Mux41.IN1
AddrC[1] => Mux42.IN1
AddrC[1] => Mux43.IN1
AddrC[1] => Mux44.IN1
AddrC[1] => Mux45.IN1
AddrC[1] => Mux46.IN1
AddrC[1] => Mux47.IN1
AddrC[2] => Mux32.IN0
AddrC[2] => Mux33.IN0
AddrC[2] => Mux34.IN0
AddrC[2] => Mux35.IN0
AddrC[2] => Mux36.IN0
AddrC[2] => Mux37.IN0
AddrC[2] => Mux38.IN0
AddrC[2] => Mux39.IN0
AddrC[2] => Mux40.IN0
AddrC[2] => Mux41.IN0
AddrC[2] => Mux42.IN0
AddrC[2] => Mux43.IN0
AddrC[2] => Mux44.IN0
AddrC[2] => Mux45.IN0
AddrC[2] => Mux46.IN0
AddrC[2] => Mux47.IN0
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[0] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[1] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[2] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[3] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[4] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[5] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[6] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIH[7] => RegsH.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[0] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[1] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[2] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[3] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[4] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[5] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[6] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DIL[7] => RegsL.DATAB
DOAH[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
DOAH[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
DOAH[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
DOAH[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
DOAH[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
DOAH[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
DOAH[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
DOAH[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
DOAL[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
DOAL[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
DOAL[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
DOAL[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
DOAL[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
DOAL[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
DOAL[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
DOAL[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
DOBH[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
DOBH[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
DOBH[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
DOBH[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
DOBH[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
DOBH[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
DOBH[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
DOBH[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
DOBL[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
DOBL[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
DOBL[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
DOBL[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
DOBL[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
DOBL[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
DOBL[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
DOBL[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
DOCH[0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
DOCH[1] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
DOCH[2] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
DOCH[3] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
DOCH[4] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
DOCH[5] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
DOCH[6] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
DOCH[7] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
DOCL[0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
DOCL[1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
DOCL[2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
DOCL[3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
DOCL[4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
DOCL[5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
DOCL[6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
DOCL[7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|lpm_rom0:bootrom
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|vector06cc|lpm_rom0:bootrom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tb81:auto_generated.address_a[0]
address_a[1] => altsyncram_tb81:auto_generated.address_a[1]
address_a[2] => altsyncram_tb81:auto_generated.address_a[2]
address_a[3] => altsyncram_tb81:auto_generated.address_a[3]
address_a[4] => altsyncram_tb81:auto_generated.address_a[4]
address_a[5] => altsyncram_tb81:auto_generated.address_a[5]
address_a[6] => altsyncram_tb81:auto_generated.address_a[6]
address_a[7] => altsyncram_tb81:auto_generated.address_a[7]
address_a[8] => altsyncram_tb81:auto_generated.address_a[8]
address_a[9] => altsyncram_tb81:auto_generated.address_a[9]
address_a[10] => altsyncram_tb81:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tb81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tb81:auto_generated.q_a[0]
q_a[1] <= altsyncram_tb81:auto_generated.q_a[1]
q_a[2] <= altsyncram_tb81:auto_generated.q_a[2]
q_a[3] <= altsyncram_tb81:auto_generated.q_a[3]
q_a[4] <= altsyncram_tb81:auto_generated.q_a[4]
q_a[5] <= altsyncram_tb81:auto_generated.q_a[5]
q_a[6] <= altsyncram_tb81:auto_generated.q_a[6]
q_a[7] <= altsyncram_tb81:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vector06cc|lpm_rom0:bootrom|altsyncram:altsyncram_component|altsyncram_tb81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|vector06cc|sram_map:sram_map
SRAM_ADDR[0] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] <= SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_WE_N <= SRAM_WE_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N <= SRAM_UB_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N <= SRAM_LB_N.DB_MAX_OUTPUT_PORT_TYPE
set_dq_to_dout => SRAM_DQ[7].IN0
set_dq_to_dout => SRAM_DQ[15].IN0
memwr_n => SRAM_WE_N.DATAA
abus[0] => SRAM_LB_N.DATAA
abus[0] => din.OUTPUTSELECT
abus[0] => din.OUTPUTSELECT
abus[0] => din.OUTPUTSELECT
abus[0] => din.OUTPUTSELECT
abus[0] => din.OUTPUTSELECT
abus[0] => din.OUTPUTSELECT
abus[0] => din.OUTPUTSELECT
abus[0] => din.OUTPUTSELECT
abus[0] => SRAM_DQ[15].IN1
abus[0] => SRAM_DQ[7].IN1
abus[0] => SRAM_UB_N.DATAA
abus[1] => SRAM_ADDR.DATAA
abus[2] => SRAM_ADDR.DATAA
abus[3] => SRAM_ADDR.DATAA
abus[4] => SRAM_ADDR.DATAA
abus[5] => SRAM_ADDR.DATAA
abus[6] => SRAM_ADDR.DATAA
abus[7] => SRAM_ADDR.DATAA
abus[8] => SRAM_ADDR.DATAA
abus[9] => SRAM_ADDR.DATAA
abus[10] => SRAM_ADDR.DATAA
abus[11] => SRAM_ADDR.DATAA
abus[12] => SRAM_ADDR.DATAA
abus[13] => SRAM_ADDR.DATAA
abus[14] => SRAM_ADDR.DATAA
abus[15] => SRAM_ADDR.DATAA
dout[0] => SRAM_DQ[0].DATAA
dout[0] => SRAM_DQ[8].DATAA
dout[1] => SRAM_DQ[1].DATAA
dout[1] => SRAM_DQ[9].DATAA
dout[2] => SRAM_DQ[2].DATAA
dout[2] => SRAM_DQ[10].DATAA
dout[3] => SRAM_DQ[3].DATAA
dout[3] => SRAM_DQ[11].DATAA
dout[4] => SRAM_DQ[4].DATAA
dout[4] => SRAM_DQ[12].DATAA
dout[5] => SRAM_DQ[5].DATAA
dout[5] => SRAM_DQ[13].DATAA
dout[6] => SRAM_DQ[6].DATAA
dout[6] => SRAM_DQ[14].DATAA
dout[7] => SRAM_DQ[7].DATAA
dout[7] => SRAM_DQ[15].DATAA
din[0] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[1] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[2] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[3] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[4] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[5] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[6] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[7] <= din.DB_MAX_OUTPUT_PORT_TYPE
ramdisk_page[0] => SRAM_ADDR.DATAA
ramdisk_page[1] => SRAM_ADDR.DATAA
ramdisk_page[2] => SRAM_ADDR.DATAA
jtag_addr[0] => SRAM_ADDR.DATAB
jtag_addr[1] => SRAM_ADDR.DATAB
jtag_addr[2] => SRAM_ADDR.DATAB
jtag_addr[3] => SRAM_ADDR.DATAB
jtag_addr[4] => SRAM_ADDR.DATAB
jtag_addr[5] => SRAM_ADDR.DATAB
jtag_addr[6] => SRAM_ADDR.DATAB
jtag_addr[7] => SRAM_ADDR.DATAB
jtag_addr[8] => SRAM_ADDR.DATAB
jtag_addr[9] => SRAM_ADDR.DATAB
jtag_addr[10] => SRAM_ADDR.DATAB
jtag_addr[11] => SRAM_ADDR.DATAB
jtag_addr[12] => SRAM_ADDR.DATAB
jtag_addr[13] => SRAM_ADDR.DATAB
jtag_addr[14] => SRAM_ADDR.DATAB
jtag_addr[15] => SRAM_ADDR.DATAB
jtag_addr[16] => SRAM_ADDR.DATAB
jtag_addr[17] => SRAM_ADDR.DATAB
jtag_din[0] => SRAM_DQ[0].DATAB
jtag_din[1] => SRAM_DQ[1].DATAB
jtag_din[2] => SRAM_DQ[2].DATAB
jtag_din[3] => SRAM_DQ[3].DATAB
jtag_din[4] => SRAM_DQ[4].DATAB
jtag_din[5] => SRAM_DQ[5].DATAB
jtag_din[6] => SRAM_DQ[6].DATAB
jtag_din[7] => SRAM_DQ[7].DATAB
jtag_din[8] => SRAM_DQ[8].DATAB
jtag_din[9] => SRAM_DQ[9].DATAB
jtag_din[10] => SRAM_DQ[10].DATAB
jtag_din[11] => SRAM_DQ[11].DATAB
jtag_din[12] => SRAM_DQ[12].DATAB
jtag_din[13] => SRAM_DQ[13].DATAB
jtag_din[14] => SRAM_DQ[14].DATAB
jtag_din[15] => SRAM_DQ[15].DATAB
jtag_do[0] <= jtag_do[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_do[1] <= jtag_do[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_do[2] <= jtag_do[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_do[3] <= jtag_do[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_do[4] <= jtag_do[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_do[5] <= jtag_do[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_do[6] <= jtag_do[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_do[7] <= jtag_do[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_do[8] <= jtag_do[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_do[9] <= jtag_do[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_do[10] <= jtag_do[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_do[11] <= jtag_do[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_do[12] <= jtag_do[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_do[13] <= jtag_do[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_do[14] <= jtag_do[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_do[15] <= jtag_do[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_jtag => SRAM_ADDR.OUTPUTSELECT
jtag_jtag => SRAM_ADDR.OUTPUTSELECT
jtag_jtag => SRAM_ADDR.OUTPUTSELECT
jtag_jtag => SRAM_ADDR.OUTPUTSELECT
jtag_jtag => SRAM_ADDR.OUTPUTSELECT
jtag_jtag => SRAM_ADDR.OUTPUTSELECT
jtag_jtag => SRAM_ADDR.OUTPUTSELECT
jtag_jtag => SRAM_ADDR.OUTPUTSELECT
jtag_jtag => SRAM_ADDR.OUTPUTSELECT
jtag_jtag => SRAM_ADDR.OUTPUTSELECT
jtag_jtag => SRAM_ADDR.OUTPUTSELECT
jtag_jtag => SRAM_ADDR.OUTPUTSELECT
jtag_jtag => SRAM_ADDR.OUTPUTSELECT
jtag_jtag => SRAM_ADDR.OUTPUTSELECT
jtag_jtag => SRAM_ADDR.OUTPUTSELECT
jtag_jtag => SRAM_ADDR.OUTPUTSELECT
jtag_jtag => SRAM_ADDR.OUTPUTSELECT
jtag_jtag => SRAM_ADDR.OUTPUTSELECT
jtag_jtag => SRAM_UB_N.OUTPUTSELECT
jtag_jtag => SRAM_LB_N.OUTPUTSELECT
jtag_jtag => SRAM_WE_N.OUTPUTSELECT
jtag_jtag => always0.IN0
jtag_nwe => SRAM_WE_N.DATAB
jtag_nwe => always0.IN1


|vector06cc|kvaz:ramdisk
clk => control_reg[0].CLK
clk => control_reg[1].CLK
clk => control_reg[2].CLK
clk => control_reg[3].CLK
clk => control_reg[4].CLK
clk => control_reg[5].CLK
clk => control_reg[6].CLK
clk => control_reg[7].CLK
clke => always0.IN0
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
reset => control_reg.OUTPUTSELECT
address[0] => ~NO_FANOUT~
address[1] => ~NO_FANOUT~
address[2] => ~NO_FANOUT~
address[3] => ~NO_FANOUT~
address[4] => ~NO_FANOUT~
address[5] => ~NO_FANOUT~
address[6] => ~NO_FANOUT~
address[7] => ~NO_FANOUT~
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => Equal0.IN3
address[12] => Equal1.IN2
address[12] => Equal2.IN3
address[12] => Equal3.IN2
address[13] => Equal0.IN1
address[13] => Equal1.IN1
address[13] => Equal2.IN2
address[13] => Equal3.IN3
address[14] => Equal0.IN2
address[14] => Equal1.IN3
address[14] => Equal2.IN1
address[14] => Equal3.IN1
address[15] => Equal0.IN0
address[15] => Equal1.IN0
address[15] => Equal2.IN0
address[15] => Equal3.IN0
select => always0.IN1
data_in[0] => control_reg.DATAB
data_in[1] => control_reg.DATAB
data_in[2] => control_reg.DATAB
data_in[3] => control_reg.DATAB
data_in[4] => control_reg.DATAB
data_in[5] => control_reg.DATAB
data_in[6] => control_reg.DATAB
data_in[7] => control_reg.DATAB
stack => comb.IN1
memwr => comb.IN0
memrd => comb.IN1
bigram_addr[0] <= bigram_addr.DB_MAX_OUTPUT_PORT_TYPE
bigram_addr[1] <= bigram_addr.DB_MAX_OUTPUT_PORT_TYPE
bigram_addr[2] <= bigram_addr.DB_MAX_OUTPUT_PORT_TYPE
debug[0] <= control_reg[0].DB_MAX_OUTPUT_PORT_TYPE
debug[1] <= control_reg[1].DB_MAX_OUTPUT_PORT_TYPE
debug[2] <= control_reg[2].DB_MAX_OUTPUT_PORT_TYPE
debug[3] <= control_reg[3].DB_MAX_OUTPUT_PORT_TYPE
debug[4] <= control_reg[4].DB_MAX_OUTPUT_PORT_TYPE
debug[5] <= control_reg[5].DB_MAX_OUTPUT_PORT_TYPE
debug[6] <= control_reg[6].DB_MAX_OUTPUT_PORT_TYPE
debug[7] <= control_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|video:vidi
clk24 => clk24.IN5
ce12 => ce12.IN3
ce6 => ce6.IN1
ce6x => ~NO_FANOUT~
video_slice => video_slice.IN1
pipe_ab => pipe_ab.IN1
mode512 => xcoloridx.OUTPUTSELECT
mode512 => xcoloridx.OUTPUTSELECT
mode512 => xcoloridx.OUTPUTSELECT
mode512 => xcoloridx.OUTPUTSELECT
mode512 => testpin[0].DATAIN
SRAM_DQ[0] => SRAM_DQ[0].IN1
SRAM_DQ[1] => SRAM_DQ[1].IN1
SRAM_DQ[2] => SRAM_DQ[2].IN1
SRAM_DQ[3] => SRAM_DQ[3].IN1
SRAM_DQ[4] => SRAM_DQ[4].IN1
SRAM_DQ[5] => SRAM_DQ[5].IN1
SRAM_DQ[6] => SRAM_DQ[6].IN1
SRAM_DQ[7] => SRAM_DQ[7].IN1
SRAM_ADDR[0] <= framebuffer:winrar.SRAM_ADDR
SRAM_ADDR[1] <= framebuffer:winrar.SRAM_ADDR
SRAM_ADDR[2] <= framebuffer:winrar.SRAM_ADDR
SRAM_ADDR[3] <= framebuffer:winrar.SRAM_ADDR
SRAM_ADDR[4] <= framebuffer:winrar.SRAM_ADDR
SRAM_ADDR[5] <= framebuffer:winrar.SRAM_ADDR
SRAM_ADDR[6] <= framebuffer:winrar.SRAM_ADDR
SRAM_ADDR[7] <= framebuffer:winrar.SRAM_ADDR
SRAM_ADDR[8] <= framebuffer:winrar.SRAM_ADDR
SRAM_ADDR[9] <= framebuffer:winrar.SRAM_ADDR
SRAM_ADDR[10] <= framebuffer:winrar.SRAM_ADDR
SRAM_ADDR[11] <= framebuffer:winrar.SRAM_ADDR
SRAM_ADDR[12] <= framebuffer:winrar.SRAM_ADDR
SRAM_ADDR[13] <= framebuffer:winrar.SRAM_ADDR
SRAM_ADDR[14] <= framebuffer:winrar.SRAM_ADDR
SRAM_ADDR[15] <= framebuffer:winrar.SRAM_ADDR
hsync <= hsync.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vga_refresh:refresher.vsync
osd_hsync <= osd_hsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
osd_vsync <= osd_vsync~reg0.DB_MAX_OUTPUT_PORT_TYPE
coloridx[0] <= coloridx.DB_MAX_OUTPUT_PORT_TYPE
coloridx[1] <= coloridx.DB_MAX_OUTPUT_PORT_TYPE
coloridx[2] <= coloridx.DB_MAX_OUTPUT_PORT_TYPE
coloridx[3] <= coloridx.DB_MAX_OUTPUT_PORT_TYPE
realcolor_in[0] => realcolor_in[0].IN2
realcolor_in[1] => realcolor_in[1].IN2
realcolor_in[2] => realcolor_in[2].IN2
realcolor_in[3] => realcolor_in[3].IN2
realcolor_in[4] => realcolor_in[4].IN2
realcolor_in[5] => realcolor_in[5].IN2
realcolor_in[6] => realcolor_in[6].IN2
realcolor_in[7] => realcolor_in[7].IN2
realcolor_out[0] <= realcolor_out.DB_MAX_OUTPUT_PORT_TYPE
realcolor_out[1] <= realcolor_out.DB_MAX_OUTPUT_PORT_TYPE
realcolor_out[2] <= realcolor_out.DB_MAX_OUTPUT_PORT_TYPE
realcolor_out[3] <= realcolor_out.DB_MAX_OUTPUT_PORT_TYPE
realcolor_out[4] <= realcolor_out.DB_MAX_OUTPUT_PORT_TYPE
realcolor_out[5] <= realcolor_out.DB_MAX_OUTPUT_PORT_TYPE
realcolor_out[6] <= realcolor_out.DB_MAX_OUTPUT_PORT_TYPE
realcolor_out[7] <= realcolor_out.DB_MAX_OUTPUT_PORT_TYPE
retrace <= vga_refresh:refresher.retrace
video_scroll_reg[0] => video_scroll_reg[0].IN1
video_scroll_reg[1] => video_scroll_reg[1].IN1
video_scroll_reg[2] => video_scroll_reg[2].IN1
video_scroll_reg[3] => video_scroll_reg[3].IN1
video_scroll_reg[4] => video_scroll_reg[4].IN1
video_scroll_reg[5] => video_scroll_reg[5].IN1
video_scroll_reg[6] => video_scroll_reg[6].IN1
video_scroll_reg[7] => video_scroll_reg[7].IN1
border_idx[0] => coloridx.DATAB
border_idx[1] => coloridx.DATAB
border_idx[2] => coloridx.DATAB
border_idx[3] => coloridx.DATAB
testpin[0] <= mode512.DB_MAX_OUTPUT_PORT_TYPE
testpin[1] <= reset_line.DB_MAX_OUTPUT_PORT_TYPE
testpin[2] <= wren_line1.DB_MAX_OUTPUT_PORT_TYPE
testpin[3] <= reset_line.DB_MAX_OUTPUT_PORT_TYPE
clk4fsc => tv_phase0[0].CLK
clk4fsc => tv_phase0[1].CLK
clk4fsc => tv_phase0[2].CLK
clk4fsc => tv_phase[0].CLK
clk4fsc => tv_phase[1].CLK
clk4fsc => tv_phase[2].CLK
tv_mode[0] => comb.OUTPUTSELECT
tv_mode[0] => osd_vsync.OUTPUTSELECT
tv_mode[0] => always2.IN0
tv_mode[1] => pal_fieldalt.IN1
tv_sync <= tv_sync.DB_MAX_OUTPUT_PORT_TYPE
tv_luma[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
tv_luma[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
tv_luma[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
tv_luma[3] <= tv_luma.DB_MAX_OUTPUT_PORT_TYPE
tv_luma[4] <= <GND>
tv_luma[5] <= <GND>
tv_luma[6] <= <GND>
tv_luma[7] <= <GND>
tv_chroma[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
tv_chroma[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
tv_chroma[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
tv_chroma[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
tv_chroma[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
tv_chroma[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
tv_chroma[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
tv_chroma[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
tv_test[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
tv_test[1] <= <GND>
tv_test[2] <= <GND>
tv_test[3] <= <GND>
tv_test[4] <= <GND>
tv_test[5] <= <GND>
tv_test[6] <= <GND>
tv_test[7] <= <GND>
tv_osd_fg => comb.DATAB
tv_osd_fg => comb.DATAB
tv_osd_fg => comb.DATAB
tv_osd_fg => comb.DATAB
tv_osd_fg => comb.DATAB
tv_osd_bg => ~NO_FANOUT~
tv_osd_on => comb.IN0
tv_osd_on => comb.IN0
tv_osd_on => comb.IN0
tv_osd_on => comb.OUTPUTSELECT
tv_osd_on => comb.OUTPUTSELECT
tv_osd_on => comb.OUTPUTSELECT
tv_osd_on => comb.OUTPUTSELECT
tv_osd_on => comb.OUTPUTSELECT
tv_osd_on => comb.OUTPUTSELECT
tv_osd_on => comb.OUTPUTSELECT
tv_osd_on => comb.OUTPUTSELECT


|vector06cc|video:vidi|vga_refresh:refresher
clk24 => realx[0].CLK
clk24 => realx[1].CLK
clk24 => realx[2].CLK
clk24 => realx[3].CLK
clk24 => realx[4].CLK
clk24 => realx[5].CLK
clk24 => realx[6].CLK
clk24 => realx[7].CLK
clk24 => realx[8].CLK
clk24 => realx[9].CLK
clk24 => tvx[0]~reg0.CLK
clk24 => tvx[1]~reg0.CLK
clk24 => tvx[2]~reg0.CLK
clk24 => tvx[3]~reg0.CLK
clk24 => tvx[4]~reg0.CLK
clk24 => tvx[5]~reg0.CLK
clk24 => tvx[6]~reg0.CLK
clk24 => tvx[7]~reg0.CLK
clk24 => tvx[8]~reg0.CLK
clk24 => tvx[9]~reg0.CLK
clk24 => fb_row_count[0]~reg0.CLK
clk24 => fb_row_count[1]~reg0.CLK
clk24 => fb_row_count[2]~reg0.CLK
clk24 => fb_row_count[3]~reg0.CLK
clk24 => fb_row_count[4]~reg0.CLK
clk24 => fb_row_count[5]~reg0.CLK
clk24 => fb_row_count[6]~reg0.CLK
clk24 => fb_row_count[7]~reg0.CLK
clk24 => fb_row_count[8]~reg0.CLK
clk24 => fb_row[0]~reg0.CLK
clk24 => fb_row[1]~reg0.CLK
clk24 => fb_row[2]~reg0.CLK
clk24 => fb_row[3]~reg0.CLK
clk24 => fb_row[4]~reg0.CLK
clk24 => fb_row[5]~reg0.CLK
clk24 => fb_row[6]~reg0.CLK
clk24 => fb_row[7]~reg0.CLK
clk24 => fb_row[8]~reg0.CLK
clk24 => videoActiveX.CLK
clk24 => scanxx[0].CLK
clk24 => scanxx[1].CLK
clk24 => scanxx[2].CLK
clk24 => scanxx[3].CLK
clk24 => scanxx[4].CLK
clk24 => scanxx[5].CLK
clk24 => scanxx[6].CLK
clk24 => scanxx[7].CLK
clk24 => scanxx[8].CLK
clk24 => scanxx[9].CLK
clk24 => videoActiveY.CLK
clk24 => tvy[0]~reg0.CLK
clk24 => tvy[1]~reg0.CLK
clk24 => tvy[2]~reg0.CLK
clk24 => tvy[3]~reg0.CLK
clk24 => tvy[4]~reg0.CLK
clk24 => tvy[5]~reg0.CLK
clk24 => tvy[6]~reg0.CLK
clk24 => tvy[7]~reg0.CLK
clk24 => tvy[8]~reg0.CLK
clk24 => tvy[9]~reg0.CLK
clk24 => bordery~reg0.CLK
clk24 => scanyy[0].CLK
clk24 => scanyy[1].CLK
clk24 => scanyy[2].CLK
clk24 => scanyy[3].CLK
clk24 => scanyy[4].CLK
clk24 => scanyy[5].CLK
clk24 => scanyy[6].CLK
clk24 => scanyy[7].CLK
clk24 => scanyy[8].CLK
clk24 => scanyy[9].CLK
clk24 => scanxx_state~1.DATAIN
clk24 => scanyy_state~1.DATAIN
hsync <= hsync.DB_MAX_OUTPUT_PORT_TYPE
vsync <= vsync.DB_MAX_OUTPUT_PORT_TYPE
videoActive <= comb.DB_MAX_OUTPUT_PORT_TYPE
bordery <= bordery~reg0.DB_MAX_OUTPUT_PORT_TYPE
retrace <= videoActiveY.DB_MAX_OUTPUT_PORT_TYPE
video_scroll_reg[0] => fb_row.DATAB
video_scroll_reg[1] => fb_row.DATAB
video_scroll_reg[2] => fb_row.DATAB
video_scroll_reg[3] => fb_row.DATAB
video_scroll_reg[4] => fb_row.DATAB
video_scroll_reg[5] => fb_row.DATAB
video_scroll_reg[6] => fb_row.DATAB
video_scroll_reg[7] => fb_row.DATAB
fb_row[0] <= fb_row[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb_row[1] <= fb_row[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb_row[2] <= fb_row[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb_row[3] <= fb_row[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb_row[4] <= fb_row[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb_row[5] <= fb_row[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb_row[6] <= fb_row[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb_row[7] <= fb_row[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb_row[8] <= fb_row[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb_row_count[0] <= fb_row_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb_row_count[1] <= fb_row_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb_row_count[2] <= fb_row_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb_row_count[3] <= fb_row_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb_row_count[4] <= fb_row_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb_row_count[5] <= fb_row_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb_row_count[6] <= fb_row_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb_row_count[7] <= fb_row_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fb_row_count[8] <= fb_row_count[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tvhs <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
tvvs <= tvvs.DB_MAX_OUTPUT_PORT_TYPE
tvx[0] <= tvx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tvx[1] <= tvx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tvx[2] <= tvx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tvx[3] <= tvx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tvx[4] <= tvx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tvx[5] <= tvx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tvx[6] <= tvx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tvx[7] <= tvx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tvx[8] <= tvx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tvx[9] <= tvx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tvy[0] <= tvy[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tvy[1] <= tvy[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tvy[2] <= tvy[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tvy[3] <= tvy[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tvy[4] <= tvy[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tvy[5] <= tvy[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tvy[6] <= tvy[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tvy[7] <= tvy[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tvy[8] <= tvy[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tvy[9] <= tvy[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|video:vidi|framebuffer:winrar
clk24 => clk24.IN4
ce12 => comb.IN0
ce12 => comb.IN0
ce_pixel => ce_pixel.IN4
video_slice => comb.IN1
video_slice => testpin[5].DATAIN
video_slice => comb.IN1
pipe_abx => pipe_abx.IN4
fb_row[0] => always1.IN0
fb_row[1] => sram_addr[0].DATAIN
fb_row[2] => sram_addr[1].DATAIN
fb_row[3] => sram_addr[2].DATAIN
fb_row[4] => sram_addr[3].DATAIN
fb_row[5] => sram_addr[4].DATAIN
fb_row[6] => sram_addr[5].DATAIN
fb_row[7] => sram_addr[6].DATAIN
fb_row[8] => sram_addr[7].DATAIN
hsync => always1.IN1
SRAM_DQ[0] => SRAM_DQ[0].IN4
SRAM_DQ[1] => SRAM_DQ[1].IN4
SRAM_DQ[2] => SRAM_DQ[2].IN4
SRAM_DQ[3] => SRAM_DQ[3].IN4
SRAM_DQ[4] => SRAM_DQ[4].IN4
SRAM_DQ[5] => SRAM_DQ[5].IN4
SRAM_DQ[6] => SRAM_DQ[6].IN4
SRAM_DQ[7] => SRAM_DQ[7].IN4
SRAM_ADDR[0] <= sram_addr[0].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= sram_addr[1].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= sram_addr[2].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= sram_addr[3].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= sram_addr[4].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= sram_addr[5].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= sram_addr[6].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= sram_addr[7].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= sram_addr[8].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= sram_addr[9].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= sram_addr[10].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= sram_addr[11].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= sram_addr[12].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= sram_addr[13].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= sram_addr[14].DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= sram_addr[15].DB_MAX_OUTPUT_PORT_TYPE
coloridx[0] <= pipelinx:pipdx_3.port5
coloridx[1] <= pipelinx:pipdx_2.port5
coloridx[2] <= pipelinx:pipdx_1.port5
coloridx[3] <= pipelinx:pipdx_0.port5
borderx <= borderdelay[0].DB_MAX_OUTPUT_PORT_TYPE
testpin[0] <= wr[0].DB_MAX_OUTPUT_PORT_TYPE
testpin[1] <= wr[1].DB_MAX_OUTPUT_PORT_TYPE
testpin[2] <= wr[2].DB_MAX_OUTPUT_PORT_TYPE
testpin[3] <= wr[3].DB_MAX_OUTPUT_PORT_TYPE
testpin[4] <= pipe_abx.DB_MAX_OUTPUT_PORT_TYPE
testpin[5] <= video_slice.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_0
clk => clk.IN2
ce => comb.IN0
ce => comb.IN0
ab => bout.OUTPUTSELECT
ab => comb.IN0
ab => comb.IN1
ab => comb.IN1
ab => comb.IN0
writeplz => comb.IN1
writeplz => comb.IN1
din[0] => din[0].IN2
din[1] => din[1].IN2
din[2] => din[2].IN2
din[3] => din[3].IN2
din[4] => din[4].IN2
din[5] => din[5].IN2
din[6] => din[6].IN2
din[7] => din[7].IN2
bout <= bout.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_0|shiftreg2:pipa
clk => shiftout~reg0.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
ce => shiftout.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
din[0] => data.DATAB
din[1] => data.DATAB
din[2] => data.DATAB
din[3] => data.DATAB
din[4] => data.DATAB
din[5] => data.DATAB
din[6] => data.DATAB
din[7] => shiftout.DATAB
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => shiftout.OUTPUTSELECT
shiftout <= shiftout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_0|shiftreg2:pipb
clk => shiftout~reg0.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
ce => shiftout.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
din[0] => data.DATAB
din[1] => data.DATAB
din[2] => data.DATAB
din[3] => data.DATAB
din[4] => data.DATAB
din[5] => data.DATAB
din[6] => data.DATAB
din[7] => shiftout.DATAB
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => shiftout.OUTPUTSELECT
shiftout <= shiftout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_1
clk => clk.IN2
ce => comb.IN0
ce => comb.IN0
ab => bout.OUTPUTSELECT
ab => comb.IN0
ab => comb.IN1
ab => comb.IN1
ab => comb.IN0
writeplz => comb.IN1
writeplz => comb.IN1
din[0] => din[0].IN2
din[1] => din[1].IN2
din[2] => din[2].IN2
din[3] => din[3].IN2
din[4] => din[4].IN2
din[5] => din[5].IN2
din[6] => din[6].IN2
din[7] => din[7].IN2
bout <= bout.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_1|shiftreg2:pipa
clk => shiftout~reg0.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
ce => shiftout.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
din[0] => data.DATAB
din[1] => data.DATAB
din[2] => data.DATAB
din[3] => data.DATAB
din[4] => data.DATAB
din[5] => data.DATAB
din[6] => data.DATAB
din[7] => shiftout.DATAB
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => shiftout.OUTPUTSELECT
shiftout <= shiftout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_1|shiftreg2:pipb
clk => shiftout~reg0.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
ce => shiftout.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
din[0] => data.DATAB
din[1] => data.DATAB
din[2] => data.DATAB
din[3] => data.DATAB
din[4] => data.DATAB
din[5] => data.DATAB
din[6] => data.DATAB
din[7] => shiftout.DATAB
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => shiftout.OUTPUTSELECT
shiftout <= shiftout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_2
clk => clk.IN2
ce => comb.IN0
ce => comb.IN0
ab => bout.OUTPUTSELECT
ab => comb.IN0
ab => comb.IN1
ab => comb.IN1
ab => comb.IN0
writeplz => comb.IN1
writeplz => comb.IN1
din[0] => din[0].IN2
din[1] => din[1].IN2
din[2] => din[2].IN2
din[3] => din[3].IN2
din[4] => din[4].IN2
din[5] => din[5].IN2
din[6] => din[6].IN2
din[7] => din[7].IN2
bout <= bout.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_2|shiftreg2:pipa
clk => shiftout~reg0.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
ce => shiftout.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
din[0] => data.DATAB
din[1] => data.DATAB
din[2] => data.DATAB
din[3] => data.DATAB
din[4] => data.DATAB
din[5] => data.DATAB
din[6] => data.DATAB
din[7] => shiftout.DATAB
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => shiftout.OUTPUTSELECT
shiftout <= shiftout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_2|shiftreg2:pipb
clk => shiftout~reg0.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
ce => shiftout.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
din[0] => data.DATAB
din[1] => data.DATAB
din[2] => data.DATAB
din[3] => data.DATAB
din[4] => data.DATAB
din[5] => data.DATAB
din[6] => data.DATAB
din[7] => shiftout.DATAB
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => shiftout.OUTPUTSELECT
shiftout <= shiftout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_3
clk => clk.IN2
ce => comb.IN0
ce => comb.IN0
ab => bout.OUTPUTSELECT
ab => comb.IN0
ab => comb.IN1
ab => comb.IN1
ab => comb.IN0
writeplz => comb.IN1
writeplz => comb.IN1
din[0] => din[0].IN2
din[1] => din[1].IN2
din[2] => din[2].IN2
din[3] => din[3].IN2
din[4] => din[4].IN2
din[5] => din[5].IN2
din[6] => din[6].IN2
din[7] => din[7].IN2
bout <= bout.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_3|shiftreg2:pipa
clk => shiftout~reg0.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
ce => shiftout.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
din[0] => data.DATAB
din[1] => data.DATAB
din[2] => data.DATAB
din[3] => data.DATAB
din[4] => data.DATAB
din[5] => data.DATAB
din[6] => data.DATAB
din[7] => shiftout.DATAB
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => shiftout.OUTPUTSELECT
shiftout <= shiftout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|video:vidi|framebuffer:winrar|pipelinx:pipdx_3|shiftreg2:pipb
clk => shiftout~reg0.CLK
clk => data[0].CLK
clk => data[1].CLK
clk => data[2].CLK
clk => data[3].CLK
clk => data[4].CLK
clk => data[5].CLK
clk => data[6].CLK
clk => data[7].CLK
ce => shiftout.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
ce => data.OUTPUTSELECT
din[0] => data.DATAB
din[1] => data.DATAB
din[2] => data.DATAB
din[3] => data.DATAB
din[4] => data.DATAB
din[5] => data.DATAB
din[6] => data.DATAB
din[7] => shiftout.DATAB
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => data.OUTPUTSELECT
wr => shiftout.OUTPUTSELECT
shiftout <= shiftout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|video:vidi|rambuffer:line1
clk => clk.IN2
cerd => cerd.IN1
cewr => cewr.IN1
wren => pixelram.we_a.DATAIN
wren => pixelram.WE
resetrd => resetrd.IN1
resetwr => resetwr.IN1
din[0] => pixelram.data_a[0].DATAIN
din[0] => pixelram.DATAIN
din[1] => pixelram.data_a[1].DATAIN
din[1] => pixelram.DATAIN1
din[2] => pixelram.data_a[2].DATAIN
din[2] => pixelram.DATAIN2
din[3] => pixelram.data_a[3].DATAIN
din[3] => pixelram.DATAIN3
din[4] => pixelram.data_a[4].DATAIN
din[4] => pixelram.DATAIN4
din[5] => pixelram.data_a[5].DATAIN
din[5] => pixelram.DATAIN5
din[6] => pixelram.data_a[6].DATAIN
din[6] => pixelram.DATAIN6
din[7] => pixelram.data_a[7].DATAIN
din[7] => pixelram.DATAIN7
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|video:vidi|rambuffer:line1|rdwrctr:c1
clk => clk.IN1
ce => ce.IN1
reset => reset.IN1
q[0] <= lpm_counter:ctr.q
q[1] <= lpm_counter:ctr.q
q[2] <= lpm_counter:ctr.q
q[3] <= lpm_counter:ctr.q
q[4] <= lpm_counter:ctr.q
q[5] <= lpm_counter:ctr.q
q[6] <= lpm_counter:ctr.q
q[7] <= lpm_counter:ctr.q
q[8] <= lpm_counter:ctr.q
q[9] <= lpm_counter:ctr.q


|vector06cc|video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr
clock => cntr_joi:auto_generated.clock
clk_en => cntr_joi:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_joi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_joi:auto_generated.q[0]
q[1] <= cntr_joi:auto_generated.q[1]
q[2] <= cntr_joi:auto_generated.q[2]
q[3] <= cntr_joi:auto_generated.q[3]
q[4] <= cntr_joi:auto_generated.q[4]
q[5] <= cntr_joi:auto_generated.q[5]
q[6] <= cntr_joi:auto_generated.q[6]
q[7] <= cntr_joi:auto_generated.q[7]
q[8] <= cntr_joi:auto_generated.q[8]
q[9] <= cntr_joi:auto_generated.q[9]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|vector06cc|video:vidi|rambuffer:line1|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clk_en => counter_reg_bit1a[9].IN0
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT


|vector06cc|video:vidi|rambuffer:line1|rdwrctr:c2
clk => clk.IN1
ce => ce.IN1
reset => reset.IN1
q[0] <= lpm_counter:ctr.q
q[1] <= lpm_counter:ctr.q
q[2] <= lpm_counter:ctr.q
q[3] <= lpm_counter:ctr.q
q[4] <= lpm_counter:ctr.q
q[5] <= lpm_counter:ctr.q
q[6] <= lpm_counter:ctr.q
q[7] <= lpm_counter:ctr.q
q[8] <= lpm_counter:ctr.q
q[9] <= lpm_counter:ctr.q


|vector06cc|video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr
clock => cntr_joi:auto_generated.clock
clk_en => cntr_joi:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_joi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_joi:auto_generated.q[0]
q[1] <= cntr_joi:auto_generated.q[1]
q[2] <= cntr_joi:auto_generated.q[2]
q[3] <= cntr_joi:auto_generated.q[3]
q[4] <= cntr_joi:auto_generated.q[4]
q[5] <= cntr_joi:auto_generated.q[5]
q[6] <= cntr_joi:auto_generated.q[6]
q[7] <= cntr_joi:auto_generated.q[7]
q[8] <= cntr_joi:auto_generated.q[8]
q[9] <= cntr_joi:auto_generated.q[9]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|vector06cc|video:vidi|rambuffer:line1|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clk_en => counter_reg_bit1a[9].IN0
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT


|vector06cc|video:vidi|rambuffer:line2
clk => clk.IN2
cerd => cerd.IN1
cewr => cewr.IN1
wren => pixelram.we_a.DATAIN
wren => pixelram.WE
resetrd => resetrd.IN1
resetwr => resetwr.IN1
din[0] => pixelram.data_a[0].DATAIN
din[0] => pixelram.DATAIN
din[1] => pixelram.data_a[1].DATAIN
din[1] => pixelram.DATAIN1
din[2] => pixelram.data_a[2].DATAIN
din[2] => pixelram.DATAIN2
din[3] => pixelram.data_a[3].DATAIN
din[3] => pixelram.DATAIN3
din[4] => pixelram.data_a[4].DATAIN
din[4] => pixelram.DATAIN4
din[5] => pixelram.data_a[5].DATAIN
din[5] => pixelram.DATAIN5
din[6] => pixelram.data_a[6].DATAIN
din[6] => pixelram.DATAIN6
din[7] => pixelram.data_a[7].DATAIN
din[7] => pixelram.DATAIN7
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|video:vidi|rambuffer:line2|rdwrctr:c1
clk => clk.IN1
ce => ce.IN1
reset => reset.IN1
q[0] <= lpm_counter:ctr.q
q[1] <= lpm_counter:ctr.q
q[2] <= lpm_counter:ctr.q
q[3] <= lpm_counter:ctr.q
q[4] <= lpm_counter:ctr.q
q[5] <= lpm_counter:ctr.q
q[6] <= lpm_counter:ctr.q
q[7] <= lpm_counter:ctr.q
q[8] <= lpm_counter:ctr.q
q[9] <= lpm_counter:ctr.q


|vector06cc|video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr
clock => cntr_joi:auto_generated.clock
clk_en => cntr_joi:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_joi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_joi:auto_generated.q[0]
q[1] <= cntr_joi:auto_generated.q[1]
q[2] <= cntr_joi:auto_generated.q[2]
q[3] <= cntr_joi:auto_generated.q[3]
q[4] <= cntr_joi:auto_generated.q[4]
q[5] <= cntr_joi:auto_generated.q[5]
q[6] <= cntr_joi:auto_generated.q[6]
q[7] <= cntr_joi:auto_generated.q[7]
q[8] <= cntr_joi:auto_generated.q[8]
q[9] <= cntr_joi:auto_generated.q[9]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|vector06cc|video:vidi|rambuffer:line2|rdwrctr:c1|lpm_counter:ctr|cntr_joi:auto_generated
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clk_en => counter_reg_bit1a[9].IN0
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT


|vector06cc|video:vidi|rambuffer:line2|rdwrctr:c2
clk => clk.IN1
ce => ce.IN1
reset => reset.IN1
q[0] <= lpm_counter:ctr.q
q[1] <= lpm_counter:ctr.q
q[2] <= lpm_counter:ctr.q
q[3] <= lpm_counter:ctr.q
q[4] <= lpm_counter:ctr.q
q[5] <= lpm_counter:ctr.q
q[6] <= lpm_counter:ctr.q
q[7] <= lpm_counter:ctr.q
q[8] <= lpm_counter:ctr.q
q[9] <= lpm_counter:ctr.q


|vector06cc|video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr
clock => cntr_joi:auto_generated.clock
clk_en => cntr_joi:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_joi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_joi:auto_generated.q[0]
q[1] <= cntr_joi:auto_generated.q[1]
q[2] <= cntr_joi:auto_generated.q[2]
q[3] <= cntr_joi:auto_generated.q[3]
q[4] <= cntr_joi:auto_generated.q[4]
q[5] <= cntr_joi:auto_generated.q[5]
q[6] <= cntr_joi:auto_generated.q[6]
q[7] <= cntr_joi:auto_generated.q[7]
q[8] <= cntr_joi:auto_generated.q[8]
q[9] <= cntr_joi:auto_generated.q[9]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|vector06cc|video:vidi|rambuffer:line2|rdwrctr:c2|lpm_counter:ctr|cntr_joi:auto_generated
aclr => counter_reg_bit1a[9].ACLR
aclr => counter_reg_bit1a[8].ACLR
aclr => counter_reg_bit1a[7].ACLR
aclr => counter_reg_bit1a[6].ACLR
aclr => counter_reg_bit1a[5].ACLR
aclr => counter_reg_bit1a[4].ACLR
aclr => counter_reg_bit1a[3].ACLR
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clk_en => counter_reg_bit1a[9].IN0
clock => counter_reg_bit1a[9].CLK
clock => counter_reg_bit1a[8].CLK
clock => counter_reg_bit1a[7].CLK
clock => counter_reg_bit1a[6].CLK
clock => counter_reg_bit1a[5].CLK
clock => counter_reg_bit1a[4].CLK
clock => counter_reg_bit1a[3].CLK
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
q[3] <= counter_reg_bit1a[3].REGOUT
q[4] <= counter_reg_bit1a[4].REGOUT
q[5] <= counter_reg_bit1a[5].REGOUT
q[6] <= counter_reg_bit1a[6].REGOUT
q[7] <= counter_reg_bit1a[7].REGOUT
q[8] <= counter_reg_bit1a[8].REGOUT
q[9] <= counter_reg_bit1a[9].REGOUT


|vector06cc|video:vidi|oneshot:lineos0
clk => n_shot[0].CLK
clk => n_shot[1].CLK
clk => n_shot[2].CLK
clk => n_shot[3].CLK
clk => n_shot[4].CLK
clk => n_shot[5].CLK
clk => n_shot[6].CLK
clk => n_shot[7].CLK
clk => n_shot[8].CLK
clk => q~reg0.CLK
clk => trigsample.CLK
ce => n_shot[0].ENA
ce => n_shot[1].ENA
ce => n_shot[2].ENA
ce => n_shot[3].ENA
ce => n_shot[4].ENA
ce => n_shot[5].ENA
ce => n_shot[6].ENA
ce => n_shot[7].ENA
ce => n_shot[8].ENA
ce => q~reg0.ENA
ce => trigsample.ENA
trigger => always0.IN1
trigger => trigsample.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|video:vidi|sinrom:sinA
adr[0] => Decoder0.IN2
adr[1] => Decoder0.IN1
adr[2] => Decoder0.IN0
s[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|video:vidi|sinrom:sinB
adr[0] => Decoder0.IN2
adr[1] => Decoder0.IN1
adr[2] => Decoder0.IN0
s[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
s[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
s[2] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
s[3] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
s[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
s[5] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
s[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
s[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|video:vidi|uvsum:uvsum0
R[0] => Mult0.IN14
R[1] => Mult0.IN13
R[2] => Mult0.IN12
R[3] => Mult0.IN11
R[4] => Mult0.IN10
R[5] => Mult0.IN9
R[6] => Mult0.IN8
R[7] => Mult0.IN7
G[0] => Mult1.IN14
G[1] => Mult1.IN13
G[2] => Mult1.IN12
G[3] => Mult1.IN11
G[4] => Mult1.IN10
G[5] => Mult1.IN9
G[6] => Mult1.IN8
G[7] => Mult1.IN7
B[0] => Add3.IN28
B[0] => Add0.IN33
B[1] => Add3.IN27
B[1] => Add0.IN32
B[2] => Add3.IN26
B[2] => Add0.IN31
B[3] => Add1.IN64
B[3] => Add0.IN30
B[4] => Add1.IN63
B[4] => Add0.IN29
B[5] => Add1.IN62
B[5] => Add0.IN28
B[6] => Add1.IN61
B[6] => Add0.IN27
B[7] => Add1.IN33
B[7] => Add1.IN34
B[7] => Add1.IN35
B[7] => Add1.IN36
B[7] => Add1.IN37
B[7] => Add1.IN38
B[7] => Add1.IN39
B[7] => Add1.IN40
B[7] => Add1.IN41
B[7] => Add1.IN42
B[7] => Add1.IN43
B[7] => Add1.IN44
B[7] => Add1.IN45
B[7] => Add1.IN46
B[7] => Add1.IN47
B[7] => Add1.IN48
B[7] => Add1.IN49
B[7] => Add1.IN50
B[7] => Add1.IN51
B[7] => Add1.IN52
B[7] => Add1.IN53
B[7] => Add1.IN54
B[7] => Add1.IN55
B[7] => Add1.IN56
B[7] => Add1.IN57
B[7] => Add1.IN58
B[7] => Add1.IN59
B[7] => Add1.IN60
B[7] => Add0.IN2
B[7] => Add0.IN3
B[7] => Add0.IN4
B[7] => Add0.IN5
B[7] => Add0.IN6
B[7] => Add0.IN7
B[7] => Add0.IN8
B[7] => Add0.IN9
B[7] => Add0.IN10
B[7] => Add0.IN11
B[7] => Add0.IN12
B[7] => Add0.IN13
B[7] => Add0.IN14
B[7] => Add0.IN15
B[7] => Add0.IN16
B[7] => Add0.IN17
B[7] => Add0.IN18
B[7] => Add0.IN19
B[7] => Add0.IN20
B[7] => Add0.IN21
B[7] => Add0.IN22
B[7] => Add0.IN23
B[7] => Add0.IN24
B[7] => Add0.IN25
B[7] => Add0.IN26
uvsum[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[7] <= <GND>


|vector06cc|video:vidi|uvsum:uvsum1
R[0] => Mult0.IN13
R[1] => Mult0.IN12
R[2] => Mult0.IN11
R[3] => Mult0.IN10
R[4] => Mult0.IN9
R[5] => Mult0.IN8
R[6] => Mult0.IN7
R[7] => Mult0.IN6
G[0] => Mult1.IN14
G[1] => Mult1.IN13
G[2] => Mult1.IN12
G[3] => Mult1.IN11
G[4] => Mult1.IN10
G[5] => Mult1.IN9
G[6] => Mult1.IN8
G[7] => Mult1.IN7
B[0] => Add2.IN28
B[0] => Add0.IN14
B[1] => Add2.IN27
B[1] => Add0.IN13
B[2] => Add2.IN26
B[2] => Add0.IN12
B[3] => Add0.IN10
B[3] => Add0.IN11
B[4] => Add0.IN8
B[4] => Add0.IN9
B[5] => Add0.IN6
B[5] => Add0.IN7
B[6] => Add0.IN4
B[6] => Add0.IN5
B[7] => Add0.IN1
B[7] => Add0.IN2
B[7] => Add0.IN3
B[7] => Add2.IN16
B[7] => Add2.IN17
uvsum[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[7] <= <GND>


|vector06cc|video:vidi|uvsum:uvsum2
R[0] => Mult0.IN12
R[1] => Mult0.IN11
R[2] => Mult0.IN10
R[3] => Mult0.IN9
R[4] => Mult0.IN8
R[5] => Mult0.IN7
R[6] => Mult0.IN6
R[7] => Mult0.IN5
G[0] => Mult1.IN13
G[1] => Mult1.IN12
G[2] => Mult1.IN11
G[3] => Mult1.IN10
G[4] => Mult1.IN9
G[5] => Mult1.IN8
G[6] => Mult1.IN7
G[7] => Mult1.IN6
B[0] => Add2.IN28
B[0] => Add0.IN14
B[1] => Add2.IN27
B[1] => Add0.IN13
B[2] => Add2.IN26
B[2] => Add0.IN12
B[3] => Add2.IN25
B[3] => Add0.IN11
B[4] => Add0.IN9
B[4] => Add0.IN10
B[5] => Add0.IN7
B[5] => Add0.IN8
B[6] => Add0.IN5
B[6] => Add0.IN6
B[7] => Add0.IN1
B[7] => Add0.IN2
B[7] => Add0.IN3
B[7] => Add0.IN4
B[7] => Add2.IN16
uvsum[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[7] <= <GND>


|vector06cc|video:vidi|uvsum:uvsum3
R[0] => Mult0.IN14
R[1] => Mult0.IN13
R[2] => Mult0.IN12
R[3] => Mult0.IN11
R[4] => Mult0.IN10
R[5] => Mult0.IN9
R[6] => Mult0.IN8
R[7] => Mult0.IN7
G[0] => Add3.IN28
G[0] => Add0.IN14
G[1] => Add0.IN12
G[1] => Add0.IN13
G[2] => Add0.IN10
G[2] => Add0.IN11
G[3] => Add0.IN8
G[3] => Add0.IN9
G[4] => Add0.IN6
G[4] => Add0.IN7
G[5] => Add0.IN4
G[5] => Add0.IN5
G[6] => Add0.IN2
G[6] => Add0.IN3
G[7] => Add0.IN1
G[7] => Add3.IN3
G[7] => Add3.IN4
G[7] => Add3.IN5
B[0] => Add2.IN64
B[0] => Add1.IN33
B[1] => Add2.IN63
B[1] => Add1.IN32
B[2] => Add2.IN62
B[2] => Add1.IN31
B[3] => Add2.IN61
B[3] => Add1.IN30
B[4] => Add2.IN60
B[4] => Add1.IN29
B[5] => Add2.IN59
B[5] => Add1.IN28
B[6] => Add2.IN58
B[6] => Add1.IN27
B[7] => Add2.IN33
B[7] => Add2.IN34
B[7] => Add2.IN35
B[7] => Add2.IN36
B[7] => Add2.IN37
B[7] => Add2.IN38
B[7] => Add2.IN39
B[7] => Add2.IN40
B[7] => Add2.IN41
B[7] => Add2.IN42
B[7] => Add2.IN43
B[7] => Add2.IN44
B[7] => Add2.IN45
B[7] => Add2.IN46
B[7] => Add2.IN47
B[7] => Add2.IN48
B[7] => Add2.IN49
B[7] => Add2.IN50
B[7] => Add2.IN51
B[7] => Add2.IN52
B[7] => Add2.IN53
B[7] => Add2.IN54
B[7] => Add2.IN55
B[7] => Add2.IN56
B[7] => Add2.IN57
B[7] => Add1.IN2
B[7] => Add1.IN3
B[7] => Add1.IN4
B[7] => Add1.IN5
B[7] => Add1.IN6
B[7] => Add1.IN7
B[7] => Add1.IN8
B[7] => Add1.IN9
B[7] => Add1.IN10
B[7] => Add1.IN11
B[7] => Add1.IN12
B[7] => Add1.IN13
B[7] => Add1.IN14
B[7] => Add1.IN15
B[7] => Add1.IN16
B[7] => Add1.IN17
B[7] => Add1.IN18
B[7] => Add1.IN19
B[7] => Add1.IN20
B[7] => Add1.IN21
B[7] => Add1.IN22
B[7] => Add1.IN23
B[7] => Add1.IN24
B[7] => Add1.IN25
B[7] => Add1.IN26
uvsum[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
uvsum[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
uvsum[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
uvsum[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
uvsum[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
uvsum[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
uvsum[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
uvsum[7] <= <GND>


|vector06cc|video:vidi|uvsum:uvsum4
R[0] => Mult0.IN14
R[1] => Mult0.IN13
R[2] => Mult0.IN12
R[3] => Mult0.IN11
R[4] => Mult0.IN10
R[5] => Mult0.IN9
R[6] => Mult0.IN8
R[7] => Mult0.IN7
G[0] => Mult1.IN14
G[1] => Mult1.IN13
G[2] => Mult1.IN12
G[3] => Mult1.IN11
G[4] => Mult1.IN10
G[5] => Mult1.IN9
G[6] => Mult1.IN8
G[7] => Mult1.IN7
B[0] => Add1.IN64
B[0] => Add0.IN33
B[1] => Add1.IN63
B[1] => Add0.IN32
B[2] => Add1.IN62
B[2] => Add0.IN31
B[3] => Add1.IN61
B[3] => Add0.IN30
B[4] => Add1.IN60
B[4] => Add0.IN29
B[5] => Add1.IN59
B[5] => Add0.IN28
B[6] => Add1.IN58
B[6] => Add0.IN27
B[7] => Add1.IN33
B[7] => Add1.IN34
B[7] => Add1.IN35
B[7] => Add1.IN36
B[7] => Add1.IN37
B[7] => Add1.IN38
B[7] => Add1.IN39
B[7] => Add1.IN40
B[7] => Add1.IN41
B[7] => Add1.IN42
B[7] => Add1.IN43
B[7] => Add1.IN44
B[7] => Add1.IN45
B[7] => Add1.IN46
B[7] => Add1.IN47
B[7] => Add1.IN48
B[7] => Add1.IN49
B[7] => Add1.IN50
B[7] => Add1.IN51
B[7] => Add1.IN52
B[7] => Add1.IN53
B[7] => Add1.IN54
B[7] => Add1.IN55
B[7] => Add1.IN56
B[7] => Add1.IN57
B[7] => Add0.IN2
B[7] => Add0.IN3
B[7] => Add0.IN4
B[7] => Add0.IN5
B[7] => Add0.IN6
B[7] => Add0.IN7
B[7] => Add0.IN8
B[7] => Add0.IN9
B[7] => Add0.IN10
B[7] => Add0.IN11
B[7] => Add0.IN12
B[7] => Add0.IN13
B[7] => Add0.IN14
B[7] => Add0.IN15
B[7] => Add0.IN16
B[7] => Add0.IN17
B[7] => Add0.IN18
B[7] => Add0.IN19
B[7] => Add0.IN20
B[7] => Add0.IN21
B[7] => Add0.IN22
B[7] => Add0.IN23
B[7] => Add0.IN24
B[7] => Add0.IN25
B[7] => Add0.IN26
uvsum[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[7] <= <GND>


|vector06cc|video:vidi|uvsum:uvsum5
R[0] => Mult0.IN13
R[1] => Mult0.IN12
R[2] => Mult0.IN11
R[3] => Mult0.IN10
R[4] => Mult0.IN9
R[5] => Mult0.IN8
R[6] => Mult0.IN7
R[7] => Mult0.IN6
G[0] => Mult1.IN14
G[1] => Mult1.IN13
G[2] => Mult1.IN12
G[3] => Mult1.IN11
G[4] => Mult1.IN10
G[5] => Mult1.IN9
G[6] => Mult1.IN8
G[7] => Mult1.IN7
B[0] => Add0.IN33
B[1] => Add0.IN32
B[2] => Add0.IN31
B[3] => Add0.IN30
B[4] => Add0.IN29
B[5] => Add0.IN28
B[6] => Add0.IN27
B[7] => Add0.IN2
B[7] => Add0.IN3
B[7] => Add0.IN4
B[7] => Add0.IN5
B[7] => Add0.IN6
B[7] => Add0.IN7
B[7] => Add0.IN8
B[7] => Add0.IN9
B[7] => Add0.IN10
B[7] => Add0.IN11
B[7] => Add0.IN12
B[7] => Add0.IN13
B[7] => Add0.IN14
B[7] => Add0.IN15
B[7] => Add0.IN16
B[7] => Add0.IN17
B[7] => Add0.IN18
B[7] => Add0.IN19
B[7] => Add0.IN20
B[7] => Add0.IN21
B[7] => Add0.IN22
B[7] => Add0.IN23
B[7] => Add0.IN24
B[7] => Add0.IN25
B[7] => Add0.IN26
uvsum[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[7] <= <GND>


|vector06cc|video:vidi|uvsum:uvsum6
R[0] => Mult0.IN12
R[1] => Mult0.IN11
R[2] => Mult0.IN10
R[3] => Mult0.IN9
R[4] => Mult0.IN8
R[5] => Mult0.IN7
R[6] => Mult0.IN6
R[7] => Mult0.IN5
G[0] => Mult1.IN13
G[1] => Mult1.IN12
G[2] => Mult1.IN11
G[3] => Mult1.IN10
G[4] => Mult1.IN9
G[5] => Mult1.IN8
G[6] => Mult1.IN7
G[7] => Mult1.IN6
B[0] => Add0.IN33
B[1] => Add0.IN32
B[2] => Add0.IN31
B[3] => Add0.IN30
B[4] => Add0.IN29
B[5] => Add0.IN28
B[6] => Add0.IN27
B[7] => Add0.IN2
B[7] => Add0.IN3
B[7] => Add0.IN4
B[7] => Add0.IN5
B[7] => Add0.IN6
B[7] => Add0.IN7
B[7] => Add0.IN8
B[7] => Add0.IN9
B[7] => Add0.IN10
B[7] => Add0.IN11
B[7] => Add0.IN12
B[7] => Add0.IN13
B[7] => Add0.IN14
B[7] => Add0.IN15
B[7] => Add0.IN16
B[7] => Add0.IN17
B[7] => Add0.IN18
B[7] => Add0.IN19
B[7] => Add0.IN20
B[7] => Add0.IN21
B[7] => Add0.IN22
B[7] => Add0.IN23
B[7] => Add0.IN24
B[7] => Add0.IN25
B[7] => Add0.IN26
uvsum[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[7] <= <GND>


|vector06cc|video:vidi|uvsum:uvsum7
R[0] => Mult0.IN14
R[1] => Mult0.IN13
R[2] => Mult0.IN12
R[3] => Mult0.IN11
R[4] => Mult0.IN10
R[5] => Mult0.IN9
R[6] => Mult0.IN8
R[7] => Mult0.IN7
G[0] => Add0.IN33
G[1] => Add0.IN32
G[2] => Add0.IN31
G[3] => Add0.IN30
G[4] => Add0.IN29
G[5] => Add0.IN28
G[6] => Add0.IN27
G[7] => Add0.IN2
G[7] => Add0.IN3
G[7] => Add0.IN4
G[7] => Add0.IN5
G[7] => Add0.IN6
G[7] => Add0.IN7
G[7] => Add0.IN8
G[7] => Add0.IN9
G[7] => Add0.IN10
G[7] => Add0.IN11
G[7] => Add0.IN12
G[7] => Add0.IN13
G[7] => Add0.IN14
G[7] => Add0.IN15
G[7] => Add0.IN16
G[7] => Add0.IN17
G[7] => Add0.IN18
G[7] => Add0.IN19
G[7] => Add0.IN20
G[7] => Add0.IN21
G[7] => Add0.IN22
G[7] => Add0.IN23
G[7] => Add0.IN24
G[7] => Add0.IN25
G[7] => Add0.IN26
B[0] => Add5.IN28
B[0] => Add2.IN33
B[1] => Add5.IN27
B[1] => Add2.IN32
B[2] => Add5.IN26
B[2] => Add2.IN31
B[3] => Add5.IN25
B[3] => Add2.IN30
B[4] => Add3.IN64
B[4] => Add2.IN29
B[5] => Add3.IN63
B[5] => Add2.IN28
B[6] => Add3.IN62
B[6] => Add2.IN27
B[7] => Add3.IN33
B[7] => Add3.IN34
B[7] => Add3.IN35
B[7] => Add3.IN36
B[7] => Add3.IN37
B[7] => Add3.IN38
B[7] => Add3.IN39
B[7] => Add3.IN40
B[7] => Add3.IN41
B[7] => Add3.IN42
B[7] => Add3.IN43
B[7] => Add3.IN44
B[7] => Add3.IN45
B[7] => Add3.IN46
B[7] => Add3.IN47
B[7] => Add3.IN48
B[7] => Add3.IN49
B[7] => Add3.IN50
B[7] => Add3.IN51
B[7] => Add3.IN52
B[7] => Add3.IN53
B[7] => Add3.IN54
B[7] => Add3.IN55
B[7] => Add3.IN56
B[7] => Add3.IN57
B[7] => Add3.IN58
B[7] => Add3.IN59
B[7] => Add3.IN60
B[7] => Add3.IN61
B[7] => Add2.IN2
B[7] => Add2.IN3
B[7] => Add2.IN4
B[7] => Add2.IN5
B[7] => Add2.IN6
B[7] => Add2.IN7
B[7] => Add2.IN8
B[7] => Add2.IN9
B[7] => Add2.IN10
B[7] => Add2.IN11
B[7] => Add2.IN12
B[7] => Add2.IN13
B[7] => Add2.IN14
B[7] => Add2.IN15
B[7] => Add2.IN16
B[7] => Add2.IN17
B[7] => Add2.IN18
B[7] => Add2.IN19
B[7] => Add2.IN20
B[7] => Add2.IN21
B[7] => Add2.IN22
B[7] => Add2.IN23
B[7] => Add2.IN24
B[7] => Add2.IN25
B[7] => Add2.IN26
uvsum[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
uvsum[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
uvsum[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
uvsum[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
uvsum[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
uvsum[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
uvsum[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
uvsum[7] <= <GND>


|vector06cc|video:vidi|uvsum:uwsum1
R[0] => Mult0.IN14
R[1] => Mult0.IN13
R[2] => Mult0.IN12
R[3] => Mult0.IN11
R[4] => Mult0.IN10
R[5] => Mult0.IN9
R[6] => Mult0.IN8
R[7] => Mult0.IN7
G[0] => Mult1.IN14
G[1] => Mult1.IN13
G[2] => Mult1.IN12
G[3] => Mult1.IN11
G[4] => Mult1.IN10
G[5] => Mult1.IN9
G[6] => Mult1.IN8
G[7] => Mult1.IN7
B[0] => Add1.IN64
B[0] => Add0.IN33
B[1] => Add1.IN63
B[1] => Add0.IN32
B[2] => Add1.IN62
B[2] => Add0.IN31
B[3] => Add1.IN61
B[3] => Add0.IN30
B[4] => Add1.IN60
B[4] => Add0.IN29
B[5] => Add1.IN59
B[5] => Add0.IN28
B[6] => Add1.IN58
B[6] => Add0.IN27
B[7] => Add1.IN33
B[7] => Add1.IN34
B[7] => Add1.IN35
B[7] => Add1.IN36
B[7] => Add1.IN37
B[7] => Add1.IN38
B[7] => Add1.IN39
B[7] => Add1.IN40
B[7] => Add1.IN41
B[7] => Add1.IN42
B[7] => Add1.IN43
B[7] => Add1.IN44
B[7] => Add1.IN45
B[7] => Add1.IN46
B[7] => Add1.IN47
B[7] => Add1.IN48
B[7] => Add1.IN49
B[7] => Add1.IN50
B[7] => Add1.IN51
B[7] => Add1.IN52
B[7] => Add1.IN53
B[7] => Add1.IN54
B[7] => Add1.IN55
B[7] => Add1.IN56
B[7] => Add1.IN57
B[7] => Add0.IN2
B[7] => Add0.IN3
B[7] => Add0.IN4
B[7] => Add0.IN5
B[7] => Add0.IN6
B[7] => Add0.IN7
B[7] => Add0.IN8
B[7] => Add0.IN9
B[7] => Add0.IN10
B[7] => Add0.IN11
B[7] => Add0.IN12
B[7] => Add0.IN13
B[7] => Add0.IN14
B[7] => Add0.IN15
B[7] => Add0.IN16
B[7] => Add0.IN17
B[7] => Add0.IN18
B[7] => Add0.IN19
B[7] => Add0.IN20
B[7] => Add0.IN21
B[7] => Add0.IN22
B[7] => Add0.IN23
B[7] => Add0.IN24
B[7] => Add0.IN25
B[7] => Add0.IN26
uvsum[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[7] <= <GND>


|vector06cc|video:vidi|uvsum:uwsum2
R[0] => Mult0.IN14
R[1] => Mult0.IN13
R[2] => Mult0.IN12
R[3] => Mult0.IN11
R[4] => Mult0.IN10
R[5] => Mult0.IN9
R[6] => Mult0.IN8
R[7] => Mult0.IN7
G[0] => Add3.IN28
G[0] => Add0.IN14
G[1] => Add0.IN12
G[1] => Add0.IN13
G[2] => Add0.IN10
G[2] => Add0.IN11
G[3] => Add0.IN8
G[3] => Add0.IN9
G[4] => Add0.IN6
G[4] => Add0.IN7
G[5] => Add0.IN4
G[5] => Add0.IN5
G[6] => Add0.IN2
G[6] => Add0.IN3
G[7] => Add0.IN1
G[7] => Add3.IN3
G[7] => Add3.IN4
G[7] => Add3.IN5
B[0] => Add2.IN64
B[0] => Add1.IN33
B[1] => Add2.IN63
B[1] => Add1.IN32
B[2] => Add2.IN62
B[2] => Add1.IN31
B[3] => Add2.IN61
B[3] => Add1.IN30
B[4] => Add2.IN60
B[4] => Add1.IN29
B[5] => Add2.IN59
B[5] => Add1.IN28
B[6] => Add2.IN58
B[6] => Add1.IN27
B[7] => Add2.IN33
B[7] => Add2.IN34
B[7] => Add2.IN35
B[7] => Add2.IN36
B[7] => Add2.IN37
B[7] => Add2.IN38
B[7] => Add2.IN39
B[7] => Add2.IN40
B[7] => Add2.IN41
B[7] => Add2.IN42
B[7] => Add2.IN43
B[7] => Add2.IN44
B[7] => Add2.IN45
B[7] => Add2.IN46
B[7] => Add2.IN47
B[7] => Add2.IN48
B[7] => Add2.IN49
B[7] => Add2.IN50
B[7] => Add2.IN51
B[7] => Add2.IN52
B[7] => Add2.IN53
B[7] => Add2.IN54
B[7] => Add2.IN55
B[7] => Add2.IN56
B[7] => Add2.IN57
B[7] => Add1.IN2
B[7] => Add1.IN3
B[7] => Add1.IN4
B[7] => Add1.IN5
B[7] => Add1.IN6
B[7] => Add1.IN7
B[7] => Add1.IN8
B[7] => Add1.IN9
B[7] => Add1.IN10
B[7] => Add1.IN11
B[7] => Add1.IN12
B[7] => Add1.IN13
B[7] => Add1.IN14
B[7] => Add1.IN15
B[7] => Add1.IN16
B[7] => Add1.IN17
B[7] => Add1.IN18
B[7] => Add1.IN19
B[7] => Add1.IN20
B[7] => Add1.IN21
B[7] => Add1.IN22
B[7] => Add1.IN23
B[7] => Add1.IN24
B[7] => Add1.IN25
B[7] => Add1.IN26
uvsum[0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
uvsum[1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
uvsum[2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
uvsum[3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
uvsum[4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
uvsum[5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
uvsum[6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
uvsum[7] <= <GND>


|vector06cc|video:vidi|uvsum:uwsum3
R[0] => Mult0.IN12
R[1] => Mult0.IN11
R[2] => Mult0.IN10
R[3] => Mult0.IN9
R[4] => Mult0.IN8
R[5] => Mult0.IN7
R[6] => Mult0.IN6
R[7] => Mult0.IN5
G[0] => Mult1.IN13
G[1] => Mult1.IN12
G[2] => Mult1.IN11
G[3] => Mult1.IN10
G[4] => Mult1.IN9
G[5] => Mult1.IN8
G[6] => Mult1.IN7
G[7] => Mult1.IN6
B[0] => Add2.IN28
B[0] => Add0.IN14
B[1] => Add2.IN27
B[1] => Add0.IN13
B[2] => Add2.IN26
B[2] => Add0.IN12
B[3] => Add2.IN25
B[3] => Add0.IN11
B[4] => Add0.IN9
B[4] => Add0.IN10
B[5] => Add0.IN7
B[5] => Add0.IN8
B[6] => Add0.IN5
B[6] => Add0.IN6
B[7] => Add0.IN1
B[7] => Add0.IN2
B[7] => Add0.IN3
B[7] => Add0.IN4
B[7] => Add2.IN16
uvsum[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[7] <= <GND>


|vector06cc|video:vidi|uvsum:uwsum4
R[0] => Mult0.IN13
R[1] => Mult0.IN12
R[2] => Mult0.IN11
R[3] => Mult0.IN10
R[4] => Mult0.IN9
R[5] => Mult0.IN8
R[6] => Mult0.IN7
R[7] => Mult0.IN6
G[0] => Mult1.IN14
G[1] => Mult1.IN13
G[2] => Mult1.IN12
G[3] => Mult1.IN11
G[4] => Mult1.IN10
G[5] => Mult1.IN9
G[6] => Mult1.IN8
G[7] => Mult1.IN7
B[0] => Add2.IN28
B[0] => Add0.IN14
B[1] => Add2.IN27
B[1] => Add0.IN13
B[2] => Add2.IN26
B[2] => Add0.IN12
B[3] => Add0.IN10
B[3] => Add0.IN11
B[4] => Add0.IN8
B[4] => Add0.IN9
B[5] => Add0.IN6
B[5] => Add0.IN7
B[6] => Add0.IN4
B[6] => Add0.IN5
B[7] => Add0.IN1
B[7] => Add0.IN2
B[7] => Add0.IN3
B[7] => Add2.IN16
B[7] => Add2.IN17
uvsum[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
uvsum[7] <= <GND>


|vector06cc|video:vidi|uvsum:uwsum5
R[0] => Mult0.IN14
R[1] => Mult0.IN13
R[2] => Mult0.IN12
R[3] => Mult0.IN11
R[4] => Mult0.IN10
R[5] => Mult0.IN9
R[6] => Mult0.IN8
R[7] => Mult0.IN7
G[0] => Mult1.IN14
G[1] => Mult1.IN13
G[2] => Mult1.IN12
G[3] => Mult1.IN11
G[4] => Mult1.IN10
G[5] => Mult1.IN9
G[6] => Mult1.IN8
G[7] => Mult1.IN7
B[0] => Add3.IN28
B[0] => Add0.IN33
B[1] => Add3.IN27
B[1] => Add0.IN32
B[2] => Add3.IN26
B[2] => Add0.IN31
B[3] => Add1.IN64
B[3] => Add0.IN30
B[4] => Add1.IN63
B[4] => Add0.IN29
B[5] => Add1.IN62
B[5] => Add0.IN28
B[6] => Add1.IN61
B[6] => Add0.IN27
B[7] => Add1.IN33
B[7] => Add1.IN34
B[7] => Add1.IN35
B[7] => Add1.IN36
B[7] => Add1.IN37
B[7] => Add1.IN38
B[7] => Add1.IN39
B[7] => Add1.IN40
B[7] => Add1.IN41
B[7] => Add1.IN42
B[7] => Add1.IN43
B[7] => Add1.IN44
B[7] => Add1.IN45
B[7] => Add1.IN46
B[7] => Add1.IN47
B[7] => Add1.IN48
B[7] => Add1.IN49
B[7] => Add1.IN50
B[7] => Add1.IN51
B[7] => Add1.IN52
B[7] => Add1.IN53
B[7] => Add1.IN54
B[7] => Add1.IN55
B[7] => Add1.IN56
B[7] => Add1.IN57
B[7] => Add1.IN58
B[7] => Add1.IN59
B[7] => Add1.IN60
B[7] => Add0.IN2
B[7] => Add0.IN3
B[7] => Add0.IN4
B[7] => Add0.IN5
B[7] => Add0.IN6
B[7] => Add0.IN7
B[7] => Add0.IN8
B[7] => Add0.IN9
B[7] => Add0.IN10
B[7] => Add0.IN11
B[7] => Add0.IN12
B[7] => Add0.IN13
B[7] => Add0.IN14
B[7] => Add0.IN15
B[7] => Add0.IN16
B[7] => Add0.IN17
B[7] => Add0.IN18
B[7] => Add0.IN19
B[7] => Add0.IN20
B[7] => Add0.IN21
B[7] => Add0.IN22
B[7] => Add0.IN23
B[7] => Add0.IN24
B[7] => Add0.IN25
B[7] => Add0.IN26
uvsum[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[7] <= <GND>


|vector06cc|video:vidi|uvsum:uwsum6
R[0] => Mult0.IN14
R[1] => Mult0.IN13
R[2] => Mult0.IN12
R[3] => Mult0.IN11
R[4] => Mult0.IN10
R[5] => Mult0.IN9
R[6] => Mult0.IN8
R[7] => Mult0.IN7
G[0] => Add0.IN33
G[1] => Add0.IN32
G[2] => Add0.IN31
G[3] => Add0.IN30
G[4] => Add0.IN29
G[5] => Add0.IN28
G[6] => Add0.IN27
G[7] => Add0.IN2
G[7] => Add0.IN3
G[7] => Add0.IN4
G[7] => Add0.IN5
G[7] => Add0.IN6
G[7] => Add0.IN7
G[7] => Add0.IN8
G[7] => Add0.IN9
G[7] => Add0.IN10
G[7] => Add0.IN11
G[7] => Add0.IN12
G[7] => Add0.IN13
G[7] => Add0.IN14
G[7] => Add0.IN15
G[7] => Add0.IN16
G[7] => Add0.IN17
G[7] => Add0.IN18
G[7] => Add0.IN19
G[7] => Add0.IN20
G[7] => Add0.IN21
G[7] => Add0.IN22
G[7] => Add0.IN23
G[7] => Add0.IN24
G[7] => Add0.IN25
G[7] => Add0.IN26
B[0] => Add5.IN28
B[0] => Add2.IN33
B[1] => Add5.IN27
B[1] => Add2.IN32
B[2] => Add5.IN26
B[2] => Add2.IN31
B[3] => Add5.IN25
B[3] => Add2.IN30
B[4] => Add3.IN64
B[4] => Add2.IN29
B[5] => Add3.IN63
B[5] => Add2.IN28
B[6] => Add3.IN62
B[6] => Add2.IN27
B[7] => Add3.IN33
B[7] => Add3.IN34
B[7] => Add3.IN35
B[7] => Add3.IN36
B[7] => Add3.IN37
B[7] => Add3.IN38
B[7] => Add3.IN39
B[7] => Add3.IN40
B[7] => Add3.IN41
B[7] => Add3.IN42
B[7] => Add3.IN43
B[7] => Add3.IN44
B[7] => Add3.IN45
B[7] => Add3.IN46
B[7] => Add3.IN47
B[7] => Add3.IN48
B[7] => Add3.IN49
B[7] => Add3.IN50
B[7] => Add3.IN51
B[7] => Add3.IN52
B[7] => Add3.IN53
B[7] => Add3.IN54
B[7] => Add3.IN55
B[7] => Add3.IN56
B[7] => Add3.IN57
B[7] => Add3.IN58
B[7] => Add3.IN59
B[7] => Add3.IN60
B[7] => Add3.IN61
B[7] => Add2.IN2
B[7] => Add2.IN3
B[7] => Add2.IN4
B[7] => Add2.IN5
B[7] => Add2.IN6
B[7] => Add2.IN7
B[7] => Add2.IN8
B[7] => Add2.IN9
B[7] => Add2.IN10
B[7] => Add2.IN11
B[7] => Add2.IN12
B[7] => Add2.IN13
B[7] => Add2.IN14
B[7] => Add2.IN15
B[7] => Add2.IN16
B[7] => Add2.IN17
B[7] => Add2.IN18
B[7] => Add2.IN19
B[7] => Add2.IN20
B[7] => Add2.IN21
B[7] => Add2.IN22
B[7] => Add2.IN23
B[7] => Add2.IN24
B[7] => Add2.IN25
B[7] => Add2.IN26
uvsum[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
uvsum[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
uvsum[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
uvsum[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
uvsum[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
uvsum[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
uvsum[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
uvsum[7] <= <GND>


|vector06cc|video:vidi|uvsum:uwsum7
R[0] => Mult0.IN12
R[1] => Mult0.IN11
R[2] => Mult0.IN10
R[3] => Mult0.IN9
R[4] => Mult0.IN8
R[5] => Mult0.IN7
R[6] => Mult0.IN6
R[7] => Mult0.IN5
G[0] => Mult1.IN13
G[1] => Mult1.IN12
G[2] => Mult1.IN11
G[3] => Mult1.IN10
G[4] => Mult1.IN9
G[5] => Mult1.IN8
G[6] => Mult1.IN7
G[7] => Mult1.IN6
B[0] => Add0.IN33
B[1] => Add0.IN32
B[2] => Add0.IN31
B[3] => Add0.IN30
B[4] => Add0.IN29
B[5] => Add0.IN28
B[6] => Add0.IN27
B[7] => Add0.IN2
B[7] => Add0.IN3
B[7] => Add0.IN4
B[7] => Add0.IN5
B[7] => Add0.IN6
B[7] => Add0.IN7
B[7] => Add0.IN8
B[7] => Add0.IN9
B[7] => Add0.IN10
B[7] => Add0.IN11
B[7] => Add0.IN12
B[7] => Add0.IN13
B[7] => Add0.IN14
B[7] => Add0.IN15
B[7] => Add0.IN16
B[7] => Add0.IN17
B[7] => Add0.IN18
B[7] => Add0.IN19
B[7] => Add0.IN20
B[7] => Add0.IN21
B[7] => Add0.IN22
B[7] => Add0.IN23
B[7] => Add0.IN24
B[7] => Add0.IN25
B[7] => Add0.IN26
uvsum[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[7] <= <GND>


|vector06cc|video:vidi|uvsum:uwsum8
R[0] => Mult0.IN13
R[1] => Mult0.IN12
R[2] => Mult0.IN11
R[3] => Mult0.IN10
R[4] => Mult0.IN9
R[5] => Mult0.IN8
R[6] => Mult0.IN7
R[7] => Mult0.IN6
G[0] => Mult1.IN14
G[1] => Mult1.IN13
G[2] => Mult1.IN12
G[3] => Mult1.IN11
G[4] => Mult1.IN10
G[5] => Mult1.IN9
G[6] => Mult1.IN8
G[7] => Mult1.IN7
B[0] => Add0.IN33
B[1] => Add0.IN32
B[2] => Add0.IN31
B[3] => Add0.IN30
B[4] => Add0.IN29
B[5] => Add0.IN28
B[6] => Add0.IN27
B[7] => Add0.IN2
B[7] => Add0.IN3
B[7] => Add0.IN4
B[7] => Add0.IN5
B[7] => Add0.IN6
B[7] => Add0.IN7
B[7] => Add0.IN8
B[7] => Add0.IN9
B[7] => Add0.IN10
B[7] => Add0.IN11
B[7] => Add0.IN12
B[7] => Add0.IN13
B[7] => Add0.IN14
B[7] => Add0.IN15
B[7] => Add0.IN16
B[7] => Add0.IN17
B[7] => Add0.IN18
B[7] => Add0.IN19
B[7] => Add0.IN20
B[7] => Add0.IN21
B[7] => Add0.IN22
B[7] => Add0.IN23
B[7] => Add0.IN24
B[7] => Add0.IN25
B[7] => Add0.IN26
uvsum[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
uvsum[7] <= <GND>


|vector06cc|palette_ram:paletteram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
inclock => inclock.IN1
outclock => outclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|vector06cc|palette_ram:paletteram|altsyncram:altsyncram_component
wren_a => altsyncram_gaa1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gaa1:auto_generated.data_a[0]
data_a[1] => altsyncram_gaa1:auto_generated.data_a[1]
data_a[2] => altsyncram_gaa1:auto_generated.data_a[2]
data_a[3] => altsyncram_gaa1:auto_generated.data_a[3]
data_a[4] => altsyncram_gaa1:auto_generated.data_a[4]
data_a[5] => altsyncram_gaa1:auto_generated.data_a[5]
data_a[6] => altsyncram_gaa1:auto_generated.data_a[6]
data_a[7] => altsyncram_gaa1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gaa1:auto_generated.address_a[0]
address_a[1] => altsyncram_gaa1:auto_generated.address_a[1]
address_a[2] => altsyncram_gaa1:auto_generated.address_a[2]
address_a[3] => altsyncram_gaa1:auto_generated.address_a[3]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gaa1:auto_generated.clock0
clock1 => altsyncram_gaa1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gaa1:auto_generated.q_a[0]
q_a[1] <= altsyncram_gaa1:auto_generated.q_a[1]
q_a[2] <= altsyncram_gaa1:auto_generated.q_a[2]
q_a[3] <= altsyncram_gaa1:auto_generated.q_a[3]
q_a[4] <= altsyncram_gaa1:auto_generated.q_a[4]
q_a[5] <= altsyncram_gaa1:auto_generated.q_a[5]
q_a[6] <= altsyncram_gaa1:auto_generated.q_a[6]
q_a[7] <= altsyncram_gaa1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vector06cc|palette_ram:paletteram|altsyncram:altsyncram_component|altsyncram_gaa1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|vector06cc|mclk50mhz:pll_for_sdram_0
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|vector06cc|mclk50mhz:pll_for_sdram_0|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|vector06cc|converter:converter_inst
clk_in => clk_in.IN1
clk_out => clk_out.IN1
clk100 => clk100.IN4
reset => reset.IN4
i_hsync => i_hsync.IN1
i_vsync => i_vsync.IN2
i_vga_r[0] => i_vga_r[0].IN1
i_vga_r[1] => i_vga_r[1].IN1
i_vga_r[2] => i_vga_r[2].IN1
i_vga_r[3] => i_vga_r[3].IN1
i_vga_g[0] => i_vga_g[0].IN1
i_vga_g[1] => i_vga_g[1].IN1
i_vga_g[2] => i_vga_g[2].IN1
i_vga_g[3] => i_vga_g[3].IN1
i_vga_b[0] => i_vga_b[0].IN1
i_vga_b[1] => i_vga_b[1].IN1
i_vga_b[2] => i_vga_b[2].IN1
i_vga_b[3] => i_vga_b[3].IN1
sdr_addr[0] <= sdram_cntr:sdram_cntr_inst.sd_addr
sdr_addr[1] <= sdram_cntr:sdram_cntr_inst.sd_addr
sdr_addr[2] <= sdram_cntr:sdram_cntr_inst.sd_addr
sdr_addr[3] <= sdram_cntr:sdram_cntr_inst.sd_addr
sdr_addr[4] <= sdram_cntr:sdram_cntr_inst.sd_addr
sdr_addr[5] <= sdram_cntr:sdram_cntr_inst.sd_addr
sdr_addr[6] <= sdram_cntr:sdram_cntr_inst.sd_addr
sdr_addr[7] <= sdram_cntr:sdram_cntr_inst.sd_addr
sdr_addr[8] <= sdram_cntr:sdram_cntr_inst.sd_addr
sdr_addr[9] <= sdram_cntr:sdram_cntr_inst.sd_addr
sdr_addr[10] <= sdram_cntr:sdram_cntr_inst.sd_addr
sdr_addr[11] <= sdram_cntr:sdram_cntr_inst.sd_addr
sdr_bank_addr[0] <= sdram_cntr:sdram_cntr_inst.ba
sdr_bank_addr[1] <= sdram_cntr:sdram_cntr_inst.ba
sdr_data[0] <> sdram_cntr:sdram_cntr_inst.sd_data
sdr_data[0] <> vga_writer:vga_writer_inst.sdram_data
sdr_data[1] <> sdram_cntr:sdram_cntr_inst.sd_data
sdr_data[1] <> vga_writer:vga_writer_inst.sdram_data
sdr_data[2] <> sdram_cntr:sdram_cntr_inst.sd_data
sdr_data[2] <> vga_writer:vga_writer_inst.sdram_data
sdr_data[3] <> sdram_cntr:sdram_cntr_inst.sd_data
sdr_data[3] <> vga_writer:vga_writer_inst.sdram_data
sdr_data[4] <> sdram_cntr:sdram_cntr_inst.sd_data
sdr_data[4] <> vga_writer:vga_writer_inst.sdram_data
sdr_data[5] <> sdram_cntr:sdram_cntr_inst.sd_data
sdr_data[5] <> vga_writer:vga_writer_inst.sdram_data
sdr_data[6] <> sdram_cntr:sdram_cntr_inst.sd_data
sdr_data[6] <> vga_writer:vga_writer_inst.sdram_data
sdr_data[7] <> sdram_cntr:sdram_cntr_inst.sd_data
sdr_data[7] <> vga_writer:vga_writer_inst.sdram_data
sdr_data[8] <> sdram_cntr:sdram_cntr_inst.sd_data
sdr_data[8] <> vga_writer:vga_writer_inst.sdram_data
sdr_data[9] <> sdram_cntr:sdram_cntr_inst.sd_data
sdr_data[9] <> vga_writer:vga_writer_inst.sdram_data
sdr_data[10] <> sdram_cntr:sdram_cntr_inst.sd_data
sdr_data[10] <> vga_writer:vga_writer_inst.sdram_data
sdr_data[11] <> sdram_cntr:sdram_cntr_inst.sd_data
sdr_data[11] <> vga_writer:vga_writer_inst.sdram_data
sdr_data[12] <> sdram_cntr:sdram_cntr_inst.sd_data
sdr_data[12] <> vga_writer:vga_writer_inst.sdram_data
sdr_data[13] <> sdram_cntr:sdram_cntr_inst.sd_data
sdr_data[13] <> vga_writer:vga_writer_inst.sdram_data
sdr_data[14] <> sdram_cntr:sdram_cntr_inst.sd_data
sdr_data[14] <> vga_writer:vga_writer_inst.sdram_data
sdr_data[15] <> sdram_cntr:sdram_cntr_inst.sd_data
sdr_data[15] <> vga_writer:vga_writer_inst.sdram_data
sdr_clock_enable <= sdram_cntr:sdram_cntr_inst.cke
sdr_cs_n <= sdram_cntr:sdram_cntr_inst.cs_n
sdr_ras_n <= sdram_cntr:sdram_cntr_inst.ras_n
sdr_cas_n <= sdram_cntr:sdram_cntr_inst.cas_n
sdr_we_n <= sdram_cntr:sdram_cntr_inst.we_n
sdr_data_mask[0] <= sdram_cntr:sdram_cntr_inst.dqm
sdr_data_mask[1] <= sdram_cntr:sdram_cntr_inst.dqm
o_hsync <= vga_writer:vga_writer_inst.hsync
o_vsync <= o_vsync.DB_MAX_OUTPUT_PORT_TYPE
o_vga_r[0] <= vga_writer:vga_writer_inst.vga_r
o_vga_r[1] <= vga_writer:vga_writer_inst.vga_r
o_vga_r[2] <= vga_writer:vga_writer_inst.vga_r
o_vga_r[3] <= vga_writer:vga_writer_inst.vga_r
o_vga_g[0] <= vga_writer:vga_writer_inst.vga_g
o_vga_g[1] <= vga_writer:vga_writer_inst.vga_g
o_vga_g[2] <= vga_writer:vga_writer_inst.vga_g
o_vga_g[3] <= vga_writer:vga_writer_inst.vga_g
o_vga_b[0] <= vga_writer:vga_writer_inst.vga_b
o_vga_b[1] <= vga_writer:vga_writer_inst.vga_b
o_vga_b[2] <= vga_writer:vga_writer_inst.vga_b
o_vga_b[3] <= vga_writer:vga_writer_inst.vga_b


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst
vga_clk => vga_clk.IN1
sdram_clk => sdram_clk.IN1
reset => wr_fifo.IN1
reset => v_counter[0].ACLR
reset => v_counter[1].ACLR
reset => v_counter[2].ACLR
reset => v_counter[3].ACLR
reset => v_counter[4].ACLR
reset => v_counter[5].ACLR
reset => v_counter[6].ACLR
reset => v_counter[7].ACLR
reset => v_counter[8].ACLR
reset => v_counter[9].ACLR
reset => v_counter[10].ACLR
reset => v_counter[11].ACLR
reset => first_vsync.ACLR
reset => curr_hsync.PRESET
reset => prev_hsync.PRESET
reset => h_counter[0].ACLR
reset => h_counter[1].ACLR
reset => h_counter[2].ACLR
reset => h_counter[3].ACLR
reset => h_counter[4].ACLR
reset => h_counter[5].ACLR
reset => h_counter[6].ACLR
reset => h_counter[7].ACLR
reset => h_counter[8].ACLR
reset => h_counter[9].ACLR
reset => h_counter[10].ACLR
reset => h_counter[11].ACLR
reset => _.IN1
vga_r[0] => to_fifo[8].DATAIN
vga_r[1] => to_fifo[9].DATAIN
vga_r[2] => to_fifo[10].DATAIN
vga_r[3] => to_fifo[11].DATAIN
vga_g[0] => to_fifo[4].DATAIN
vga_g[1] => to_fifo[5].DATAIN
vga_g[2] => to_fifo[6].DATAIN
vga_g[3] => to_fifo[7].DATAIN
vga_b[0] => to_fifo[0].DATAIN
vga_b[1] => to_fifo[1].DATAIN
vga_b[2] => to_fifo[2].DATAIN
vga_b[3] => to_fifo[3].DATAIN
hsync => curr_hsync.DATAIN
hsync => h_counter.OUTPUTSELECT
hsync => h_counter.OUTPUTSELECT
hsync => h_counter.OUTPUTSELECT
hsync => h_counter.OUTPUTSELECT
hsync => h_counter.OUTPUTSELECT
hsync => h_counter.OUTPUTSELECT
hsync => h_counter.OUTPUTSELECT
hsync => h_counter.OUTPUTSELECT
hsync => h_counter.OUTPUTSELECT
hsync => h_counter.OUTPUTSELECT
hsync => h_counter.OUTPUTSELECT
hsync => h_counter.OUTPUTSELECT
vsync => v_counter.OUTPUTSELECT
vsync => v_counter.OUTPUTSELECT
vsync => v_counter.OUTPUTSELECT
vsync => v_counter.OUTPUTSELECT
vsync => v_counter.OUTPUTSELECT
vsync => v_counter.OUTPUTSELECT
vsync => v_counter.OUTPUTSELECT
vsync => v_counter.OUTPUTSELECT
vsync => v_counter.OUTPUTSELECT
vsync => v_counter.OUTPUTSELECT
vsync => v_counter.OUTPUTSELECT
vsync => v_counter.OUTPUTSELECT
vsync => first_vsync.ENA
rdusedw[0] <= fifo_256x12:fifo.rdusedw
rdusedw[1] <= fifo_256x12:fifo.rdusedw
rdusedw[2] <= fifo_256x12:fifo.rdusedw
rdusedw[3] <= fifo_256x12:fifo.rdusedw
rdusedw[4] <= fifo_256x12:fifo.rdusedw
rdusedw[5] <= fifo_256x12:fifo.rdusedw
rdusedw[6] <= fifo_256x12:fifo.rdusedw
rdusedw[7] <= fifo_256x12:fifo.rdusedw
wr_fifo <= wr_fifo.DB_MAX_OUTPUT_PORT_TYPE
rd_fifo => rd_fifo.IN1
from_fifo[0] <= fifo_256x12:fifo.q
from_fifo[1] <= fifo_256x12:fifo.q
from_fifo[2] <= fifo_256x12:fifo.q
from_fifo[3] <= fifo_256x12:fifo.q
from_fifo[4] <= fifo_256x12:fifo.q
from_fifo[5] <= fifo_256x12:fifo.q
from_fifo[6] <= fifo_256x12:fifo.q
from_fifo[7] <= fifo_256x12:fifo.q
from_fifo[8] <= fifo_256x12:fifo.q
from_fifo[9] <= fifo_256x12:fifo.q
from_fifo[10] <= fifo_256x12:fifo.q
from_fifo[11] <= fifo_256x12:fifo.q


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component
data[0] => dcfifo_02i1:auto_generated.data[0]
data[1] => dcfifo_02i1:auto_generated.data[1]
data[2] => dcfifo_02i1:auto_generated.data[2]
data[3] => dcfifo_02i1:auto_generated.data[3]
data[4] => dcfifo_02i1:auto_generated.data[4]
data[5] => dcfifo_02i1:auto_generated.data[5]
data[6] => dcfifo_02i1:auto_generated.data[6]
data[7] => dcfifo_02i1:auto_generated.data[7]
data[8] => dcfifo_02i1:auto_generated.data[8]
data[9] => dcfifo_02i1:auto_generated.data[9]
data[10] => dcfifo_02i1:auto_generated.data[10]
data[11] => dcfifo_02i1:auto_generated.data[11]
q[0] <= dcfifo_02i1:auto_generated.q[0]
q[1] <= dcfifo_02i1:auto_generated.q[1]
q[2] <= dcfifo_02i1:auto_generated.q[2]
q[3] <= dcfifo_02i1:auto_generated.q[3]
q[4] <= dcfifo_02i1:auto_generated.q[4]
q[5] <= dcfifo_02i1:auto_generated.q[5]
q[6] <= dcfifo_02i1:auto_generated.q[6]
q[7] <= dcfifo_02i1:auto_generated.q[7]
q[8] <= dcfifo_02i1:auto_generated.q[8]
q[9] <= dcfifo_02i1:auto_generated.q[9]
q[10] <= dcfifo_02i1:auto_generated.q[10]
q[11] <= dcfifo_02i1:auto_generated.q[11]
rdclk => dcfifo_02i1:auto_generated.rdclk
rdreq => dcfifo_02i1:auto_generated.rdreq
wrclk => dcfifo_02i1:auto_generated.wrclk
wrreq => dcfifo_02i1:auto_generated.wrreq
aclr => dcfifo_02i1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_02i1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_02i1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_02i1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_02i1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_02i1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_02i1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_02i1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_02i1:auto_generated.rdusedw[7]
wrusedw[0] <= dcfifo_02i1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_02i1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_02i1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_02i1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_02i1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_02i1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_02i1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_02i1:auto_generated.wrusedw[7]


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated
aclr => a_graycounter_7fc:wrptr_g1p.aclr
aclr => a_graycounter_6fc:wrptr_gp.aclr
aclr => altsyncram_vo61:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_vo61:fifo_ram.data_a[0]
data[1] => altsyncram_vo61:fifo_ram.data_a[1]
data[2] => altsyncram_vo61:fifo_ram.data_a[2]
data[3] => altsyncram_vo61:fifo_ram.data_a[3]
data[4] => altsyncram_vo61:fifo_ram.data_a[4]
data[5] => altsyncram_vo61:fifo_ram.data_a[5]
data[6] => altsyncram_vo61:fifo_ram.data_a[6]
data[7] => altsyncram_vo61:fifo_ram.data_a[7]
data[8] => altsyncram_vo61:fifo_ram.data_a[8]
data[9] => altsyncram_vo61:fifo_ram.data_a[9]
data[10] => altsyncram_vo61:fifo_ram.data_a[10]
data[11] => altsyncram_vo61:fifo_ram.data_a[11]
q[0] <= altsyncram_vo61:fifo_ram.q_b[0]
q[1] <= altsyncram_vo61:fifo_ram.q_b[1]
q[2] <= altsyncram_vo61:fifo_ram.q_b[2]
q[3] <= altsyncram_vo61:fifo_ram.q_b[3]
q[4] <= altsyncram_vo61:fifo_ram.q_b[4]
q[5] <= altsyncram_vo61:fifo_ram.q_b[5]
q[6] <= altsyncram_vo61:fifo_ram.q_b[6]
q[7] <= altsyncram_vo61:fifo_ram.q_b[7]
q[8] <= altsyncram_vo61:fifo_ram.q_b[8]
q[9] <= altsyncram_vo61:fifo_ram.q_b[9]
q[10] <= altsyncram_vo61:fifo_ram.q_b[10]
q[11] <= altsyncram_vo61:fifo_ram.q_b[11]
rdclk => a_graycounter_g86:rdptr_g1p.clock
rdclk => altsyncram_vo61:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_cdc:rs_brp.clock
rdclk => dffpipe_cdc:rs_bwp.clock
rdclk => alt_synch_pipe_kcb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_7fc:wrptr_g1p.clock
wrclk => a_graycounter_6fc:wrptr_gp.clock
wrclk => altsyncram_vo61:fifo_ram.clock0
wrclk => dffpipe_gd9:ws_brp.clock
wrclk => dffpipe_gd9:ws_bwp.clock
wrclk => alt_synch_pipe_oc8:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_7fc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram
aclr1 => altsyncram_bve1:altsyncram5.aclr1
address_a[0] => altsyncram_bve1:altsyncram5.address_b[0]
address_a[1] => altsyncram_bve1:altsyncram5.address_b[1]
address_a[2] => altsyncram_bve1:altsyncram5.address_b[2]
address_a[3] => altsyncram_bve1:altsyncram5.address_b[3]
address_a[4] => altsyncram_bve1:altsyncram5.address_b[4]
address_a[5] => altsyncram_bve1:altsyncram5.address_b[5]
address_a[6] => altsyncram_bve1:altsyncram5.address_b[6]
address_a[7] => altsyncram_bve1:altsyncram5.address_b[7]
address_b[0] => altsyncram_bve1:altsyncram5.address_a[0]
address_b[1] => altsyncram_bve1:altsyncram5.address_a[1]
address_b[2] => altsyncram_bve1:altsyncram5.address_a[2]
address_b[3] => altsyncram_bve1:altsyncram5.address_a[3]
address_b[4] => altsyncram_bve1:altsyncram5.address_a[4]
address_b[5] => altsyncram_bve1:altsyncram5.address_a[5]
address_b[6] => altsyncram_bve1:altsyncram5.address_a[6]
address_b[7] => altsyncram_bve1:altsyncram5.address_a[7]
addressstall_b => altsyncram_bve1:altsyncram5.addressstall_a
clock0 => altsyncram_bve1:altsyncram5.clock1
clock1 => altsyncram_bve1:altsyncram5.clock0
clocken1 => altsyncram_bve1:altsyncram5.clocken0
data_a[0] => altsyncram_bve1:altsyncram5.data_b[0]
data_a[1] => altsyncram_bve1:altsyncram5.data_b[1]
data_a[2] => altsyncram_bve1:altsyncram5.data_b[2]
data_a[3] => altsyncram_bve1:altsyncram5.data_b[3]
data_a[4] => altsyncram_bve1:altsyncram5.data_b[4]
data_a[5] => altsyncram_bve1:altsyncram5.data_b[5]
data_a[6] => altsyncram_bve1:altsyncram5.data_b[6]
data_a[7] => altsyncram_bve1:altsyncram5.data_b[7]
data_a[8] => altsyncram_bve1:altsyncram5.data_b[8]
data_a[9] => altsyncram_bve1:altsyncram5.data_b[9]
data_a[10] => altsyncram_bve1:altsyncram5.data_b[10]
data_a[11] => altsyncram_bve1:altsyncram5.data_b[11]
q_b[0] <= altsyncram_bve1:altsyncram5.q_a[0]
q_b[1] <= altsyncram_bve1:altsyncram5.q_a[1]
q_b[2] <= altsyncram_bve1:altsyncram5.q_a[2]
q_b[3] <= altsyncram_bve1:altsyncram5.q_a[3]
q_b[4] <= altsyncram_bve1:altsyncram5.q_a[4]
q_b[5] <= altsyncram_bve1:altsyncram5.q_a[5]
q_b[6] <= altsyncram_bve1:altsyncram5.q_a[6]
q_b[7] <= altsyncram_bve1:altsyncram5.q_a[7]
q_b[8] <= altsyncram_bve1:altsyncram5.q_a[8]
q_b[9] <= altsyncram_bve1:altsyncram5.q_a[9]
q_b[10] <= altsyncram_bve1:altsyncram5.q_a[10]
q_b[11] <= altsyncram_bve1:altsyncram5.q_a[11]
wren_a => altsyncram_bve1:altsyncram5.clocken1
wren_a => altsyncram_bve1:altsyncram5.wren_b


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5
aclr1 => ram_block6a0.CLR1
aclr1 => ram_block6a1.CLR1
aclr1 => ram_block6a2.CLR1
aclr1 => ram_block6a3.CLR1
aclr1 => ram_block6a4.CLR1
aclr1 => ram_block6a5.CLR1
aclr1 => ram_block6a6.CLR1
aclr1 => ram_block6a7.CLR1
aclr1 => ram_block6a8.CLR1
aclr1 => ram_block6a9.CLR1
aclr1 => ram_block6a10.CLR1
aclr1 => ram_block6a11.CLR1
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[4] => ram_block6a0.PORTAADDR4
address_a[4] => ram_block6a1.PORTAADDR4
address_a[4] => ram_block6a2.PORTAADDR4
address_a[4] => ram_block6a3.PORTAADDR4
address_a[4] => ram_block6a4.PORTAADDR4
address_a[4] => ram_block6a5.PORTAADDR4
address_a[4] => ram_block6a6.PORTAADDR4
address_a[4] => ram_block6a7.PORTAADDR4
address_a[4] => ram_block6a8.PORTAADDR4
address_a[4] => ram_block6a9.PORTAADDR4
address_a[4] => ram_block6a10.PORTAADDR4
address_a[4] => ram_block6a11.PORTAADDR4
address_a[5] => ram_block6a0.PORTAADDR5
address_a[5] => ram_block6a1.PORTAADDR5
address_a[5] => ram_block6a2.PORTAADDR5
address_a[5] => ram_block6a3.PORTAADDR5
address_a[5] => ram_block6a4.PORTAADDR5
address_a[5] => ram_block6a5.PORTAADDR5
address_a[5] => ram_block6a6.PORTAADDR5
address_a[5] => ram_block6a7.PORTAADDR5
address_a[5] => ram_block6a8.PORTAADDR5
address_a[5] => ram_block6a9.PORTAADDR5
address_a[5] => ram_block6a10.PORTAADDR5
address_a[5] => ram_block6a11.PORTAADDR5
address_a[6] => ram_block6a0.PORTAADDR6
address_a[6] => ram_block6a1.PORTAADDR6
address_a[6] => ram_block6a2.PORTAADDR6
address_a[6] => ram_block6a3.PORTAADDR6
address_a[6] => ram_block6a4.PORTAADDR6
address_a[6] => ram_block6a5.PORTAADDR6
address_a[6] => ram_block6a6.PORTAADDR6
address_a[6] => ram_block6a7.PORTAADDR6
address_a[6] => ram_block6a8.PORTAADDR6
address_a[6] => ram_block6a9.PORTAADDR6
address_a[6] => ram_block6a10.PORTAADDR6
address_a[6] => ram_block6a11.PORTAADDR6
address_a[7] => ram_block6a0.PORTAADDR7
address_a[7] => ram_block6a1.PORTAADDR7
address_a[7] => ram_block6a2.PORTAADDR7
address_a[7] => ram_block6a3.PORTAADDR7
address_a[7] => ram_block6a4.PORTAADDR7
address_a[7] => ram_block6a5.PORTAADDR7
address_a[7] => ram_block6a6.PORTAADDR7
address_a[7] => ram_block6a7.PORTAADDR7
address_a[7] => ram_block6a8.PORTAADDR7
address_a[7] => ram_block6a9.PORTAADDR7
address_a[7] => ram_block6a10.PORTAADDR7
address_a[7] => ram_block6a11.PORTAADDR7
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[4] => ram_block6a0.PORTBADDR4
address_b[4] => ram_block6a1.PORTBADDR4
address_b[4] => ram_block6a2.PORTBADDR4
address_b[4] => ram_block6a3.PORTBADDR4
address_b[4] => ram_block6a4.PORTBADDR4
address_b[4] => ram_block6a5.PORTBADDR4
address_b[4] => ram_block6a6.PORTBADDR4
address_b[4] => ram_block6a7.PORTBADDR4
address_b[4] => ram_block6a8.PORTBADDR4
address_b[4] => ram_block6a9.PORTBADDR4
address_b[4] => ram_block6a10.PORTBADDR4
address_b[4] => ram_block6a11.PORTBADDR4
address_b[5] => ram_block6a0.PORTBADDR5
address_b[5] => ram_block6a1.PORTBADDR5
address_b[5] => ram_block6a2.PORTBADDR5
address_b[5] => ram_block6a3.PORTBADDR5
address_b[5] => ram_block6a4.PORTBADDR5
address_b[5] => ram_block6a5.PORTBADDR5
address_b[5] => ram_block6a6.PORTBADDR5
address_b[5] => ram_block6a7.PORTBADDR5
address_b[5] => ram_block6a8.PORTBADDR5
address_b[5] => ram_block6a9.PORTBADDR5
address_b[5] => ram_block6a10.PORTBADDR5
address_b[5] => ram_block6a11.PORTBADDR5
address_b[6] => ram_block6a0.PORTBADDR6
address_b[6] => ram_block6a1.PORTBADDR6
address_b[6] => ram_block6a2.PORTBADDR6
address_b[6] => ram_block6a3.PORTBADDR6
address_b[6] => ram_block6a4.PORTBADDR6
address_b[6] => ram_block6a5.PORTBADDR6
address_b[6] => ram_block6a6.PORTBADDR6
address_b[6] => ram_block6a7.PORTBADDR6
address_b[6] => ram_block6a8.PORTBADDR6
address_b[6] => ram_block6a9.PORTBADDR6
address_b[6] => ram_block6a10.PORTBADDR6
address_b[6] => ram_block6a11.PORTBADDR6
address_b[7] => ram_block6a0.PORTBADDR7
address_b[7] => ram_block6a1.PORTBADDR7
address_b[7] => ram_block6a2.PORTBADDR7
address_b[7] => ram_block6a3.PORTBADDR7
address_b[7] => ram_block6a4.PORTBADDR7
address_b[7] => ram_block6a5.PORTBADDR7
address_b[7] => ram_block6a6.PORTBADDR7
address_b[7] => ram_block6a7.PORTBADDR7
address_b[7] => ram_block6a8.PORTBADDR7
address_b[7] => ram_block6a9.PORTBADDR7
address_b[7] => ram_block6a10.PORTBADDR7
address_b[7] => ram_block6a11.PORTBADDR7
addressstall_a => ram_block6a0.PORTAADDRSTALL
addressstall_a => ram_block6a1.PORTAADDRSTALL
addressstall_a => ram_block6a2.PORTAADDRSTALL
addressstall_a => ram_block6a3.PORTAADDRSTALL
addressstall_a => ram_block6a4.PORTAADDRSTALL
addressstall_a => ram_block6a5.PORTAADDRSTALL
addressstall_a => ram_block6a6.PORTAADDRSTALL
addressstall_a => ram_block6a7.PORTAADDRSTALL
addressstall_a => ram_block6a8.PORTAADDRSTALL
addressstall_a => ram_block6a9.PORTAADDRSTALL
addressstall_a => ram_block6a10.PORTAADDRSTALL
addressstall_a => ram_block6a11.PORTAADDRSTALL
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_b[0] => ram_block6a0.PORTBDATAIN
data_b[1] => ram_block6a1.PORTBDATAIN
data_b[2] => ram_block6a2.PORTBDATAIN
data_b[3] => ram_block6a3.PORTBDATAIN
data_b[4] => ram_block6a4.PORTBDATAIN
data_b[5] => ram_block6a5.PORTBDATAIN
data_b[6] => ram_block6a6.PORTBDATAIN
data_b[7] => ram_block6a7.PORTBDATAIN
data_b[8] => ram_block6a8.PORTBDATAIN
data_b[9] => ram_block6a9.PORTBDATAIN
data_b[10] => ram_block6a10.PORTBDATAIN
data_b[11] => ram_block6a11.PORTBDATAIN
q_a[0] <= ram_block6a0.PORTADATAOUT
q_a[1] <= ram_block6a1.PORTADATAOUT
q_a[2] <= ram_block6a2.PORTADATAOUT
q_a[3] <= ram_block6a3.PORTADATAOUT
q_a[4] <= ram_block6a4.PORTADATAOUT
q_a[5] <= ram_block6a5.PORTADATAOUT
q_a[6] <= ram_block6a6.PORTADATAOUT
q_a[7] <= ram_block6a7.PORTADATAOUT
q_a[8] <= ram_block6a8.PORTADATAOUT
q_a[9] <= ram_block6a9.PORTADATAOUT
q_a[10] <= ram_block6a10.PORTADATAOUT
q_a[11] <= ram_block6a11.PORTADATAOUT
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_b => ram_block6a0.PORTBRE
wren_b => ram_block6a1.PORTBRE
wren_b => ram_block6a2.PORTBRE
wren_b => ram_block6a3.PORTBRE
wren_b => ram_block6a4.PORTBRE
wren_b => ram_block6a5.PORTBRE
wren_b => ram_block6a6.PORTBRE
wren_b => ram_block6a7.PORTBRE
wren_b => ram_block6a8.PORTBRE
wren_b => ram_block6a9.PORTBRE
wren_b => ram_block6a10.PORTBRE
wren_b => ram_block6a11.PORTBRE


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp
clock => dffpipe_kd9:dffpipe7.clock
clrn => dffpipe_kd9:dffpipe7.clrn
d[0] => dffpipe_kd9:dffpipe7.d[0]
d[1] => dffpipe_kd9:dffpipe7.d[1]
d[2] => dffpipe_kd9:dffpipe7.d[2]
d[3] => dffpipe_kd9:dffpipe7.d[3]
d[4] => dffpipe_kd9:dffpipe7.d[4]
d[5] => dffpipe_kd9:dffpipe7.d[5]
d[6] => dffpipe_kd9:dffpipe7.d[6]
d[7] => dffpipe_kd9:dffpipe7.d[7]
d[8] => dffpipe_kd9:dffpipe7.d[8]
q[0] <= dffpipe_kd9:dffpipe7.q[0]
q[1] <= dffpipe_kd9:dffpipe7.q[1]
q[2] <= dffpipe_kd9:dffpipe7.q[2]
q[3] <= dffpipe_kd9:dffpipe7.q[3]
q[4] <= dffpipe_kd9:dffpipe7.q[4]
q[5] <= dffpipe_kd9:dffpipe7.q[5]
q[6] <= dffpipe_kd9:dffpipe7.q[6]
q[7] <= dffpipe_kd9:dffpipe7.q[7]
q[8] <= dffpipe_kd9:dffpipe7.q[8]


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe8a[0].IN0
d[1] => dffe8a[1].IN0
d[2] => dffe8a[2].IN0
d[3] => dffe8a[3].IN0
d[4] => dffe8a[4].IN0
d[5] => dffe8a[5].IN0
d[6] => dffe8a[6].IN0
d[7] => dffe8a[7].IN0
d[8] => dffe8a[8].IN0
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
d[7] => dffe20a[7].IN0
d[8] => dffe20a[8].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
d[7] => dffe20a[7].IN0
d[8] => dffe20a[8].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp
clock => dffpipe_ld9:dffpipe10.clock
clrn => dffpipe_ld9:dffpipe10.clrn
d[0] => dffpipe_ld9:dffpipe10.d[0]
d[1] => dffpipe_ld9:dffpipe10.d[1]
d[2] => dffpipe_ld9:dffpipe10.d[2]
d[3] => dffpipe_ld9:dffpipe10.d[3]
d[4] => dffpipe_ld9:dffpipe10.d[4]
d[5] => dffpipe_ld9:dffpipe10.d[5]
d[6] => dffpipe_ld9:dffpipe10.d[6]
d[7] => dffpipe_ld9:dffpipe10.d[7]
d[8] => dffpipe_ld9:dffpipe10.d[8]
q[0] <= dffpipe_ld9:dffpipe10.q[0]
q[1] <= dffpipe_ld9:dffpipe10.q[1]
q[2] <= dffpipe_ld9:dffpipe10.q[2]
q[3] <= dffpipe_ld9:dffpipe10.q[3]
q[4] <= dffpipe_ld9:dffpipe10.q[4]
q[5] <= dffpipe_ld9:dffpipe10.q[5]
q[6] <= dffpipe_ld9:dffpipe10.q[6]
q[7] <= dffpipe_ld9:dffpipe10.q[7]
q[8] <= dffpipe_ld9:dffpipe10.q[8]


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|cmpr_t16:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|vector06cc|converter:converter_inst|vga_reader:vga_reader_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|cmpr_t16:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|vector06cc|converter:converter_inst|sdram_cntr:sdram_cntr_inst
clk => sh2_o_vsync.CLK
clk => sh1_o_vsync.CLK
clk => sh0_o_vsync.CLK
clk => sh2_i_vsync.CLK
clk => sh1_i_vsync.CLK
clk => sh0_i_vsync.CLK
clk => valid_data~reg0.CLK
clk => vd.CLK
clk => dqm[0]~reg0.CLK
clk => dqm[1]~reg0.CLK
clk => sd_addr[0]~reg0.CLK
clk => sd_addr[1]~reg0.CLK
clk => sd_addr[2]~reg0.CLK
clk => sd_addr[3]~reg0.CLK
clk => sd_addr[4]~reg0.CLK
clk => sd_addr[5]~reg0.CLK
clk => sd_addr[6]~reg0.CLK
clk => sd_addr[7]~reg0.CLK
clk => sd_addr[8]~reg0.CLK
clk => sd_addr[9]~reg0.CLK
clk => sd_addr[10]~reg0.CLK
clk => sd_addr[11]~reg0.CLK
clk => ba[0]~reg0.CLK
clk => ba[1]~reg0.CLK
clk => we_n~reg0.CLK
clk => cas_n~reg0.CLK
clk => ras_n~reg0.CLK
clk => cs_n~reg0.CLK
clk => sd_ready~reg0.CLK
clk => rd_ena~reg0.CLK
clk => bank_rd_max_addr[0].CLK
clk => bank_rd_max_addr[1].CLK
clk => bank_rd_max_addr[2].CLK
clk => bank_rd_max_addr[3].CLK
clk => bank_rd_max_addr[4].CLK
clk => bank_rd_max_addr[5].CLK
clk => bank_rd_max_addr[6].CLK
clk => bank_rd_max_addr[7].CLK
clk => bank_rd_max_addr[8].CLK
clk => bank_rd_max_addr[9].CLK
clk => bank_rd_max_addr[10].CLK
clk => bank_rd_max_addr[11].CLK
clk => bank_rd[0].CLK
clk => bank_rd[1].CLK
clk => bank_wr[0].CLK
clk => bank_wr[1].CLK
clk => prev_bank_wr_max_addr[0].CLK
clk => prev_bank_wr_max_addr[1].CLK
clk => prev_bank_wr_max_addr[2].CLK
clk => prev_bank_wr_max_addr[3].CLK
clk => prev_bank_wr_max_addr[4].CLK
clk => prev_bank_wr_max_addr[5].CLK
clk => prev_bank_wr_max_addr[6].CLK
clk => prev_bank_wr_max_addr[7].CLK
clk => prev_bank_wr_max_addr[8].CLK
clk => prev_bank_wr_max_addr[9].CLK
clk => prev_bank_wr_max_addr[10].CLK
clk => prev_bank_wr_max_addr[11].CLK
clk => prev_bank_wr[0].CLK
clk => prev_bank_wr[1].CLK
clk => cur_addr_rd[0].CLK
clk => cur_addr_rd[1].CLK
clk => cur_addr_rd[2].CLK
clk => cur_addr_rd[3].CLK
clk => cur_addr_rd[4].CLK
clk => cur_addr_rd[5].CLK
clk => cur_addr_rd[6].CLK
clk => cur_addr_rd[7].CLK
clk => cur_addr_rd[8].CLK
clk => cur_addr_rd[9].CLK
clk => cur_addr_rd[10].CLK
clk => cur_addr_rd[11].CLK
clk => cur_addr_wr[0].CLK
clk => cur_addr_wr[1].CLK
clk => cur_addr_wr[2].CLK
clk => cur_addr_wr[3].CLK
clk => cur_addr_wr[4].CLK
clk => cur_addr_wr[5].CLK
clk => cur_addr_wr[6].CLK
clk => cur_addr_wr[7].CLK
clk => cur_addr_wr[8].CLK
clk => cur_addr_wr[9].CLK
clk => cur_addr_wr[10].CLK
clk => cur_addr_wr[11].CLK
clk => cur_nd.CLK
clk => cur_rd.CLK
clk => cur_wr.CLK
clk => cnt_burst[0].CLK
clk => cnt_burst[1].CLK
clk => cnt_burst[2].CLK
clk => cnt_burst[3].CLK
clk => cnt_burst[4].CLK
clk => cnt_burst[5].CLK
clk => cnt_burst[6].CLK
clk => cnt_burst[7].CLK
clk => mode_flag.CLK
clk => delay.CLK
clk => cnt_nodat[0].CLK
clk => cnt_nodat[1].CLK
clk => cnt_mrs[0].CLK
clk => cnt_mrs[1].CLK
clk => cke~reg0.CLK
clk => cs~1.DATAIN
rst_n => always2.IN1
rst_n => always2.IN1
rst_n => dqm[0]~reg0.ACLR
rst_n => dqm[1]~reg0.ACLR
rst_n => sd_addr[0]~reg0.ACLR
rst_n => sd_addr[1]~reg0.ACLR
rst_n => sd_addr[2]~reg0.ACLR
rst_n => sd_addr[3]~reg0.ACLR
rst_n => sd_addr[4]~reg0.ACLR
rst_n => sd_addr[5]~reg0.ACLR
rst_n => sd_addr[6]~reg0.ACLR
rst_n => sd_addr[7]~reg0.ACLR
rst_n => sd_addr[8]~reg0.ACLR
rst_n => sd_addr[9]~reg0.ACLR
rst_n => sd_addr[10]~reg0.ACLR
rst_n => sd_addr[11]~reg0.ACLR
rst_n => ba[0]~reg0.ACLR
rst_n => ba[1]~reg0.ACLR
rst_n => we_n~reg0.PRESET
rst_n => cas_n~reg0.PRESET
rst_n => ras_n~reg0.PRESET
rst_n => cs_n~reg0.PRESET
rst_n => valid_data~reg0.ACLR
rst_n => vd.ACLR
rst_n => rd_ena~reg0.ACLR
rst_n => sd_ready~reg0.ACLR
rst_n => cke~reg0.PRESET
rst_n => cnt_mrs[0].ACLR
rst_n => cnt_mrs[1].ACLR
rst_n => cnt_nodat[0].ACLR
rst_n => cnt_nodat[1].ACLR
rst_n => delay.ACLR
rst_n => mode_flag.ACLR
rst_n => cnt_burst[0].ACLR
rst_n => cnt_burst[1].ACLR
rst_n => cnt_burst[2].ACLR
rst_n => cnt_burst[3].ACLR
rst_n => cnt_burst[4].ACLR
rst_n => cnt_burst[5].ACLR
rst_n => cnt_burst[6].ACLR
rst_n => cnt_burst[7].ACLR
rst_n => cur_nd.ACLR
rst_n => cur_rd.ACLR
rst_n => cur_wr.ACLR
rst_n => cur_addr_wr[0].ACLR
rst_n => cur_addr_wr[1].ACLR
rst_n => cur_addr_wr[2].ACLR
rst_n => cur_addr_wr[3].ACLR
rst_n => cur_addr_wr[4].ACLR
rst_n => cur_addr_wr[5].ACLR
rst_n => cur_addr_wr[6].ACLR
rst_n => cur_addr_wr[7].ACLR
rst_n => cur_addr_wr[8].ACLR
rst_n => cur_addr_wr[9].ACLR
rst_n => cur_addr_wr[10].ACLR
rst_n => cur_addr_wr[11].ACLR
rst_n => cur_addr_rd[0].ACLR
rst_n => cur_addr_rd[1].ACLR
rst_n => cur_addr_rd[2].ACLR
rst_n => cur_addr_rd[3].ACLR
rst_n => cur_addr_rd[4].ACLR
rst_n => cur_addr_rd[5].ACLR
rst_n => cur_addr_rd[6].ACLR
rst_n => cur_addr_rd[7].ACLR
rst_n => cur_addr_rd[8].ACLR
rst_n => cur_addr_rd[9].ACLR
rst_n => cur_addr_rd[10].ACLR
rst_n => cur_addr_rd[11].ACLR
rst_n => bank_wr[0].ACLR
rst_n => bank_wr[1].PRESET
rst_n => prev_bank_wr_max_addr[0].ACLR
rst_n => prev_bank_wr_max_addr[1].ACLR
rst_n => prev_bank_wr_max_addr[2].ACLR
rst_n => prev_bank_wr_max_addr[3].ACLR
rst_n => prev_bank_wr_max_addr[4].ACLR
rst_n => prev_bank_wr_max_addr[5].ACLR
rst_n => prev_bank_wr_max_addr[6].ACLR
rst_n => prev_bank_wr_max_addr[7].ACLR
rst_n => prev_bank_wr_max_addr[8].ACLR
rst_n => prev_bank_wr_max_addr[9].ACLR
rst_n => prev_bank_wr_max_addr[10].ACLR
rst_n => prev_bank_wr_max_addr[11].ACLR
rst_n => prev_bank_wr[0].PRESET
rst_n => prev_bank_wr[1].ACLR
rst_n => bank_rd_max_addr[0].ACLR
rst_n => bank_rd_max_addr[1].ACLR
rst_n => bank_rd_max_addr[2].ACLR
rst_n => bank_rd_max_addr[3].ACLR
rst_n => bank_rd_max_addr[4].ACLR
rst_n => bank_rd_max_addr[5].ACLR
rst_n => bank_rd_max_addr[6].ACLR
rst_n => bank_rd_max_addr[7].ACLR
rst_n => bank_rd_max_addr[8].ACLR
rst_n => bank_rd_max_addr[9].ACLR
rst_n => bank_rd_max_addr[10].ACLR
rst_n => bank_rd_max_addr[11].ACLR
rst_n => bank_rd[0].ACLR
rst_n => bank_rd[1].ACLR
rst_n => sh2_o_vsync.ACLR
rst_n => sh1_o_vsync.ACLR
rst_n => sh0_o_vsync.ACLR
rst_n => sh2_i_vsync.ACLR
rst_n => sh1_i_vsync.ACLR
rst_n => sh0_i_vsync.ACLR
rst_n => cs~3.DATAIN
wr => cur_wr.OUTPUTSELECT
rd => cur_rd.OUTPUTSELECT
rd => cur_nd.OUTPUTSELECT
rd => cur_wr.OUTPUTSELECT
data[0] => sd_data[0].DATAIN
data[1] => sd_data[1].DATAIN
data[2] => sd_data[2].DATAIN
data[3] => sd_data[3].DATAIN
data[4] => sd_data[4].DATAIN
data[5] => sd_data[5].DATAIN
data[6] => sd_data[6].DATAIN
data[7] => sd_data[7].DATAIN
data[8] => sd_data[8].DATAIN
data[9] => sd_data[9].DATAIN
data[10] => sd_data[10].DATAIN
data[11] => sd_data[11].DATAIN
data[12] => sd_data[12].DATAIN
data[13] => sd_data[13].DATAIN
data[14] => sd_data[14].DATAIN
data[15] => sd_data[15].DATAIN
i_vsync => sh0_i_vsync.DATAIN
o_vsync => sh0_o_vsync.DATAIN
valid_data <= valid_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_ena <= rd_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ready <= sd_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs_n <= cs_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
ras_n <= ras_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
cas_n <= cas_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
we_n <= we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
dqm[0] <= dqm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dqm[1] <= dqm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[0] <= sd_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[1] <= sd_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[2] <= sd_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[3] <= sd_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[4] <= sd_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[5] <= sd_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[6] <= sd_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[7] <= sd_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[8] <= sd_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[9] <= sd_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[10] <= sd_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[11] <= sd_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ba[0] <= ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ba[1] <= ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cke <= cke~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data[0] <> sd_data[0]
sd_data[1] <> sd_data[1]
sd_data[2] <> sd_data[2]
sd_data[3] <> sd_data[3]
sd_data[4] <> sd_data[4]
sd_data[5] <> sd_data[5]
sd_data[6] <> sd_data[6]
sd_data[7] <> sd_data[7]
sd_data[8] <> sd_data[8]
sd_data[9] <> sd_data[9]
sd_data[10] <> sd_data[10]
sd_data[11] <> sd_data[11]
sd_data[12] <> sd_data[12]
sd_data[13] <> sd_data[13]
sd_data[14] <> sd_data[14]
sd_data[15] <> sd_data[15]


|vector06cc|converter:converter_inst|coordinator:coordinator_inst
sdram_clk => rd_strobe~reg0.CLK
sdram_clk => wr_strobe~reg0.CLK
sdram_clk => cs~4.DATAIN
reset => rd_strobe~reg0.ACLR
reset => wr_strobe~reg0.ACLR
reset => cs~6.DATAIN
inusedw[0] => LessThan0.IN16
inusedw[1] => LessThan0.IN15
inusedw[2] => LessThan0.IN14
inusedw[3] => LessThan0.IN13
inusedw[4] => LessThan0.IN12
inusedw[5] => LessThan0.IN11
inusedw[6] => LessThan0.IN10
inusedw[7] => LessThan0.IN9
outusedw[0] => LessThan1.IN16
outusedw[1] => LessThan1.IN15
outusedw[2] => LessThan1.IN14
outusedw[3] => LessThan1.IN13
outusedw[4] => LessThan1.IN12
outusedw[5] => LessThan1.IN11
outusedw[6] => LessThan1.IN10
outusedw[7] => LessThan1.IN9
sd_ready => always0.IN1
sd_ready => always0.IN1
sd_ready => cs.OUTPUTSELECT
sd_ready => cs.OUTPUTSELECT
sd_ready => cs.OUTPUTSELECT
wr_strobe <= wr_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_strobe <= rd_strobe~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst
vga_clk => vga_clk.IN2
sdram_clk => sdram_clk.IN1
reset => reset.IN1
wr_fifo => wr_fifo.IN1
sdram_data[0] => sdram_data[0].IN1
sdram_data[1] => sdram_data[1].IN1
sdram_data[2] => sdram_data[2].IN1
sdram_data[3] => sdram_data[3].IN1
sdram_data[4] => sdram_data[4].IN1
sdram_data[5] => sdram_data[5].IN1
sdram_data[6] => sdram_data[6].IN1
sdram_data[7] => sdram_data[7].IN1
sdram_data[8] => sdram_data[8].IN1
sdram_data[9] => sdram_data[9].IN1
sdram_data[10] => sdram_data[10].IN1
sdram_data[11] => sdram_data[11].IN1
sdram_data[12] => ~NO_FANOUT~
sdram_data[13] => ~NO_FANOUT~
sdram_data[14] => ~NO_FANOUT~
sdram_data[15] => ~NO_FANOUT~
hsync <= prev_hsync.DB_MAX_OUTPUT_PORT_TYPE
vsync <= prev_vsync.DB_MAX_OUTPUT_PORT_TYPE
vga_r[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= concat.DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= concat.DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= concat.DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= concat.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[0] <= fifo_256x12:fifo.wrusedw
wrusedw[1] <= fifo_256x12:fifo.wrusedw
wrusedw[2] <= fifo_256x12:fifo.wrusedw
wrusedw[3] <= fifo_256x12:fifo.wrusedw
wrusedw[4] <= fifo_256x12:fifo.wrusedw
wrusedw[5] <= fifo_256x12:fifo.wrusedw
wrusedw[6] <= fifo_256x12:fifo.wrusedw
wrusedw[7] <= fifo_256x12:fifo.wrusedw


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|vga_sync:sync
clk => f0_to_f1.CLK
clk => v_interlaced.CLK
clk => v_sync_polarity.CLK
clk => v_total[0].CLK
clk => v_total[1].CLK
clk => v_total[2].CLK
clk => v_total[3].CLK
clk => v_total[4].CLK
clk => v_total[5].CLK
clk => v_total[6].CLK
clk => v_total[7].CLK
clk => v_total[8].CLK
clk => v_total[9].CLK
clk => v_total[10].CLK
clk => v_total[11].CLK
clk => v_pixel_end[0].CLK
clk => v_pixel_end[1].CLK
clk => v_pixel_end[2].CLK
clk => v_pixel_end[3].CLK
clk => v_pixel_end[4].CLK
clk => v_pixel_end[5].CLK
clk => v_pixel_end[6].CLK
clk => v_pixel_end[7].CLK
clk => v_pixel_end[8].CLK
clk => v_pixel_end[9].CLK
clk => v_pixel_end[10].CLK
clk => v_pixel_end[11].CLK
clk => v_pixel_start[0].CLK
clk => v_pixel_start[1].CLK
clk => v_pixel_start[2].CLK
clk => v_pixel_start[3].CLK
clk => v_pixel_start[4].CLK
clk => v_pixel_start[5].CLK
clk => v_pixel_start[6].CLK
clk => v_pixel_start[7].CLK
clk => v_pixel_start[8].CLK
clk => v_pixel_start[9].CLK
clk => v_pixel_start[10].CLK
clk => v_pixel_start[11].CLK
clk => pixel_i_odd_frame~reg0.CLK
clk => pixel_y[0]~reg0.CLK
clk => pixel_y[1]~reg0.CLK
clk => pixel_y[2]~reg0.CLK
clk => pixel_y[3]~reg0.CLK
clk => pixel_y[4]~reg0.CLK
clk => pixel_y[5]~reg0.CLK
clk => pixel_y[6]~reg0.CLK
clk => pixel_y[7]~reg0.CLK
clk => pixel_y[8]~reg0.CLK
clk => pixel_y[9]~reg0.CLK
clk => pixel_y[10]~reg0.CLK
clk => pixel_y[11]~reg0.CLK
clk => vga_v_de.CLK
clk => vga_vs~reg0.CLK
clk => v_counter[0].CLK
clk => v_counter[1].CLK
clk => v_counter[2].CLK
clk => v_counter[3].CLK
clk => v_counter[4].CLK
clk => v_counter[5].CLK
clk => v_counter[6].CLK
clk => v_counter[7].CLK
clk => v_counter[8].CLK
clk => v_counter[9].CLK
clk => v_counter[10].CLK
clk => v_counter[11].CLK
clk => h_sync_polarity.CLK
clk => h_pixel_end[0].CLK
clk => h_pixel_end[1].CLK
clk => h_pixel_end[2].CLK
clk => h_pixel_end[3].CLK
clk => h_pixel_end[4].CLK
clk => h_pixel_end[5].CLK
clk => h_pixel_end[6].CLK
clk => h_pixel_end[7].CLK
clk => h_pixel_end[8].CLK
clk => h_pixel_end[9].CLK
clk => h_pixel_end[10].CLK
clk => h_pixel_end[11].CLK
clk => h_pixel_start[0].CLK
clk => h_pixel_start[1].CLK
clk => h_pixel_start[2].CLK
clk => h_pixel_start[3].CLK
clk => h_pixel_start[4].CLK
clk => h_pixel_start[5].CLK
clk => h_pixel_start[6].CLK
clk => h_pixel_start[7].CLK
clk => h_pixel_start[8].CLK
clk => h_pixel_start[9].CLK
clk => h_pixel_start[10].CLK
clk => h_pixel_start[11].CLK
clk => h_total_half[0].CLK
clk => h_total_half[1].CLK
clk => h_total_half[2].CLK
clk => h_total_half[3].CLK
clk => h_total_half[4].CLK
clk => h_total_half[5].CLK
clk => h_total_half[6].CLK
clk => h_total_half[7].CLK
clk => h_total_half[8].CLK
clk => h_total_half[9].CLK
clk => h_total_half[10].CLK
clk => h_total_half[11].CLK
clk => h_total[0].CLK
clk => h_total[1].CLK
clk => h_total[2].CLK
clk => h_total[3].CLK
clk => h_total[4].CLK
clk => h_total[5].CLK
clk => h_total[6].CLK
clk => h_total[7].CLK
clk => h_total[8].CLK
clk => h_total[9].CLK
clk => h_total[10].CLK
clk => h_total[11].CLK
clk => pixel_x[0]~reg0.CLK
clk => pixel_x[1]~reg0.CLK
clk => pixel_x[2]~reg0.CLK
clk => pixel_x[3]~reg0.CLK
clk => pixel_x[4]~reg0.CLK
clk => pixel_x[5]~reg0.CLK
clk => pixel_x[6]~reg0.CLK
clk => pixel_x[7]~reg0.CLK
clk => pixel_x[8]~reg0.CLK
clk => pixel_x[9]~reg0.CLK
clk => pixel_x[10]~reg0.CLK
clk => pixel_x[11]~reg0.CLK
clk => vga_h_de.CLK
clk => vga_hs~reg0.CLK
clk => h_counter[0].CLK
clk => h_counter[1].CLK
clk => h_counter[2].CLK
clk => h_counter[3].CLK
clk => h_counter[4].CLK
clk => h_counter[5].CLK
clk => h_counter[6].CLK
clk => h_counter[7].CLK
clk => h_counter[8].CLK
clk => h_counter[9].CLK
clk => h_counter[10].CLK
clk => h_counter[11].CLK
clk => v_cur_disp~3.DATAIN
clk => h_cur_disp~3.DATAIN
reset_n => pixel_x[0]~reg0.PRESET
reset_n => pixel_x[1]~reg0.PRESET
reset_n => pixel_x[2]~reg0.PRESET
reset_n => pixel_x[3]~reg0.PRESET
reset_n => pixel_x[4]~reg0.PRESET
reset_n => pixel_x[5]~reg0.PRESET
reset_n => pixel_x[6]~reg0.PRESET
reset_n => pixel_x[7]~reg0.PRESET
reset_n => pixel_x[8]~reg0.PRESET
reset_n => pixel_x[9]~reg0.PRESET
reset_n => pixel_x[10]~reg0.PRESET
reset_n => pixel_x[11]~reg0.PRESET
reset_n => vga_h_de.ACLR
reset_n => vga_hs~reg0.PRESET
reset_n => h_counter[0].ACLR
reset_n => h_counter[1].ACLR
reset_n => h_counter[2].ACLR
reset_n => h_counter[3].ACLR
reset_n => h_counter[4].ACLR
reset_n => h_counter[5].ACLR
reset_n => h_counter[6].ACLR
reset_n => h_counter[7].ACLR
reset_n => h_counter[8].ACLR
reset_n => h_counter[9].ACLR
reset_n => h_counter[10].ACLR
reset_n => h_counter[11].ACLR
reset_n => pixel_i_odd_frame~reg0.ACLR
reset_n => pixel_y[0]~reg0.PRESET
reset_n => pixel_y[1]~reg0.PRESET
reset_n => pixel_y[2]~reg0.PRESET
reset_n => pixel_y[3]~reg0.PRESET
reset_n => pixel_y[4]~reg0.PRESET
reset_n => pixel_y[5]~reg0.PRESET
reset_n => pixel_y[6]~reg0.PRESET
reset_n => pixel_y[7]~reg0.PRESET
reset_n => pixel_y[8]~reg0.PRESET
reset_n => pixel_y[9]~reg0.PRESET
reset_n => pixel_y[10]~reg0.PRESET
reset_n => pixel_y[11]~reg0.PRESET
reset_n => vga_v_de.ACLR
reset_n => vga_vs~reg0.ACLR
reset_n => v_counter[0].ACLR
reset_n => v_counter[1].ACLR
reset_n => v_counter[2].ACLR
reset_n => v_counter[3].ACLR
reset_n => v_counter[4].ACLR
reset_n => v_counter[5].ACLR
reset_n => v_counter[6].ACLR
reset_n => v_counter[7].ACLR
reset_n => v_counter[8].ACLR
reset_n => v_counter[9].ACLR
reset_n => v_counter[10].ACLR
reset_n => v_counter[11].ACLR
reset_n => v_cur_disp~5.DATAIN
reset_n => h_cur_disp~5.DATAIN
reset_n => h_total[11].ENA
reset_n => h_total[10].ENA
reset_n => h_total[9].ENA
reset_n => h_total[8].ENA
reset_n => h_total[7].ENA
reset_n => h_total[6].ENA
reset_n => h_total[5].ENA
reset_n => h_total[4].ENA
reset_n => h_total[3].ENA
reset_n => h_total[2].ENA
reset_n => h_total[1].ENA
reset_n => h_total[0].ENA
reset_n => h_total_half[11].ENA
reset_n => h_total_half[10].ENA
reset_n => h_total_half[9].ENA
reset_n => h_total_half[8].ENA
reset_n => h_total_half[7].ENA
reset_n => h_total_half[6].ENA
reset_n => h_total_half[5].ENA
reset_n => h_total_half[4].ENA
reset_n => h_total_half[3].ENA
reset_n => h_total_half[2].ENA
reset_n => h_total_half[1].ENA
reset_n => h_total_half[0].ENA
reset_n => h_pixel_start[11].ENA
reset_n => h_pixel_start[10].ENA
reset_n => h_pixel_start[9].ENA
reset_n => h_pixel_start[8].ENA
reset_n => h_pixel_start[7].ENA
reset_n => h_pixel_start[6].ENA
reset_n => h_pixel_start[5].ENA
reset_n => h_pixel_start[4].ENA
reset_n => h_pixel_start[3].ENA
reset_n => h_pixel_start[2].ENA
reset_n => h_pixel_start[1].ENA
reset_n => h_pixel_start[0].ENA
reset_n => h_pixel_end[11].ENA
reset_n => h_pixel_end[10].ENA
reset_n => h_pixel_end[9].ENA
reset_n => h_pixel_end[8].ENA
reset_n => h_pixel_end[7].ENA
reset_n => h_pixel_end[6].ENA
reset_n => h_pixel_end[5].ENA
reset_n => h_pixel_end[4].ENA
reset_n => h_pixel_end[3].ENA
reset_n => h_pixel_end[2].ENA
reset_n => h_pixel_end[1].ENA
reset_n => h_pixel_end[0].ENA
reset_n => f0_to_f1.ENA
reset_n => h_sync_polarity.ENA
reset_n => v_pixel_start[11].ENA
reset_n => v_pixel_start[10].ENA
reset_n => v_pixel_start[9].ENA
reset_n => v_pixel_start[8].ENA
reset_n => v_pixel_start[7].ENA
reset_n => v_pixel_start[6].ENA
reset_n => v_pixel_start[5].ENA
reset_n => v_pixel_start[4].ENA
reset_n => v_pixel_start[3].ENA
reset_n => v_pixel_start[2].ENA
reset_n => v_pixel_start[1].ENA
reset_n => v_pixel_start[0].ENA
reset_n => v_pixel_end[11].ENA
reset_n => v_pixel_end[10].ENA
reset_n => v_pixel_end[9].ENA
reset_n => v_pixel_end[8].ENA
reset_n => v_pixel_end[7].ENA
reset_n => v_pixel_end[6].ENA
reset_n => v_pixel_end[5].ENA
reset_n => v_pixel_end[4].ENA
reset_n => v_pixel_end[3].ENA
reset_n => v_pixel_end[2].ENA
reset_n => v_pixel_end[1].ENA
reset_n => v_pixel_end[0].ENA
reset_n => v_total[11].ENA
reset_n => v_total[10].ENA
reset_n => v_total[9].ENA
reset_n => v_total[8].ENA
reset_n => v_total[7].ENA
reset_n => v_total[6].ENA
reset_n => v_total[5].ENA
reset_n => v_total[4].ENA
reset_n => v_total[3].ENA
reset_n => v_total[2].ENA
reset_n => v_total[1].ENA
reset_n => v_total[0].ENA
reset_n => v_sync_polarity.ENA
reset_n => v_interlaced.ENA
vga_hs <= vga_hs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_vs <= vga_vs~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_de <= vga_de.DB_MAX_OUTPUT_PORT_TYPE
pixel_i_odd_frame <= pixel_i_odd_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[0] <= pixel_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[1] <= pixel_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[2] <= pixel_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[3] <= pixel_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[4] <= pixel_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[5] <= pixel_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[6] <= pixel_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[7] <= pixel_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[8] <= pixel_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[9] <= pixel_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[10] <= pixel_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_x[11] <= pixel_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[0] <= pixel_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[1] <= pixel_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[2] <= pixel_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[3] <= pixel_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[4] <= pixel_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[5] <= pixel_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[6] <= pixel_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[7] <= pixel_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[8] <= pixel_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[9] <= pixel_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[10] <= pixel_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixel_y[11] <= pixel_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component
data[0] => dcfifo_02i1:auto_generated.data[0]
data[1] => dcfifo_02i1:auto_generated.data[1]
data[2] => dcfifo_02i1:auto_generated.data[2]
data[3] => dcfifo_02i1:auto_generated.data[3]
data[4] => dcfifo_02i1:auto_generated.data[4]
data[5] => dcfifo_02i1:auto_generated.data[5]
data[6] => dcfifo_02i1:auto_generated.data[6]
data[7] => dcfifo_02i1:auto_generated.data[7]
data[8] => dcfifo_02i1:auto_generated.data[8]
data[9] => dcfifo_02i1:auto_generated.data[9]
data[10] => dcfifo_02i1:auto_generated.data[10]
data[11] => dcfifo_02i1:auto_generated.data[11]
q[0] <= dcfifo_02i1:auto_generated.q[0]
q[1] <= dcfifo_02i1:auto_generated.q[1]
q[2] <= dcfifo_02i1:auto_generated.q[2]
q[3] <= dcfifo_02i1:auto_generated.q[3]
q[4] <= dcfifo_02i1:auto_generated.q[4]
q[5] <= dcfifo_02i1:auto_generated.q[5]
q[6] <= dcfifo_02i1:auto_generated.q[6]
q[7] <= dcfifo_02i1:auto_generated.q[7]
q[8] <= dcfifo_02i1:auto_generated.q[8]
q[9] <= dcfifo_02i1:auto_generated.q[9]
q[10] <= dcfifo_02i1:auto_generated.q[10]
q[11] <= dcfifo_02i1:auto_generated.q[11]
rdclk => dcfifo_02i1:auto_generated.rdclk
rdreq => dcfifo_02i1:auto_generated.rdreq
wrclk => dcfifo_02i1:auto_generated.wrclk
wrreq => dcfifo_02i1:auto_generated.wrreq
aclr => dcfifo_02i1:auto_generated.aclr
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_02i1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_02i1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_02i1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_02i1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_02i1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_02i1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_02i1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_02i1:auto_generated.rdusedw[7]
wrusedw[0] <= dcfifo_02i1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_02i1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_02i1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_02i1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_02i1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_02i1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_02i1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_02i1:auto_generated.wrusedw[7]


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated
aclr => a_graycounter_7fc:wrptr_g1p.aclr
aclr => a_graycounter_6fc:wrptr_gp.aclr
aclr => altsyncram_vo61:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_vo61:fifo_ram.data_a[0]
data[1] => altsyncram_vo61:fifo_ram.data_a[1]
data[2] => altsyncram_vo61:fifo_ram.data_a[2]
data[3] => altsyncram_vo61:fifo_ram.data_a[3]
data[4] => altsyncram_vo61:fifo_ram.data_a[4]
data[5] => altsyncram_vo61:fifo_ram.data_a[5]
data[6] => altsyncram_vo61:fifo_ram.data_a[6]
data[7] => altsyncram_vo61:fifo_ram.data_a[7]
data[8] => altsyncram_vo61:fifo_ram.data_a[8]
data[9] => altsyncram_vo61:fifo_ram.data_a[9]
data[10] => altsyncram_vo61:fifo_ram.data_a[10]
data[11] => altsyncram_vo61:fifo_ram.data_a[11]
q[0] <= altsyncram_vo61:fifo_ram.q_b[0]
q[1] <= altsyncram_vo61:fifo_ram.q_b[1]
q[2] <= altsyncram_vo61:fifo_ram.q_b[2]
q[3] <= altsyncram_vo61:fifo_ram.q_b[3]
q[4] <= altsyncram_vo61:fifo_ram.q_b[4]
q[5] <= altsyncram_vo61:fifo_ram.q_b[5]
q[6] <= altsyncram_vo61:fifo_ram.q_b[6]
q[7] <= altsyncram_vo61:fifo_ram.q_b[7]
q[8] <= altsyncram_vo61:fifo_ram.q_b[8]
q[9] <= altsyncram_vo61:fifo_ram.q_b[9]
q[10] <= altsyncram_vo61:fifo_ram.q_b[10]
q[11] <= altsyncram_vo61:fifo_ram.q_b[11]
rdclk => a_graycounter_g86:rdptr_g1p.clock
rdclk => altsyncram_vo61:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_cdc:rs_brp.clock
rdclk => dffpipe_cdc:rs_bwp.clock
rdclk => alt_synch_pipe_kcb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_7fc:wrptr_g1p.clock
wrclk => a_graycounter_6fc:wrptr_gp.clock
wrclk => altsyncram_vo61:fifo_ram.clock0
wrclk => dffpipe_gd9:ws_brp.clock
wrclk => dffpipe_gd9:ws_bwp.clock
wrclk => alt_synch_pipe_oc8:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_gray2bin_ccb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_gray2bin_ccb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_gray2bin_ccb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_gray2bin_ccb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_g86:rdptr_g1p
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_7fc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|a_graycounter_6fc:wrptr_gp
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram
aclr1 => altsyncram_bve1:altsyncram5.aclr1
address_a[0] => altsyncram_bve1:altsyncram5.address_b[0]
address_a[1] => altsyncram_bve1:altsyncram5.address_b[1]
address_a[2] => altsyncram_bve1:altsyncram5.address_b[2]
address_a[3] => altsyncram_bve1:altsyncram5.address_b[3]
address_a[4] => altsyncram_bve1:altsyncram5.address_b[4]
address_a[5] => altsyncram_bve1:altsyncram5.address_b[5]
address_a[6] => altsyncram_bve1:altsyncram5.address_b[6]
address_a[7] => altsyncram_bve1:altsyncram5.address_b[7]
address_b[0] => altsyncram_bve1:altsyncram5.address_a[0]
address_b[1] => altsyncram_bve1:altsyncram5.address_a[1]
address_b[2] => altsyncram_bve1:altsyncram5.address_a[2]
address_b[3] => altsyncram_bve1:altsyncram5.address_a[3]
address_b[4] => altsyncram_bve1:altsyncram5.address_a[4]
address_b[5] => altsyncram_bve1:altsyncram5.address_a[5]
address_b[6] => altsyncram_bve1:altsyncram5.address_a[6]
address_b[7] => altsyncram_bve1:altsyncram5.address_a[7]
addressstall_b => altsyncram_bve1:altsyncram5.addressstall_a
clock0 => altsyncram_bve1:altsyncram5.clock1
clock1 => altsyncram_bve1:altsyncram5.clock0
clocken1 => altsyncram_bve1:altsyncram5.clocken0
data_a[0] => altsyncram_bve1:altsyncram5.data_b[0]
data_a[1] => altsyncram_bve1:altsyncram5.data_b[1]
data_a[2] => altsyncram_bve1:altsyncram5.data_b[2]
data_a[3] => altsyncram_bve1:altsyncram5.data_b[3]
data_a[4] => altsyncram_bve1:altsyncram5.data_b[4]
data_a[5] => altsyncram_bve1:altsyncram5.data_b[5]
data_a[6] => altsyncram_bve1:altsyncram5.data_b[6]
data_a[7] => altsyncram_bve1:altsyncram5.data_b[7]
data_a[8] => altsyncram_bve1:altsyncram5.data_b[8]
data_a[9] => altsyncram_bve1:altsyncram5.data_b[9]
data_a[10] => altsyncram_bve1:altsyncram5.data_b[10]
data_a[11] => altsyncram_bve1:altsyncram5.data_b[11]
q_b[0] <= altsyncram_bve1:altsyncram5.q_a[0]
q_b[1] <= altsyncram_bve1:altsyncram5.q_a[1]
q_b[2] <= altsyncram_bve1:altsyncram5.q_a[2]
q_b[3] <= altsyncram_bve1:altsyncram5.q_a[3]
q_b[4] <= altsyncram_bve1:altsyncram5.q_a[4]
q_b[5] <= altsyncram_bve1:altsyncram5.q_a[5]
q_b[6] <= altsyncram_bve1:altsyncram5.q_a[6]
q_b[7] <= altsyncram_bve1:altsyncram5.q_a[7]
q_b[8] <= altsyncram_bve1:altsyncram5.q_a[8]
q_b[9] <= altsyncram_bve1:altsyncram5.q_a[9]
q_b[10] <= altsyncram_bve1:altsyncram5.q_a[10]
q_b[11] <= altsyncram_bve1:altsyncram5.q_a[11]
wren_a => altsyncram_bve1:altsyncram5.clocken1
wren_a => altsyncram_bve1:altsyncram5.wren_b


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|altsyncram_vo61:fifo_ram|altsyncram_bve1:altsyncram5
aclr1 => ram_block6a0.CLR1
aclr1 => ram_block6a1.CLR1
aclr1 => ram_block6a2.CLR1
aclr1 => ram_block6a3.CLR1
aclr1 => ram_block6a4.CLR1
aclr1 => ram_block6a5.CLR1
aclr1 => ram_block6a6.CLR1
aclr1 => ram_block6a7.CLR1
aclr1 => ram_block6a8.CLR1
aclr1 => ram_block6a9.CLR1
aclr1 => ram_block6a10.CLR1
aclr1 => ram_block6a11.CLR1
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[4] => ram_block6a0.PORTAADDR4
address_a[4] => ram_block6a1.PORTAADDR4
address_a[4] => ram_block6a2.PORTAADDR4
address_a[4] => ram_block6a3.PORTAADDR4
address_a[4] => ram_block6a4.PORTAADDR4
address_a[4] => ram_block6a5.PORTAADDR4
address_a[4] => ram_block6a6.PORTAADDR4
address_a[4] => ram_block6a7.PORTAADDR4
address_a[4] => ram_block6a8.PORTAADDR4
address_a[4] => ram_block6a9.PORTAADDR4
address_a[4] => ram_block6a10.PORTAADDR4
address_a[4] => ram_block6a11.PORTAADDR4
address_a[5] => ram_block6a0.PORTAADDR5
address_a[5] => ram_block6a1.PORTAADDR5
address_a[5] => ram_block6a2.PORTAADDR5
address_a[5] => ram_block6a3.PORTAADDR5
address_a[5] => ram_block6a4.PORTAADDR5
address_a[5] => ram_block6a5.PORTAADDR5
address_a[5] => ram_block6a6.PORTAADDR5
address_a[5] => ram_block6a7.PORTAADDR5
address_a[5] => ram_block6a8.PORTAADDR5
address_a[5] => ram_block6a9.PORTAADDR5
address_a[5] => ram_block6a10.PORTAADDR5
address_a[5] => ram_block6a11.PORTAADDR5
address_a[6] => ram_block6a0.PORTAADDR6
address_a[6] => ram_block6a1.PORTAADDR6
address_a[6] => ram_block6a2.PORTAADDR6
address_a[6] => ram_block6a3.PORTAADDR6
address_a[6] => ram_block6a4.PORTAADDR6
address_a[6] => ram_block6a5.PORTAADDR6
address_a[6] => ram_block6a6.PORTAADDR6
address_a[6] => ram_block6a7.PORTAADDR6
address_a[6] => ram_block6a8.PORTAADDR6
address_a[6] => ram_block6a9.PORTAADDR6
address_a[6] => ram_block6a10.PORTAADDR6
address_a[6] => ram_block6a11.PORTAADDR6
address_a[7] => ram_block6a0.PORTAADDR7
address_a[7] => ram_block6a1.PORTAADDR7
address_a[7] => ram_block6a2.PORTAADDR7
address_a[7] => ram_block6a3.PORTAADDR7
address_a[7] => ram_block6a4.PORTAADDR7
address_a[7] => ram_block6a5.PORTAADDR7
address_a[7] => ram_block6a6.PORTAADDR7
address_a[7] => ram_block6a7.PORTAADDR7
address_a[7] => ram_block6a8.PORTAADDR7
address_a[7] => ram_block6a9.PORTAADDR7
address_a[7] => ram_block6a10.PORTAADDR7
address_a[7] => ram_block6a11.PORTAADDR7
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[4] => ram_block6a0.PORTBADDR4
address_b[4] => ram_block6a1.PORTBADDR4
address_b[4] => ram_block6a2.PORTBADDR4
address_b[4] => ram_block6a3.PORTBADDR4
address_b[4] => ram_block6a4.PORTBADDR4
address_b[4] => ram_block6a5.PORTBADDR4
address_b[4] => ram_block6a6.PORTBADDR4
address_b[4] => ram_block6a7.PORTBADDR4
address_b[4] => ram_block6a8.PORTBADDR4
address_b[4] => ram_block6a9.PORTBADDR4
address_b[4] => ram_block6a10.PORTBADDR4
address_b[4] => ram_block6a11.PORTBADDR4
address_b[5] => ram_block6a0.PORTBADDR5
address_b[5] => ram_block6a1.PORTBADDR5
address_b[5] => ram_block6a2.PORTBADDR5
address_b[5] => ram_block6a3.PORTBADDR5
address_b[5] => ram_block6a4.PORTBADDR5
address_b[5] => ram_block6a5.PORTBADDR5
address_b[5] => ram_block6a6.PORTBADDR5
address_b[5] => ram_block6a7.PORTBADDR5
address_b[5] => ram_block6a8.PORTBADDR5
address_b[5] => ram_block6a9.PORTBADDR5
address_b[5] => ram_block6a10.PORTBADDR5
address_b[5] => ram_block6a11.PORTBADDR5
address_b[6] => ram_block6a0.PORTBADDR6
address_b[6] => ram_block6a1.PORTBADDR6
address_b[6] => ram_block6a2.PORTBADDR6
address_b[6] => ram_block6a3.PORTBADDR6
address_b[6] => ram_block6a4.PORTBADDR6
address_b[6] => ram_block6a5.PORTBADDR6
address_b[6] => ram_block6a6.PORTBADDR6
address_b[6] => ram_block6a7.PORTBADDR6
address_b[6] => ram_block6a8.PORTBADDR6
address_b[6] => ram_block6a9.PORTBADDR6
address_b[6] => ram_block6a10.PORTBADDR6
address_b[6] => ram_block6a11.PORTBADDR6
address_b[7] => ram_block6a0.PORTBADDR7
address_b[7] => ram_block6a1.PORTBADDR7
address_b[7] => ram_block6a2.PORTBADDR7
address_b[7] => ram_block6a3.PORTBADDR7
address_b[7] => ram_block6a4.PORTBADDR7
address_b[7] => ram_block6a5.PORTBADDR7
address_b[7] => ram_block6a6.PORTBADDR7
address_b[7] => ram_block6a7.PORTBADDR7
address_b[7] => ram_block6a8.PORTBADDR7
address_b[7] => ram_block6a9.PORTBADDR7
address_b[7] => ram_block6a10.PORTBADDR7
address_b[7] => ram_block6a11.PORTBADDR7
addressstall_a => ram_block6a0.PORTAADDRSTALL
addressstall_a => ram_block6a1.PORTAADDRSTALL
addressstall_a => ram_block6a2.PORTAADDRSTALL
addressstall_a => ram_block6a3.PORTAADDRSTALL
addressstall_a => ram_block6a4.PORTAADDRSTALL
addressstall_a => ram_block6a5.PORTAADDRSTALL
addressstall_a => ram_block6a6.PORTAADDRSTALL
addressstall_a => ram_block6a7.PORTAADDRSTALL
addressstall_a => ram_block6a8.PORTAADDRSTALL
addressstall_a => ram_block6a9.PORTAADDRSTALL
addressstall_a => ram_block6a10.PORTAADDRSTALL
addressstall_a => ram_block6a11.PORTAADDRSTALL
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_b[0] => ram_block6a0.PORTBDATAIN
data_b[1] => ram_block6a1.PORTBDATAIN
data_b[2] => ram_block6a2.PORTBDATAIN
data_b[3] => ram_block6a3.PORTBDATAIN
data_b[4] => ram_block6a4.PORTBDATAIN
data_b[5] => ram_block6a5.PORTBDATAIN
data_b[6] => ram_block6a6.PORTBDATAIN
data_b[7] => ram_block6a7.PORTBDATAIN
data_b[8] => ram_block6a8.PORTBDATAIN
data_b[9] => ram_block6a9.PORTBDATAIN
data_b[10] => ram_block6a10.PORTBDATAIN
data_b[11] => ram_block6a11.PORTBDATAIN
q_a[0] <= ram_block6a0.PORTADATAOUT
q_a[1] <= ram_block6a1.PORTADATAOUT
q_a[2] <= ram_block6a2.PORTADATAOUT
q_a[3] <= ram_block6a3.PORTADATAOUT
q_a[4] <= ram_block6a4.PORTADATAOUT
q_a[5] <= ram_block6a5.PORTADATAOUT
q_a[6] <= ram_block6a6.PORTADATAOUT
q_a[7] <= ram_block6a7.PORTADATAOUT
q_a[8] <= ram_block6a8.PORTADATAOUT
q_a[9] <= ram_block6a9.PORTADATAOUT
q_a[10] <= ram_block6a10.PORTADATAOUT
q_a[11] <= ram_block6a11.PORTADATAOUT
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_b => ram_block6a0.PORTBRE
wren_b => ram_block6a1.PORTBRE
wren_b => ram_block6a2.PORTBRE
wren_b => ram_block6a3.PORTBRE
wren_b => ram_block6a4.PORTBRE
wren_b => ram_block6a5.PORTBRE
wren_b => ram_block6a6.PORTBRE
wren_b => ram_block6a7.PORTBRE
wren_b => ram_block6a8.PORTBRE
wren_b => ram_block6a9.PORTBRE
wren_b => ram_block6a10.PORTBRE
wren_b => ram_block6a11.PORTBRE


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_brp
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_cdc:rs_bwp
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe16a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe16a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe16a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe16a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe16a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe16a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe16a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe16a[8].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp
clock => dffpipe_kd9:dffpipe7.clock
clrn => dffpipe_kd9:dffpipe7.clrn
d[0] => dffpipe_kd9:dffpipe7.d[0]
d[1] => dffpipe_kd9:dffpipe7.d[1]
d[2] => dffpipe_kd9:dffpipe7.d[2]
d[3] => dffpipe_kd9:dffpipe7.d[3]
d[4] => dffpipe_kd9:dffpipe7.d[4]
d[5] => dffpipe_kd9:dffpipe7.d[5]
d[6] => dffpipe_kd9:dffpipe7.d[6]
d[7] => dffpipe_kd9:dffpipe7.d[7]
d[8] => dffpipe_kd9:dffpipe7.d[8]
q[0] <= dffpipe_kd9:dffpipe7.q[0]
q[1] <= dffpipe_kd9:dffpipe7.q[1]
q[2] <= dffpipe_kd9:dffpipe7.q[2]
q[3] <= dffpipe_kd9:dffpipe7.q[3]
q[4] <= dffpipe_kd9:dffpipe7.q[4]
q[5] <= dffpipe_kd9:dffpipe7.q[5]
q[6] <= dffpipe_kd9:dffpipe7.q[6]
q[7] <= dffpipe_kd9:dffpipe7.q[7]
q[8] <= dffpipe_kd9:dffpipe7.q[8]


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_kcb:rs_dgwp|dffpipe_kd9:dffpipe7
clock => dffe8a[8].CLK
clock => dffe8a[7].CLK
clock => dffe8a[6].CLK
clock => dffe8a[5].CLK
clock => dffe8a[4].CLK
clock => dffe8a[3].CLK
clock => dffe8a[2].CLK
clock => dffe8a[1].CLK
clock => dffe8a[0].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe8a[8].ACLR
clrn => dffe8a[7].ACLR
clrn => dffe8a[6].ACLR
clrn => dffe8a[5].ACLR
clrn => dffe8a[4].ACLR
clrn => dffe8a[3].ACLR
clrn => dffe8a[2].ACLR
clrn => dffe8a[1].ACLR
clrn => dffe8a[0].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe8a[0].IN0
d[1] => dffe8a[1].IN0
d[2] => dffe8a[2].IN0
d[3] => dffe8a[3].IN0
d[4] => dffe8a[4].IN0
d[5] => dffe8a[5].IN0
d[6] => dffe8a[6].IN0
d[7] => dffe8a[7].IN0
d[8] => dffe8a[8].IN0
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_brp
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
d[7] => dffe20a[7].IN0
d[8] => dffe20a[8].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|dffpipe_gd9:ws_bwp
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
d[7] => dffe20a[7].IN0
d[8] => dffe20a[8].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp
clock => dffpipe_ld9:dffpipe10.clock
clrn => dffpipe_ld9:dffpipe10.clrn
d[0] => dffpipe_ld9:dffpipe10.d[0]
d[1] => dffpipe_ld9:dffpipe10.d[1]
d[2] => dffpipe_ld9:dffpipe10.d[2]
d[3] => dffpipe_ld9:dffpipe10.d[3]
d[4] => dffpipe_ld9:dffpipe10.d[4]
d[5] => dffpipe_ld9:dffpipe10.d[5]
d[6] => dffpipe_ld9:dffpipe10.d[6]
d[7] => dffpipe_ld9:dffpipe10.d[7]
d[8] => dffpipe_ld9:dffpipe10.d[8]
q[0] <= dffpipe_ld9:dffpipe10.q[0]
q[1] <= dffpipe_ld9:dffpipe10.q[1]
q[2] <= dffpipe_ld9:dffpipe10.q[2]
q[3] <= dffpipe_ld9:dffpipe10.q[3]
q[4] <= dffpipe_ld9:dffpipe10.q[4]
q[5] <= dffpipe_ld9:dffpipe10.q[5]
q[6] <= dffpipe_ld9:dffpipe10.q[6]
q[7] <= dffpipe_ld9:dffpipe10.q[7]
q[8] <= dffpipe_ld9:dffpipe10.q[8]


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_ld9:dffpipe10
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|cmpr_t16:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|vector06cc|converter:converter_inst|vga_writer:vga_writer_inst|fifo_256x12:fifo|dcfifo:dcfifo_component|dcfifo_02i1:auto_generated|cmpr_t16:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|vector06cc|oneshot:retrace_delay
clk => n_shot[0].CLK
clk => n_shot[1].CLK
clk => n_shot[2].CLK
clk => n_shot[3].CLK
clk => n_shot[4].CLK
clk => n_shot[5].CLK
clk => n_shot[6].CLK
clk => n_shot[7].CLK
clk => n_shot[8].CLK
clk => q~reg0.CLK
clk => trigsample.CLK
ce => n_shot[0].ENA
ce => n_shot[1].ENA
ce => n_shot[2].ENA
ce => n_shot[3].ENA
ce => n_shot[4].ENA
ce => n_shot[5].ENA
ce => n_shot[6].ENA
ce => n_shot[7].ENA
ce => n_shot[8].ENA
ce => q~reg0.ENA
ce => trigsample.ENA
trigger => always0.IN1
trigger => trigsample.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|oneshot:retrace_irq
clk => n_shot[0].CLK
clk => n_shot[1].CLK
clk => n_shot[2].CLK
clk => n_shot[3].CLK
clk => n_shot[4].CLK
clk => n_shot[5].CLK
clk => n_shot[6].CLK
clk => n_shot[7].CLK
clk => n_shot[8].CLK
clk => q~reg0.CLK
clk => trigsample.CLK
ce => n_shot[0].ENA
ce => n_shot[1].ENA
ce => n_shot[2].ENA
ce => n_shot[3].ENA
ce => n_shot[4].ENA
ce => n_shot[5].ENA
ce => n_shot[6].ENA
ce => n_shot[7].ENA
ce => n_shot[8].ENA
ce => q~reg0.ENA
ce => trigsample.ENA
trigger => always0.IN1
trigger => trigsample.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|vectorkeys:kbdmatrix
clkk => clkk.IN3
reset => reset.IN1
ps2_clk => ps2_clk.IN1
ps2_dat => ps2_dat.IN1
mod_rus => mod_rus.IN1
rowselect[0] => rowbits.OUTPUTSELECT
rowselect[0] => rowbits.OUTPUTSELECT
rowselect[0] => rowbits.OUTPUTSELECT
rowselect[0] => rowbits.OUTPUTSELECT
rowselect[0] => rowbits.OUTPUTSELECT
rowselect[0] => rowbits.OUTPUTSELECT
rowselect[0] => rowbits.OUTPUTSELECT
rowselect[0] => rowbits.OUTPUTSELECT
rowselect[1] => rowbits.OUTPUTSELECT
rowselect[1] => rowbits.OUTPUTSELECT
rowselect[1] => rowbits.OUTPUTSELECT
rowselect[1] => rowbits.OUTPUTSELECT
rowselect[1] => rowbits.OUTPUTSELECT
rowselect[1] => rowbits.OUTPUTSELECT
rowselect[1] => rowbits.OUTPUTSELECT
rowselect[1] => rowbits.OUTPUTSELECT
rowselect[2] => rowbits.OUTPUTSELECT
rowselect[2] => rowbits.OUTPUTSELECT
rowselect[2] => rowbits.OUTPUTSELECT
rowselect[2] => rowbits.OUTPUTSELECT
rowselect[2] => rowbits.OUTPUTSELECT
rowselect[2] => rowbits.OUTPUTSELECT
rowselect[2] => rowbits.OUTPUTSELECT
rowselect[2] => rowbits.OUTPUTSELECT
rowselect[3] => rowbits.OUTPUTSELECT
rowselect[3] => rowbits.OUTPUTSELECT
rowselect[3] => rowbits.OUTPUTSELECT
rowselect[3] => rowbits.OUTPUTSELECT
rowselect[3] => rowbits.OUTPUTSELECT
rowselect[3] => rowbits.OUTPUTSELECT
rowselect[3] => rowbits.OUTPUTSELECT
rowselect[3] => rowbits.OUTPUTSELECT
rowselect[4] => rowbits.OUTPUTSELECT
rowselect[4] => rowbits.OUTPUTSELECT
rowselect[4] => rowbits.OUTPUTSELECT
rowselect[4] => rowbits.OUTPUTSELECT
rowselect[4] => rowbits.OUTPUTSELECT
rowselect[4] => rowbits.OUTPUTSELECT
rowselect[4] => rowbits.OUTPUTSELECT
rowselect[4] => rowbits.OUTPUTSELECT
rowselect[5] => rowbits.OUTPUTSELECT
rowselect[5] => rowbits.OUTPUTSELECT
rowselect[5] => rowbits.OUTPUTSELECT
rowselect[5] => rowbits.OUTPUTSELECT
rowselect[5] => rowbits.OUTPUTSELECT
rowselect[5] => rowbits.OUTPUTSELECT
rowselect[5] => rowbits.OUTPUTSELECT
rowselect[5] => rowbits.OUTPUTSELECT
rowselect[6] => rowbits.OUTPUTSELECT
rowselect[6] => rowbits.OUTPUTSELECT
rowselect[6] => rowbits.OUTPUTSELECT
rowselect[6] => rowbits.OUTPUTSELECT
rowselect[6] => rowbits.OUTPUTSELECT
rowselect[6] => rowbits.OUTPUTSELECT
rowselect[6] => rowbits.OUTPUTSELECT
rowselect[6] => rowbits.OUTPUTSELECT
rowselect[7] => rowbits.OUTPUTSELECT
rowselect[7] => rowbits.OUTPUTSELECT
rowselect[7] => rowbits.OUTPUTSELECT
rowselect[7] => rowbits.OUTPUTSELECT
rowselect[7] => rowbits.OUTPUTSELECT
rowselect[7] => rowbits.OUTPUTSELECT
rowselect[7] => rowbits.OUTPUTSELECT
rowselect[7] => rowbits.OUTPUTSELECT
rowbits[0] <= rowbits[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rowbits[1] <= rowbits[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rowbits[2] <= rowbits[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rowbits[3] <= rowbits[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rowbits[4] <= rowbits[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rowbits[5] <= rowbits[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rowbits[6] <= rowbits[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rowbits[7] <= rowbits[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_shift <= key_shift.DB_MAX_OUTPUT_PORT_TYPE
key_ctrl <= key_ctrl~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_rus <= key_rus~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_blksbr <= key_blksbr~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_blkvvod <= key_blkvvod~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_bushold <= key_bushold~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_osd[0] <= key_osd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_osd[1] <= key_osd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_osd[2] <= key_osd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_osd[3] <= key_osd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_osd[4] <= key_osd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_osd[5] <= key_osd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
osd_active => neo.IN1
osd_active => key_osd.DATAB
osd_active => key_osd.DATAB
osd_active => key_osd.DATAB
osd_active => key_osd.DATAB
osd_active => key_osd.DATAB


|vector06cc|vectorkeys:kbdmatrix|ps2k:ps2driver
clk => clk.IN1
reset => bitcount.OUTPUTSELECT
reset => bitcount.OUTPUTSELECT
reset => bitcount.OUTPUTSELECT
reset => bitcount.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => q.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => dsr.OUTPUTSELECT
reset => watchdogtrig.OUTPUTSELECT
reset => qreg[2].ENA
reset => qreg[1].ENA
reset => qreg[0].ENA
reset => qreg[3].ENA
reset => qreg[4].ENA
reset => qreg[5].ENA
reset => qreg[6].ENA
reset => qreg[7].ENA
reset => shiftreg[0].ENA
reset => shiftreg[1].ENA
reset => shiftreg[2].ENA
reset => shiftreg[3].ENA
reset => shiftreg[4].ENA
reset => shiftreg[5].ENA
reset => shiftreg[6].ENA
reset => shiftreg[7].ENA
reset => shiftreg[8].ENA
reset => shiftreg[9].ENA
ps2_clk => samplebuf[0].DATAIN
ps2_data => shiftreg.DATAB
ps2_data => state.DATAB
ps2_data => bitcount.OUTPUTSELECT
ps2_data => bitcount.OUTPUTSELECT
ps2_data => bitcount.OUTPUTSELECT
ps2_data => bitcount.OUTPUTSELECT
ps2_data => state.DATAB
ps2_data => watchdogtrig.DATAB
rden => always1.IN1
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dsr <= dsr~reg0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= ps2watchdog:ps2wd.port2


|vector06cc|vectorkeys:kbdmatrix|ps2k:ps2driver|ps2watchdog:ps2wd
clk24 => watchdog~reg0.CLK
clk24 => divctr[0].CLK
clk24 => divctr[1].CLK
clk24 => divctr[2].CLK
clk24 => divctr[3].CLK
clk24 => divctr[4].CLK
clk24 => divctr[5].CLK
clk24 => divctr[6].CLK
clk24 => divctr[7].CLK
clk24 => divctr[8].CLK
clk24 => divctr[9].CLK
clk24 => divctr[10].CLK
clk24 => divctr[11].CLK
clk24 => divctr[12].CLK
clk24 => divctr[13].CLK
clk24 => divctr[14].CLK
clk24 => divctr[15].CLK
trig => always0.IN1
watchdog <= watchdog~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|vectorkeys:kbdmatrix|scan2matrix:scan2xy
c => qerror~reg0.CLK
c => qshift~reg0.CLK
c => qcol[0]~reg0.CLK
c => qcol[1]~reg0.CLK
c => qcol[2]~reg0.CLK
c => qrow[0]~reg0.CLK
c => qrow[1]~reg0.CLK
c => qrow[2]~reg0.CLK
scancode[0] => scancode[0].IN2
scancode[1] => scancode[1].IN2
scancode[2] => scancode[2].IN2
scancode[3] => scancode[3].IN2
scancode[4] => scancode[4].IN2
scancode[5] => scancode[5].IN2
scancode[6] => scancode[6].IN2
scancode[7] => scancode[7].IN2
mod_shift => qrow.OUTPUTSELECT
mod_shift => qrow.OUTPUTSELECT
mod_shift => qrow.OUTPUTSELECT
mod_shift => qcol.OUTPUTSELECT
mod_shift => qcol.OUTPUTSELECT
mod_shift => qcol.OUTPUTSELECT
mod_shift => qshift.OUTPUTSELECT
mod_shift => qerror.OUTPUTSELECT
mod_rus => ~NO_FANOUT~
qrow[0] <= qrow[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
qrow[1] <= qrow[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
qrow[2] <= qrow[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
qcol[0] <= qcol[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
qcol[1] <= qcol[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
qcol[2] <= qcol[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
qshift <= qshift~reg0.DB_MAX_OUTPUT_PORT_TYPE
qerror <= qerror~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|vectorkeys:kbdmatrix|scan2matrix:scan2xy|krom1:kromkrom1
addr[0] => Decoder0.IN7
addr[1] => Decoder0.IN6
addr[2] => Decoder0.IN5
addr[3] => Decoder0.IN4
addr[4] => Decoder0.IN3
addr[5] => Decoder0.IN2
addr[6] => Decoder0.IN1
addr[7] => Decoder0.IN0
q[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|vectorkeys:kbdmatrix|scan2matrix:scan2xy|krom2:kromshift
addr[0] => Decoder0.IN7
addr[1] => Decoder0.IN6
addr[2] => Decoder0.IN5
addr[3] => Decoder0.IN4
addr[4] => Decoder0.IN3
addr[5] => Decoder0.IN2
addr[6] => Decoder0.IN1
addr[7] => Decoder0.IN0
q[0] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|vectorkeys:kbdmatrix|keycolumndecoder:column_dc1
d[0] => Decoder0.IN2
d[1] => Decoder0.IN1
d[2] => Decoder0.IN0
q[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|vectorkeys:kbdmatrix|oneshot:shitshot
clk => n_shot[0].CLK
clk => n_shot[1].CLK
clk => n_shot[2].CLK
clk => n_shot[3].CLK
clk => n_shot[4].CLK
clk => n_shot[5].CLK
clk => n_shot[6].CLK
clk => n_shot[7].CLK
clk => n_shot[8].CLK
clk => q~reg0.CLK
clk => trigsample.CLK
ce => n_shot[0].ENA
ce => n_shot[1].ENA
ce => n_shot[2].ENA
ce => n_shot[3].ENA
ce => n_shot[4].ENA
ce => n_shot[5].ENA
ce => n_shot[6].ENA
ce => n_shot[7].ENA
ce => n_shot[8].ENA
ce => q~reg0.ENA
ce => trigsample.ENA
trigger => always0.IN1
trigger => trigsample.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|I82C55:vv55int
I_ADDR[0] => Mux8.IN2
I_ADDR[0] => Mux9.IN2
I_ADDR[0] => Mux10.IN2
I_ADDR[0] => Mux11.IN2
I_ADDR[0] => Mux12.IN2
I_ADDR[0] => Mux13.IN2
I_ADDR[0] => Mux14.IN2
I_ADDR[0] => Mux15.IN2
I_ADDR[0] => Mux16.IN2
I_ADDR[0] => Mux17.IN2
I_ADDR[0] => Mux18.IN2
I_ADDR[0] => Mux19.IN2
I_ADDR[0] => Mux20.IN2
I_ADDR[0] => Mux21.IN2
I_ADDR[0] => Mux22.IN2
I_ADDR[0] => Mux23.IN2
I_ADDR[0] => Mux24.IN2
I_ADDR[0] => Mux25.IN2
I_ADDR[0] => Mux26.IN2
I_ADDR[0] => Mux27.IN2
I_ADDR[0] => Mux28.IN2
I_ADDR[0] => Mux29.IN2
I_ADDR[0] => Mux30.IN2
I_ADDR[0] => Mux31.IN2
I_ADDR[0] => Mux32.IN4
I_ADDR[0] => Mux33.IN2
I_ADDR[0] => Mux34.IN2
I_ADDR[0] => Mux35.IN2
I_ADDR[0] => Mux36.IN2
I_ADDR[0] => Mux37.IN2
I_ADDR[0] => Mux38.IN2
I_ADDR[0] => Mux39.IN2
I_ADDR[0] => Mux40.IN2
I_ADDR[0] => Mux41.IN1
I_ADDR[0] => Mux42.IN1
I_ADDR[0] => Mux43.IN1
I_ADDR[0] => Mux44.IN1
I_ADDR[0] => Mux45.IN1
I_ADDR[0] => Mux46.IN1
I_ADDR[0] => Mux47.IN1
I_ADDR[0] => Equal0.IN3
I_ADDR[0] => Equal1.IN3
I_ADDR[0] => Equal2.IN3
I_ADDR[1] => Mux8.IN1
I_ADDR[1] => Mux9.IN1
I_ADDR[1] => Mux10.IN1
I_ADDR[1] => Mux11.IN1
I_ADDR[1] => Mux12.IN1
I_ADDR[1] => Mux13.IN1
I_ADDR[1] => Mux14.IN1
I_ADDR[1] => Mux15.IN1
I_ADDR[1] => Mux16.IN1
I_ADDR[1] => Mux17.IN1
I_ADDR[1] => Mux18.IN1
I_ADDR[1] => Mux19.IN1
I_ADDR[1] => Mux20.IN1
I_ADDR[1] => Mux21.IN1
I_ADDR[1] => Mux22.IN1
I_ADDR[1] => Mux23.IN1
I_ADDR[1] => Mux24.IN1
I_ADDR[1] => Mux25.IN1
I_ADDR[1] => Mux26.IN1
I_ADDR[1] => Mux27.IN1
I_ADDR[1] => Mux28.IN1
I_ADDR[1] => Mux29.IN1
I_ADDR[1] => Mux30.IN1
I_ADDR[1] => Mux31.IN1
I_ADDR[1] => Mux32.IN3
I_ADDR[1] => Mux33.IN1
I_ADDR[1] => Mux34.IN1
I_ADDR[1] => Mux35.IN1
I_ADDR[1] => Mux36.IN1
I_ADDR[1] => Mux37.IN1
I_ADDR[1] => Mux38.IN1
I_ADDR[1] => Mux39.IN1
I_ADDR[1] => Mux40.IN1
I_ADDR[1] => Mux41.IN0
I_ADDR[1] => Mux42.IN0
I_ADDR[1] => Mux43.IN0
I_ADDR[1] => Mux44.IN0
I_ADDR[1] => Mux45.IN0
I_ADDR[1] => Mux46.IN0
I_ADDR[1] => Mux47.IN0
I_ADDR[1] => Equal0.IN2
I_ADDR[1] => Equal1.IN2
I_ADDR[1] => Equal2.IN2
I_DATA[0] => r_portc_setclr.IN1
I_DATA[0] => r_portc_setclr.IN1
I_DATA[0] => r_portc_setclr.IN1
I_DATA[0] => r_portc_setclr.IN1
I_DATA[0] => r_portc_setclr.IN1
I_DATA[0] => r_portc_setclr.IN1
I_DATA[0] => r_portc_setclr.IN1
I_DATA[0] => r_portc_setclr.IN1
I_DATA[0] => r_control.DATAA
I_DATA[0] => Mux15.IN3
I_DATA[0] => Mux23.IN3
I_DATA[0] => Mux31.IN3
I_DATA[0] => a_obf_l.DATAB
I_DATA[0] => a_inte1.DATAB
I_DATA[0] => a_ibf.DATAB
I_DATA[0] => a_inte2.DATAB
I_DATA[0] => a_intr.DATAB
I_DATA[0] => b_inte.DATAB
I_DATA[0] => b_obf_l.DATAB
I_DATA[0] => b_intr.DATAB
I_DATA[1] => Mux0.IN10
I_DATA[1] => Mux1.IN10
I_DATA[1] => Mux2.IN10
I_DATA[1] => Mux3.IN10
I_DATA[1] => Mux4.IN10
I_DATA[1] => Mux5.IN10
I_DATA[1] => Mux6.IN10
I_DATA[1] => Mux7.IN10
I_DATA[1] => r_control.DATAA
I_DATA[1] => Mux14.IN3
I_DATA[1] => Mux22.IN3
I_DATA[1] => Mux30.IN3
I_DATA[2] => Mux0.IN9
I_DATA[2] => Mux1.IN9
I_DATA[2] => Mux2.IN9
I_DATA[2] => Mux3.IN9
I_DATA[2] => Mux4.IN9
I_DATA[2] => Mux5.IN9
I_DATA[2] => Mux6.IN9
I_DATA[2] => Mux7.IN9
I_DATA[2] => r_control.DATAA
I_DATA[2] => Mux13.IN3
I_DATA[2] => Mux21.IN3
I_DATA[2] => Mux29.IN3
I_DATA[3] => Mux0.IN8
I_DATA[3] => Mux1.IN8
I_DATA[3] => Mux2.IN8
I_DATA[3] => Mux3.IN8
I_DATA[3] => Mux4.IN8
I_DATA[3] => Mux5.IN8
I_DATA[3] => Mux6.IN8
I_DATA[3] => Mux7.IN8
I_DATA[3] => r_control.DATAA
I_DATA[3] => Mux12.IN3
I_DATA[3] => Mux20.IN3
I_DATA[3] => Mux28.IN3
I_DATA[4] => r_control.DATAA
I_DATA[4] => Mux11.IN3
I_DATA[4] => Mux19.IN3
I_DATA[4] => Mux27.IN3
I_DATA[5] => r_control.DATAA
I_DATA[5] => Mux10.IN3
I_DATA[5] => Mux18.IN3
I_DATA[5] => Mux26.IN3
I_DATA[6] => r_control.DATAA
I_DATA[6] => Mux9.IN3
I_DATA[6] => Mux17.IN3
I_DATA[6] => Mux25.IN3
I_DATA[7] => Mux8.IN3
I_DATA[7] => Mux16.IN3
I_DATA[7] => Mux24.IN3
I_DATA[7] => Mux32.IN5
I_DATA[7] => r_portc.OUTPUTSELECT
I_DATA[7] => r_portc.OUTPUTSELECT
I_DATA[7] => r_portc.OUTPUTSELECT
I_DATA[7] => r_portc.OUTPUTSELECT
I_DATA[7] => r_portc.OUTPUTSELECT
I_DATA[7] => r_portc.OUTPUTSELECT
I_DATA[7] => r_portc.OUTPUTSELECT
I_DATA[7] => r_portc.OUTPUTSELECT
I_DATA[7] => r_porta.OUTPUTSELECT
I_DATA[7] => r_porta.OUTPUTSELECT
I_DATA[7] => r_porta.OUTPUTSELECT
I_DATA[7] => r_porta.OUTPUTSELECT
I_DATA[7] => r_porta.OUTPUTSELECT
I_DATA[7] => r_porta.OUTPUTSELECT
I_DATA[7] => r_porta.OUTPUTSELECT
I_DATA[7] => r_porta.OUTPUTSELECT
I_DATA[7] => r_portb.OUTPUTSELECT
I_DATA[7] => r_portb.OUTPUTSELECT
I_DATA[7] => r_portb.OUTPUTSELECT
I_DATA[7] => r_portb.OUTPUTSELECT
I_DATA[7] => r_portb.OUTPUTSELECT
I_DATA[7] => r_portb.OUTPUTSELECT
I_DATA[7] => r_portb.OUTPUTSELECT
I_DATA[7] => r_portb.OUTPUTSELECT
I_DATA[7] => r_control.OUTPUTSELECT
I_DATA[7] => r_control.OUTPUTSELECT
I_DATA[7] => r_control.OUTPUTSELECT
I_DATA[7] => r_control.OUTPUTSELECT
I_DATA[7] => r_control.OUTPUTSELECT
I_DATA[7] => r_control.OUTPUTSELECT
I_DATA[7] => r_control.OUTPUTSELECT
I_DATA[7] => we.IN1
O_DATA[0] <= O_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_DATA[1] <= O_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_DATA[2] <= O_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_DATA[3] <= O_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_DATA[4] <= O_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_DATA[5] <= O_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_DATA[6] <= O_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_DATA[7] <= O_DATA.DB_MAX_OUTPUT_PORT_TYPE
O_DATA_OE_L <= p_read.DB_MAX_OUTPUT_PORT_TYPE
I_CS_L => p_read.IN0
I_CS_L => p_write_reg_reset.IN0
I_CS_L => p_rw_control.IN1
I_CS_L => p_rw_control.IN1
I_RD_L => p_read.IN1
I_RD_L => porta_re.DATAB
I_RD_L => portb_re.DATAB
I_WR_L => p_write_reg_reset.IN1
I_WR_L => porta_we.DATAB
I_WR_L => portb_we.DATAB
I_PA[0] => porta_read[0].DATAB
I_PA[0] => porta_ipreg.DATAB
I_PA[1] => porta_read[1].DATAB
I_PA[1] => porta_ipreg.DATAB
I_PA[2] => porta_read[2].DATAB
I_PA[2] => porta_ipreg.DATAB
I_PA[3] => porta_read[3].DATAB
I_PA[3] => porta_ipreg.DATAB
I_PA[4] => porta_read[4].DATAB
I_PA[4] => porta_ipreg.DATAB
I_PA[5] => porta_read[5].DATAB
I_PA[5] => porta_ipreg.DATAB
I_PA[6] => porta_read[6].DATAB
I_PA[6] => porta_ipreg.DATAB
I_PA[7] => porta_read[7].DATAB
I_PA[7] => porta_ipreg.DATAB
O_PA[0] <= O_PA.DB_MAX_OUTPUT_PORT_TYPE
O_PA[1] <= O_PA.DB_MAX_OUTPUT_PORT_TYPE
O_PA[2] <= O_PA.DB_MAX_OUTPUT_PORT_TYPE
O_PA[3] <= O_PA.DB_MAX_OUTPUT_PORT_TYPE
O_PA[4] <= O_PA.DB_MAX_OUTPUT_PORT_TYPE
O_PA[5] <= O_PA.DB_MAX_OUTPUT_PORT_TYPE
O_PA[6] <= O_PA.DB_MAX_OUTPUT_PORT_TYPE
O_PA[7] <= O_PA.DB_MAX_OUTPUT_PORT_TYPE
O_PA_OE_L[0] <= O_PA_OE_L.DB_MAX_OUTPUT_PORT_TYPE
O_PA_OE_L[1] <= O_PA_OE_L.DB_MAX_OUTPUT_PORT_TYPE
O_PA_OE_L[2] <= O_PA_OE_L.DB_MAX_OUTPUT_PORT_TYPE
O_PA_OE_L[3] <= O_PA_OE_L.DB_MAX_OUTPUT_PORT_TYPE
O_PA_OE_L[4] <= O_PA_OE_L.DB_MAX_OUTPUT_PORT_TYPE
O_PA_OE_L[5] <= O_PA_OE_L.DB_MAX_OUTPUT_PORT_TYPE
O_PA_OE_L[6] <= O_PA_OE_L.DB_MAX_OUTPUT_PORT_TYPE
O_PA_OE_L[7] <= O_PA_OE_L.DB_MAX_OUTPUT_PORT_TYPE
I_PB[0] => portb_read[0].DATAB
I_PB[0] => portb_ipreg.DATAB
I_PB[1] => portb_read[1].DATAB
I_PB[1] => portb_ipreg.DATAB
I_PB[2] => portb_read[2].DATAB
I_PB[2] => portb_ipreg.DATAB
I_PB[3] => portb_read[3].DATAB
I_PB[3] => portb_ipreg.DATAB
I_PB[4] => portb_read[4].DATAB
I_PB[4] => portb_ipreg.DATAB
I_PB[5] => portb_read[5].DATAB
I_PB[5] => portb_ipreg.DATAB
I_PB[6] => portb_read[6].DATAB
I_PB[6] => portb_ipreg.DATAB
I_PB[7] => portb_read[7].DATAB
I_PB[7] => portb_ipreg.DATAB
O_PB[0] <= O_PB.DB_MAX_OUTPUT_PORT_TYPE
O_PB[1] <= O_PB.DB_MAX_OUTPUT_PORT_TYPE
O_PB[2] <= O_PB.DB_MAX_OUTPUT_PORT_TYPE
O_PB[3] <= O_PB.DB_MAX_OUTPUT_PORT_TYPE
O_PB[4] <= O_PB.DB_MAX_OUTPUT_PORT_TYPE
O_PB[5] <= O_PB.DB_MAX_OUTPUT_PORT_TYPE
O_PB[6] <= O_PB.DB_MAX_OUTPUT_PORT_TYPE
O_PB[7] <= O_PB.DB_MAX_OUTPUT_PORT_TYPE
O_PB_OE_L[0] <= r_control[1].DB_MAX_OUTPUT_PORT_TYPE
O_PB_OE_L[1] <= r_control[1].DB_MAX_OUTPUT_PORT_TYPE
O_PB_OE_L[2] <= r_control[1].DB_MAX_OUTPUT_PORT_TYPE
O_PB_OE_L[3] <= r_control[1].DB_MAX_OUTPUT_PORT_TYPE
O_PB_OE_L[4] <= r_control[1].DB_MAX_OUTPUT_PORT_TYPE
O_PB_OE_L[5] <= r_control[1].DB_MAX_OUTPUT_PORT_TYPE
O_PB_OE_L[6] <= r_control[1].DB_MAX_OUTPUT_PORT_TYPE
O_PB_OE_L[7] <= r_control[1].DB_MAX_OUTPUT_PORT_TYPE
I_PC[0] => portc_read[0].DATAB
I_PC[1] => portc_read[1].DATAB
I_PC[2] => b_ack_l.DATAB
I_PC[2] => b_stb_l.DATAA
I_PC[2] => portc_read[2].DATAB
I_PC[3] => portc_read[3].DATAB
I_PC[4] => a_stb_l.DATAA
I_PC[4] => a_stb_l.DATAB
I_PC[4] => portc_read.DATAB
I_PC[4] => portc_read[4].DATAB
I_PC[5] => portc_read.DATAB
I_PC[5] => portc_read[5].DATAB
I_PC[6] => a_ack_l.DATAB
I_PC[6] => a_ack_l.DATAB
I_PC[6] => portc_read.DATAA
I_PC[6] => portc_read[6].DATAB
I_PC[7] => portc_read.DATAA
I_PC[7] => portc_read[7].DATAB
O_PC[0] <= O_PC.DB_MAX_OUTPUT_PORT_TYPE
O_PC[1] <= O_PC.DB_MAX_OUTPUT_PORT_TYPE
O_PC[2] <= O_PC.DB_MAX_OUTPUT_PORT_TYPE
O_PC[3] <= O_PC.DB_MAX_OUTPUT_PORT_TYPE
O_PC[4] <= O_PC.DB_MAX_OUTPUT_PORT_TYPE
O_PC[5] <= O_PC.DB_MAX_OUTPUT_PORT_TYPE
O_PC[6] <= O_PC.DB_MAX_OUTPUT_PORT_TYPE
O_PC[7] <= O_PC.DB_MAX_OUTPUT_PORT_TYPE
O_PC_OE_L[0] <= O_PC_OE_L.DB_MAX_OUTPUT_PORT_TYPE
O_PC_OE_L[1] <= O_PC_OE_L.DB_MAX_OUTPUT_PORT_TYPE
O_PC_OE_L[2] <= O_PC_OE_L.DB_MAX_OUTPUT_PORT_TYPE
O_PC_OE_L[3] <= O_PC_OE_L.DB_MAX_OUTPUT_PORT_TYPE
O_PC_OE_L[4] <= O_PC_OE_L.DB_MAX_OUTPUT_PORT_TYPE
O_PC_OE_L[5] <= O_PC_OE_L.DB_MAX_OUTPUT_PORT_TYPE
O_PC_OE_L[6] <= O_PC_OE_L.DB_MAX_OUTPUT_PORT_TYPE
O_PC_OE_L[7] <= O_PC_OE_L.DB_MAX_OUTPUT_PORT_TYPE
RESET => b_intr.ACLR
RESET => b_ibf.ACLR
RESET => b_obf_l.PRESET
RESET => b_inte.ACLR
RESET => a_intr.ACLR
RESET => a_inte2.ACLR
RESET => a_ibf.ACLR
RESET => a_inte1.ACLR
RESET => a_obf_l.PRESET
RESET => mode_clear.PRESET
RESET => r_control[0].PRESET
RESET => r_control[1].PRESET
RESET => r_control[2].ACLR
RESET => r_control[3].PRESET
RESET => r_control[4].PRESET
RESET => r_control[5].ACLR
RESET => r_control[6].ACLR
RESET => r_portc[0].ACLR
RESET => r_portc[1].ACLR
RESET => r_portc[2].ACLR
RESET => r_portc[3].ACLR
RESET => r_portc[4].ACLR
RESET => r_portc[5].ACLR
RESET => r_portc[6].ACLR
RESET => r_portc[7].ACLR
RESET => r_portb[0].ACLR
RESET => r_portb[1].ACLR
RESET => r_portb[2].ACLR
RESET => r_portb[3].ACLR
RESET => r_portb[4].ACLR
RESET => r_portb[5].ACLR
RESET => r_portb[6].ACLR
RESET => r_portb[7].ACLR
RESET => r_porta[0].ACLR
RESET => r_porta[1].ACLR
RESET => r_porta[2].ACLR
RESET => r_porta[3].ACLR
RESET => r_porta[4].ACLR
RESET => r_porta[5].ACLR
RESET => r_porta[6].ACLR
RESET => r_porta[7].ACLR
ENA => porta_ipreg[1].ENA
ENA => porta_ipreg[0].ENA
ENA => portb_ipreg[7].ENA
ENA => portb_ipreg[6].ENA
ENA => portb_ipreg[5].ENA
ENA => portb_ipreg[4].ENA
ENA => portb_ipreg[3].ENA
ENA => r_porta[7].ENA
ENA => r_porta[6].ENA
ENA => r_porta[5].ENA
ENA => r_porta[4].ENA
ENA => r_porta[3].ENA
ENA => r_porta[2].ENA
ENA => r_porta[1].ENA
ENA => r_porta[0].ENA
ENA => r_portb[7].ENA
ENA => r_portb[6].ENA
ENA => r_portb[5].ENA
ENA => r_portb[4].ENA
ENA => r_portb[3].ENA
ENA => r_portb[2].ENA
ENA => r_portb[1].ENA
ENA => r_portb[0].ENA
ENA => r_portc[7].ENA
ENA => r_portc[6].ENA
ENA => r_portc[5].ENA
ENA => r_portc[4].ENA
ENA => r_portc[3].ENA
ENA => r_portc[2].ENA
ENA => r_portc[1].ENA
ENA => r_portc[0].ENA
ENA => r_control[6].ENA
ENA => r_control[5].ENA
ENA => r_control[4].ENA
ENA => r_control[3].ENA
ENA => r_control[2].ENA
ENA => r_control[1].ENA
ENA => r_control[0].ENA
ENA => mode_clear.ENA
ENA => portb_ipreg[2].ENA
ENA => b_ack_l_t1.ENA
ENA => portb_ipreg[1].ENA
ENA => a_obf_l.ENA
ENA => a_inte1.ENA
ENA => a_ibf.ENA
ENA => a_inte2.ENA
ENA => a_intr.ENA
ENA => b_inte.ENA
ENA => b_obf_l.ENA
ENA => b_ibf.ENA
ENA => portb_ipreg[0].ENA
ENA => b_intr.ENA
ENA => porta_ipreg[2].ENA
ENA => porta_ipreg[3].ENA
ENA => porta_ipreg[4].ENA
ENA => porta_ipreg[5].ENA
ENA => porta_ipreg[6].ENA
ENA => porta_ipreg[7].ENA
ENA => b_stb_l_t1.ENA
ENA => a_ack_l_t1.ENA
ENA => a_stb_l_t1.ENA
ENA => portb_re_t1.ENA
ENA => porta_re_t1.ENA
ENA => portb_we_t1.ENA
ENA => porta_we_t1.ENA
CLK => portb_ipreg[0].CLK
CLK => portb_ipreg[1].CLK
CLK => portb_ipreg[2].CLK
CLK => portb_ipreg[3].CLK
CLK => portb_ipreg[4].CLK
CLK => portb_ipreg[5].CLK
CLK => portb_ipreg[6].CLK
CLK => portb_ipreg[7].CLK
CLK => porta_ipreg[0].CLK
CLK => porta_ipreg[1].CLK
CLK => porta_ipreg[2].CLK
CLK => porta_ipreg[3].CLK
CLK => porta_ipreg[4].CLK
CLK => porta_ipreg[5].CLK
CLK => porta_ipreg[6].CLK
CLK => porta_ipreg[7].CLK
CLK => b_intr.CLK
CLK => b_ibf.CLK
CLK => b_obf_l.CLK
CLK => b_inte.CLK
CLK => a_intr.CLK
CLK => a_inte2.CLK
CLK => a_ibf.CLK
CLK => a_inte1.CLK
CLK => a_obf_l.CLK
CLK => b_ack_l_t1.CLK
CLK => b_stb_l_t1.CLK
CLK => a_ack_l_t1.CLK
CLK => a_stb_l_t1.CLK
CLK => portb_re_t1.CLK
CLK => porta_re_t1.CLK
CLK => portb_we_t1.CLK
CLK => porta_we_t1.CLK
CLK => mode_clear.CLK
CLK => r_control[0].CLK
CLK => r_control[1].CLK
CLK => r_control[2].CLK
CLK => r_control[3].CLK
CLK => r_control[4].CLK
CLK => r_control[5].CLK
CLK => r_control[6].CLK
CLK => r_portc[0].CLK
CLK => r_portc[1].CLK
CLK => r_portc[2].CLK
CLK => r_portc[3].CLK
CLK => r_portc[4].CLK
CLK => r_portc[5].CLK
CLK => r_portc[6].CLK
CLK => r_portc[7].CLK
CLK => r_portb[0].CLK
CLK => r_portb[1].CLK
CLK => r_portb[2].CLK
CLK => r_portb[3].CLK
CLK => r_portb[4].CLK
CLK => r_portb[5].CLK
CLK => r_portb[6].CLK
CLK => r_portb[7].CLK
CLK => r_porta[0].CLK
CLK => r_porta[1].CLK
CLK => r_porta[2].CLK
CLK => r_porta[3].CLK
CLK => r_porta[4].CLK
CLK => r_porta[5].CLK
CLK => r_porta[6].CLK
CLK => r_porta[7].CLK


|vector06cc|fake8255:fakepaw0
clk => ~NO_FANOUT~
ce => ~NO_FANOUT~
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
idata[0] => ~NO_FANOUT~
idata[1] => ~NO_FANOUT~
idata[2] => ~NO_FANOUT~
idata[3] => ~NO_FANOUT~
idata[4] => ~NO_FANOUT~
idata[5] => ~NO_FANOUT~
idata[6] => ~NO_FANOUT~
idata[7] => ~NO_FANOUT~
odata[0] <= <GND>
odata[1] <= <GND>
odata[2] <= <GND>
odata[3] <= <GND>
odata[4] <= <GND>
odata[5] <= <GND>
odata[6] <= <GND>
odata[7] <= <GND>
wren => ~NO_FANOUT~
rden => ~NO_FANOUT~


|vector06cc|pit8253:vi53
clk => clk.IN3
ce => ce.IN3
tce => tce.IN3
a[0] => Decoder0.IN1
a[1] => Decoder0.IN0
wr => wren.IN1
wr => wren.IN1
wr => wren.IN1
wr => wren[3].IN1
rd => rden.IN1
rd => rden.IN1
rd => rden.IN1
rd => rden[3].IN1
din[0] => din[0].IN6
din[1] => din[1].IN6
din[2] => din[2].IN6
din[3] => din[3].IN6
din[4] => din[4].IN6
din[5] => din[5].IN6
din[6] => din[6].IN6
din[7] => din[7].IN6
dout[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
gate[0] => gate[0].IN1
gate[1] => gate[1].IN1
gate[2] => gate[2].IN1
out[0] <= pit8253_counterunit:cu0.port10
out[1] <= pit8253_counterunit:cu1.port10
out[2] <= pit8253_counterunit:cu2.port10
testpin[0] <= testpin.DB_MAX_OUTPUT_PORT_TYPE
testpin[1] <= testpin.DB_MAX_OUTPUT_PORT_TYPE
testpin[2] <= testpin.DB_MAX_OUTPUT_PORT_TYPE
testpin[3] <= testpin.DB_MAX_OUTPUT_PORT_TYPE
testpin[4] <= testpin.DB_MAX_OUTPUT_PORT_TYPE
testpin[5] <= testpin.DB_MAX_OUTPUT_PORT_TYPE
testpin[6] <= testpin.DB_MAX_OUTPUT_PORT_TYPE
testpin[7] <= testpin.DB_MAX_OUTPUT_PORT_TYPE
testpin[8] <= testpin.DB_MAX_OUTPUT_PORT_TYPE
testpin[9] <= testpin.DB_MAX_OUTPUT_PORT_TYPE
tpsel => testpin.OUTPUTSELECT
tpsel => testpin.OUTPUTSELECT
tpsel => testpin.OUTPUTSELECT
tpsel => testpin.OUTPUTSELECT
tpsel => testpin.OUTPUTSELECT
tpsel => testpin.OUTPUTSELECT
tpsel => testpin.OUTPUTSELECT
tpsel => testpin.OUTPUTSELECT
tpsel => testpin.OUTPUTSELECT
tpsel => testpin.OUTPUTSELECT
intq0[0] <= pit8253_counterunit:cu0.port12
intq0[1] <= pit8253_counterunit:cu0.port12
intq0[2] <= pit8253_counterunit:cu0.port12
intq0[3] <= pit8253_counterunit:cu0.port12
intq0[4] <= pit8253_counterunit:cu0.port12
intq0[5] <= pit8253_counterunit:cu0.port12
intq0[6] <= pit8253_counterunit:cu0.port12
intq0[7] <= pit8253_counterunit:cu0.port12
intq0[8] <= pit8253_counterunit:cu0.port12
intq0[9] <= pit8253_counterunit:cu0.port12
intq0[10] <= pit8253_counterunit:cu0.port12
intq0[11] <= pit8253_counterunit:cu0.port12
intq0[12] <= pit8253_counterunit:cu0.port12
intq0[13] <= pit8253_counterunit:cu0.port12
intq0[14] <= pit8253_counterunit:cu0.port12
intq0[15] <= pit8253_counterunit:cu0.port12
counter_load[0] <= pit8253_counterunit:cu0.port13
counter_load[1] <= pit8253_counterunit:cu0.port13
counter_load[2] <= pit8253_counterunit:cu0.port13
counter_load[3] <= pit8253_counterunit:cu0.port13
counter_load[4] <= pit8253_counterunit:cu0.port13
counter_load[5] <= pit8253_counterunit:cu0.port13
counter_load[6] <= pit8253_counterunit:cu0.port13
counter_load[7] <= pit8253_counterunit:cu0.port13
counter_load[8] <= pit8253_counterunit:cu0.port13
counter_load[9] <= pit8253_counterunit:cu0.port13
counter_load[10] <= pit8253_counterunit:cu0.port13
counter_load[11] <= pit8253_counterunit:cu0.port13
counter_load[12] <= pit8253_counterunit:cu0.port13
counter_load[13] <= pit8253_counterunit:cu0.port13
counter_load[14] <= pit8253_counterunit:cu0.port13
counter_load[15] <= pit8253_counterunit:cu0.port13


|vector06cc|pit8253:vi53|pit8253_counterunit:cu0
clk => clk.IN2
ce => always2.IN0
tce => tce.IN1
cword[0] => ~NO_FANOUT~
cword[1] => Decoder0.IN2
cword[1] => cwreg.DATAB
cword[2] => Decoder0.IN1
cword[2] => cwreg.DATAB
cword[3] => Decoder0.IN0
cword[3] => cwreg.DATAB
cword[4] => cwreg.DATAB
cword[4] => Equal7.IN1
cword[4] => Equal8.IN1
cword[5] => cwreg.DATAB
cword[5] => Equal7.IN0
cword[5] => Equal8.IN0
cwset => cwset.IN1
d[0] => counter_load.DATAB
d[0] => counter_load.DATAA
d[0] => Mux7.IN1
d[0] => Mux15.IN1
d[1] => counter_load.DATAB
d[1] => counter_load.DATAA
d[1] => Mux6.IN1
d[1] => Mux14.IN1
d[2] => counter_load.DATAB
d[2] => counter_load.DATAA
d[2] => Mux5.IN1
d[2] => Mux13.IN1
d[3] => counter_load.DATAB
d[3] => counter_load.DATAA
d[3] => Mux4.IN1
d[3] => Mux12.IN1
d[4] => counter_load.DATAB
d[4] => counter_load.DATAA
d[4] => Mux3.IN1
d[4] => Mux11.IN1
d[5] => counter_load.DATAB
d[5] => counter_load.DATAA
d[5] => Mux2.IN1
d[5] => Mux10.IN1
d[6] => counter_load.DATAB
d[6] => counter_load.DATAA
d[6] => Mux1.IN1
d[6] => Mux9.IN1
d[7] => counter_load.DATAB
d[7] => counter_load.DATAA
d[7] => Mux0.IN1
d[7] => Mux8.IN1
wren => always2.IN1
rden => rden.IN1
dout[0] <= readhelper:rbus.q
dout[1] <= readhelper:rbus.q
dout[2] <= readhelper:rbus.q
dout[3] <= readhelper:rbus.q
dout[4] <= readhelper:rbus.q
dout[5] <= readhelper:rbus.q
dout[6] <= readhelper:rbus.q
dout[7] <= readhelper:rbus.q
gate => ~NO_FANOUT~
out <= outreg.DB_MAX_OUTPUT_PORT_TYPE
testpins[0] <= cwreg[1].DB_MAX_OUTPUT_PORT_TYPE
testpins[1] <= cwreg[2].DB_MAX_OUTPUT_PORT_TYPE
testpins[2] <= cwreg[3].DB_MAX_OUTPUT_PORT_TYPE
testpins[3] <= rl_mode[0].DB_MAX_OUTPUT_PORT_TYPE
testpins[4] <= rl_mode[1].DB_MAX_OUTPUT_PORT_TYPE
testpins[5] <= counter_starting.DB_MAX_OUTPUT_PORT_TYPE
testpins[6] <= counter_loaded.DB_MAX_OUTPUT_PORT_TYPE
testpins[7] <= <GND>
testpins[8] <= counter_clock_enable.DB_MAX_OUTPUT_PORT_TYPE
testpins[9] <= counter_wren.DB_MAX_OUTPUT_PORT_TYPE
value[0] <= counter_q[0].DB_MAX_OUTPUT_PORT_TYPE
value[1] <= counter_q[1].DB_MAX_OUTPUT_PORT_TYPE
value[2] <= counter_q[2].DB_MAX_OUTPUT_PORT_TYPE
value[3] <= counter_q[3].DB_MAX_OUTPUT_PORT_TYPE
value[4] <= counter_q[4].DB_MAX_OUTPUT_PORT_TYPE
value[5] <= counter_q[5].DB_MAX_OUTPUT_PORT_TYPE
value[6] <= counter_q[6].DB_MAX_OUTPUT_PORT_TYPE
value[7] <= counter_q[7].DB_MAX_OUTPUT_PORT_TYPE
value[8] <= counter_q[8].DB_MAX_OUTPUT_PORT_TYPE
value[9] <= counter_q[9].DB_MAX_OUTPUT_PORT_TYPE
value[10] <= counter_q[10].DB_MAX_OUTPUT_PORT_TYPE
value[11] <= counter_q[11].DB_MAX_OUTPUT_PORT_TYPE
value[12] <= counter_q[12].DB_MAX_OUTPUT_PORT_TYPE
value[13] <= counter_q[13].DB_MAX_OUTPUT_PORT_TYPE
value[14] <= counter_q[14].DB_MAX_OUTPUT_PORT_TYPE
value[15] <= counter_q[15].DB_MAX_OUTPUT_PORT_TYPE
counter_load[0] <= counter_load[0].DB_MAX_OUTPUT_PORT_TYPE
counter_load[1] <= counter_load[1].DB_MAX_OUTPUT_PORT_TYPE
counter_load[2] <= counter_load[2].DB_MAX_OUTPUT_PORT_TYPE
counter_load[3] <= counter_load[3].DB_MAX_OUTPUT_PORT_TYPE
counter_load[4] <= counter_load[4].DB_MAX_OUTPUT_PORT_TYPE
counter_load[5] <= counter_load[5].DB_MAX_OUTPUT_PORT_TYPE
counter_load[6] <= counter_load[6].DB_MAX_OUTPUT_PORT_TYPE
counter_load[7] <= counter_load[7].DB_MAX_OUTPUT_PORT_TYPE
counter_load[8] <= counter_load[8].DB_MAX_OUTPUT_PORT_TYPE
counter_load[9] <= counter_load[9].DB_MAX_OUTPUT_PORT_TYPE
counter_load[10] <= counter_load[10].DB_MAX_OUTPUT_PORT_TYPE
counter_load[11] <= counter_load[11].DB_MAX_OUTPUT_PORT_TYPE
counter_load[12] <= counter_load[12].DB_MAX_OUTPUT_PORT_TYPE
counter_load[13] <= counter_load[13].DB_MAX_OUTPUT_PORT_TYPE
counter_load[14] <= counter_load[14].DB_MAX_OUTPUT_PORT_TYPE
counter_load[15] <= counter_load[15].DB_MAX_OUTPUT_PORT_TYPE
nextvalue[0] <= pit8253_downcounter:dctr.port8
nextvalue[1] <= pit8253_downcounter:dctr.port8
nextvalue[2] <= pit8253_downcounter:dctr.port8
nextvalue[3] <= pit8253_downcounter:dctr.port8
nextvalue[4] <= pit8253_downcounter:dctr.port8
nextvalue[5] <= pit8253_downcounter:dctr.port8
nextvalue[6] <= pit8253_downcounter:dctr.port8
nextvalue[7] <= pit8253_downcounter:dctr.port8
nextvalue[8] <= pit8253_downcounter:dctr.port8
nextvalue[9] <= pit8253_downcounter:dctr.port8
nextvalue[10] <= pit8253_downcounter:dctr.port8
nextvalue[11] <= pit8253_downcounter:dctr.port8
nextvalue[12] <= pit8253_downcounter:dctr.port8
nextvalue[13] <= pit8253_downcounter:dctr.port8
nextvalue[14] <= pit8253_downcounter:dctr.port8
nextvalue[15] <= pit8253_downcounter:dctr.port8


|vector06cc|pit8253:vi53|pit8253_counterunit:cu0|pit8253_downcounter:dctr
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
halfmode => comb.OUTPUTSELECT
halfmode => comb.OUTPUTSELECT
autoreload => counter.IN1
o => comb.DATAB
d[0] => counter.DATAB
d[0] => counter.DATAB
d[1] => counter.DATAB
d[1] => counter.DATAB
d[2] => counter.DATAB
d[2] => counter.DATAB
d[3] => counter.DATAB
d[3] => counter.DATAB
d[4] => counter.DATAB
d[4] => counter.DATAB
d[5] => counter.DATAB
d[5] => counter.DATAB
d[6] => counter.DATAB
d[6] => counter.DATAB
d[7] => counter.DATAB
d[7] => counter.DATAB
d[8] => counter.DATAB
d[8] => counter.DATAB
d[9] => counter.DATAB
d[9] => counter.DATAB
d[10] => counter.DATAB
d[10] => counter.DATAB
d[11] => counter.DATAB
d[11] => counter.DATAB
d[12] => counter.DATAB
d[12] => counter.DATAB
d[13] => counter.DATAB
d[13] => counter.DATAB
d[14] => counter.DATAB
d[14] => counter.DATAB
d[15] => counter.DATAB
d[15] => counter.DATAB
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
q[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter[15].DB_MAX_OUTPUT_PORT_TYPE
nextout[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|pit8253:vi53|pit8253_counterunit:cu0|readhelper:rbus
clk => read_msb.CLK
clk => latched_q[0].CLK
clk => latched_q[1].CLK
clk => latched_q[2].CLK
clk => latched_q[3].CLK
clk => latched_q[4].CLK
clk => latched_q[5].CLK
clk => latched_q[6].CLK
clk => latched_q[7].CLK
clk => latched_q[8].CLK
clk => latched_q[9].CLK
clk => latched_q[10].CLK
clk => latched_q[11].CLK
clk => latched_q[12].CLK
clk => latched_q[13].CLK
clk => latched_q[14].CLK
clk => latched_q[15].CLK
clk => read_state~3.DATAIN
ce => read_state.OUTPUTSELECT
ce => read_state.OUTPUTSELECT
ce => read_state.OUTPUTSELECT
ce => read_msb.ENA
rden => read_state.OUTPUTSELECT
rden => read_state.OUTPUTSELECT
rden => read_state.OUTPUTSELECT
rden => read_msb.OUTPUTSELECT
cwset => always1.IN0
cwset => read_msb.OUTPUTSELECT
cwset => read_state.OUTPUTSELECT
cwset => read_state.OUTPUTSELECT
cwset => read_state.OUTPUTSELECT
latch_e => always1.IN1
latch_e => read_state.DATAB
latch_e => read_state.DATAB
rl_mode[0] => Equal0.IN1
rl_mode[0] => Equal1.IN0
rl_mode[1] => Equal0.IN0
rl_mode[1] => Equal1.IN1
counter_q[0] => r_lsb[0].DATAA
counter_q[0] => r_msb[0].DATAB
counter_q[0] => latched_q[0].DATAIN
counter_q[1] => r_lsb[1].DATAA
counter_q[1] => r_msb[1].DATAB
counter_q[1] => latched_q[1].DATAIN
counter_q[2] => r_lsb[2].DATAA
counter_q[2] => r_msb[2].DATAB
counter_q[2] => latched_q[2].DATAIN
counter_q[3] => r_lsb[3].DATAA
counter_q[3] => r_msb[3].DATAB
counter_q[3] => latched_q[3].DATAIN
counter_q[4] => r_lsb[4].DATAA
counter_q[4] => r_msb[4].DATAB
counter_q[4] => latched_q[4].DATAIN
counter_q[5] => r_lsb[5].DATAA
counter_q[5] => r_msb[5].DATAB
counter_q[5] => latched_q[5].DATAIN
counter_q[6] => r_lsb[6].DATAA
counter_q[6] => r_msb[6].DATAB
counter_q[6] => latched_q[6].DATAIN
counter_q[7] => r_lsb[7].DATAA
counter_q[7] => r_msb[7].DATAB
counter_q[7] => latched_q[7].DATAIN
counter_q[8] => r_lsb[0].DATAB
counter_q[8] => r_msb[0].DATAA
counter_q[8] => latched_q[8].DATAIN
counter_q[9] => r_lsb[1].DATAB
counter_q[9] => r_msb[1].DATAA
counter_q[9] => latched_q[9].DATAIN
counter_q[10] => r_lsb[2].DATAB
counter_q[10] => r_msb[2].DATAA
counter_q[10] => latched_q[10].DATAIN
counter_q[11] => r_lsb[3].DATAB
counter_q[11] => r_msb[3].DATAA
counter_q[11] => latched_q[11].DATAIN
counter_q[12] => r_lsb[4].DATAB
counter_q[12] => r_msb[4].DATAA
counter_q[12] => latched_q[12].DATAIN
counter_q[13] => r_lsb[5].DATAB
counter_q[13] => r_msb[5].DATAA
counter_q[13] => latched_q[13].DATAIN
counter_q[14] => r_lsb[6].DATAB
counter_q[14] => r_msb[6].DATAA
counter_q[14] => latched_q[14].DATAIN
counter_q[15] => r_lsb[7].DATAB
counter_q[15] => r_msb[7].DATAA
counter_q[15] => latched_q[15].DATAIN
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|pit8253:vi53|pit8253_counterunit:cu1
clk => clk.IN2
ce => always2.IN0
tce => tce.IN1
cword[0] => ~NO_FANOUT~
cword[1] => Decoder0.IN2
cword[1] => cwreg.DATAB
cword[2] => Decoder0.IN1
cword[2] => cwreg.DATAB
cword[3] => Decoder0.IN0
cword[3] => cwreg.DATAB
cword[4] => cwreg.DATAB
cword[4] => Equal7.IN1
cword[4] => Equal8.IN1
cword[5] => cwreg.DATAB
cword[5] => Equal7.IN0
cword[5] => Equal8.IN0
cwset => cwset.IN1
d[0] => counter_load.DATAB
d[0] => counter_load.DATAA
d[0] => Mux7.IN1
d[0] => Mux15.IN1
d[1] => counter_load.DATAB
d[1] => counter_load.DATAA
d[1] => Mux6.IN1
d[1] => Mux14.IN1
d[2] => counter_load.DATAB
d[2] => counter_load.DATAA
d[2] => Mux5.IN1
d[2] => Mux13.IN1
d[3] => counter_load.DATAB
d[3] => counter_load.DATAA
d[3] => Mux4.IN1
d[3] => Mux12.IN1
d[4] => counter_load.DATAB
d[4] => counter_load.DATAA
d[4] => Mux3.IN1
d[4] => Mux11.IN1
d[5] => counter_load.DATAB
d[5] => counter_load.DATAA
d[5] => Mux2.IN1
d[5] => Mux10.IN1
d[6] => counter_load.DATAB
d[6] => counter_load.DATAA
d[6] => Mux1.IN1
d[6] => Mux9.IN1
d[7] => counter_load.DATAB
d[7] => counter_load.DATAA
d[7] => Mux0.IN1
d[7] => Mux8.IN1
wren => always2.IN1
rden => rden.IN1
dout[0] <= readhelper:rbus.q
dout[1] <= readhelper:rbus.q
dout[2] <= readhelper:rbus.q
dout[3] <= readhelper:rbus.q
dout[4] <= readhelper:rbus.q
dout[5] <= readhelper:rbus.q
dout[6] <= readhelper:rbus.q
dout[7] <= readhelper:rbus.q
gate => ~NO_FANOUT~
out <= outreg.DB_MAX_OUTPUT_PORT_TYPE
testpins[0] <= cwreg[1].DB_MAX_OUTPUT_PORT_TYPE
testpins[1] <= cwreg[2].DB_MAX_OUTPUT_PORT_TYPE
testpins[2] <= cwreg[3].DB_MAX_OUTPUT_PORT_TYPE
testpins[3] <= rl_mode[0].DB_MAX_OUTPUT_PORT_TYPE
testpins[4] <= rl_mode[1].DB_MAX_OUTPUT_PORT_TYPE
testpins[5] <= counter_starting.DB_MAX_OUTPUT_PORT_TYPE
testpins[6] <= counter_loaded.DB_MAX_OUTPUT_PORT_TYPE
testpins[7] <= <GND>
testpins[8] <= counter_clock_enable.DB_MAX_OUTPUT_PORT_TYPE
testpins[9] <= counter_wren.DB_MAX_OUTPUT_PORT_TYPE
value[0] <= counter_q[0].DB_MAX_OUTPUT_PORT_TYPE
value[1] <= counter_q[1].DB_MAX_OUTPUT_PORT_TYPE
value[2] <= counter_q[2].DB_MAX_OUTPUT_PORT_TYPE
value[3] <= counter_q[3].DB_MAX_OUTPUT_PORT_TYPE
value[4] <= counter_q[4].DB_MAX_OUTPUT_PORT_TYPE
value[5] <= counter_q[5].DB_MAX_OUTPUT_PORT_TYPE
value[6] <= counter_q[6].DB_MAX_OUTPUT_PORT_TYPE
value[7] <= counter_q[7].DB_MAX_OUTPUT_PORT_TYPE
value[8] <= counter_q[8].DB_MAX_OUTPUT_PORT_TYPE
value[9] <= counter_q[9].DB_MAX_OUTPUT_PORT_TYPE
value[10] <= counter_q[10].DB_MAX_OUTPUT_PORT_TYPE
value[11] <= counter_q[11].DB_MAX_OUTPUT_PORT_TYPE
value[12] <= counter_q[12].DB_MAX_OUTPUT_PORT_TYPE
value[13] <= counter_q[13].DB_MAX_OUTPUT_PORT_TYPE
value[14] <= counter_q[14].DB_MAX_OUTPUT_PORT_TYPE
value[15] <= counter_q[15].DB_MAX_OUTPUT_PORT_TYPE
counter_load[0] <= counter_load[0].DB_MAX_OUTPUT_PORT_TYPE
counter_load[1] <= counter_load[1].DB_MAX_OUTPUT_PORT_TYPE
counter_load[2] <= counter_load[2].DB_MAX_OUTPUT_PORT_TYPE
counter_load[3] <= counter_load[3].DB_MAX_OUTPUT_PORT_TYPE
counter_load[4] <= counter_load[4].DB_MAX_OUTPUT_PORT_TYPE
counter_load[5] <= counter_load[5].DB_MAX_OUTPUT_PORT_TYPE
counter_load[6] <= counter_load[6].DB_MAX_OUTPUT_PORT_TYPE
counter_load[7] <= counter_load[7].DB_MAX_OUTPUT_PORT_TYPE
counter_load[8] <= counter_load[8].DB_MAX_OUTPUT_PORT_TYPE
counter_load[9] <= counter_load[9].DB_MAX_OUTPUT_PORT_TYPE
counter_load[10] <= counter_load[10].DB_MAX_OUTPUT_PORT_TYPE
counter_load[11] <= counter_load[11].DB_MAX_OUTPUT_PORT_TYPE
counter_load[12] <= counter_load[12].DB_MAX_OUTPUT_PORT_TYPE
counter_load[13] <= counter_load[13].DB_MAX_OUTPUT_PORT_TYPE
counter_load[14] <= counter_load[14].DB_MAX_OUTPUT_PORT_TYPE
counter_load[15] <= counter_load[15].DB_MAX_OUTPUT_PORT_TYPE
nextvalue[0] <= pit8253_downcounter:dctr.port8
nextvalue[1] <= pit8253_downcounter:dctr.port8
nextvalue[2] <= pit8253_downcounter:dctr.port8
nextvalue[3] <= pit8253_downcounter:dctr.port8
nextvalue[4] <= pit8253_downcounter:dctr.port8
nextvalue[5] <= pit8253_downcounter:dctr.port8
nextvalue[6] <= pit8253_downcounter:dctr.port8
nextvalue[7] <= pit8253_downcounter:dctr.port8
nextvalue[8] <= pit8253_downcounter:dctr.port8
nextvalue[9] <= pit8253_downcounter:dctr.port8
nextvalue[10] <= pit8253_downcounter:dctr.port8
nextvalue[11] <= pit8253_downcounter:dctr.port8
nextvalue[12] <= pit8253_downcounter:dctr.port8
nextvalue[13] <= pit8253_downcounter:dctr.port8
nextvalue[14] <= pit8253_downcounter:dctr.port8
nextvalue[15] <= pit8253_downcounter:dctr.port8


|vector06cc|pit8253:vi53|pit8253_counterunit:cu1|pit8253_downcounter:dctr
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
halfmode => comb.OUTPUTSELECT
halfmode => comb.OUTPUTSELECT
autoreload => counter.IN1
o => comb.DATAB
d[0] => counter.DATAB
d[0] => counter.DATAB
d[1] => counter.DATAB
d[1] => counter.DATAB
d[2] => counter.DATAB
d[2] => counter.DATAB
d[3] => counter.DATAB
d[3] => counter.DATAB
d[4] => counter.DATAB
d[4] => counter.DATAB
d[5] => counter.DATAB
d[5] => counter.DATAB
d[6] => counter.DATAB
d[6] => counter.DATAB
d[7] => counter.DATAB
d[7] => counter.DATAB
d[8] => counter.DATAB
d[8] => counter.DATAB
d[9] => counter.DATAB
d[9] => counter.DATAB
d[10] => counter.DATAB
d[10] => counter.DATAB
d[11] => counter.DATAB
d[11] => counter.DATAB
d[12] => counter.DATAB
d[12] => counter.DATAB
d[13] => counter.DATAB
d[13] => counter.DATAB
d[14] => counter.DATAB
d[14] => counter.DATAB
d[15] => counter.DATAB
d[15] => counter.DATAB
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
q[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter[15].DB_MAX_OUTPUT_PORT_TYPE
nextout[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|pit8253:vi53|pit8253_counterunit:cu1|readhelper:rbus
clk => read_msb.CLK
clk => latched_q[0].CLK
clk => latched_q[1].CLK
clk => latched_q[2].CLK
clk => latched_q[3].CLK
clk => latched_q[4].CLK
clk => latched_q[5].CLK
clk => latched_q[6].CLK
clk => latched_q[7].CLK
clk => latched_q[8].CLK
clk => latched_q[9].CLK
clk => latched_q[10].CLK
clk => latched_q[11].CLK
clk => latched_q[12].CLK
clk => latched_q[13].CLK
clk => latched_q[14].CLK
clk => latched_q[15].CLK
clk => read_state~3.DATAIN
ce => read_state.OUTPUTSELECT
ce => read_state.OUTPUTSELECT
ce => read_state.OUTPUTSELECT
ce => read_msb.ENA
rden => read_state.OUTPUTSELECT
rden => read_state.OUTPUTSELECT
rden => read_state.OUTPUTSELECT
rden => read_msb.OUTPUTSELECT
cwset => always1.IN0
cwset => read_msb.OUTPUTSELECT
cwset => read_state.OUTPUTSELECT
cwset => read_state.OUTPUTSELECT
cwset => read_state.OUTPUTSELECT
latch_e => always1.IN1
latch_e => read_state.DATAB
latch_e => read_state.DATAB
rl_mode[0] => Equal0.IN1
rl_mode[0] => Equal1.IN0
rl_mode[1] => Equal0.IN0
rl_mode[1] => Equal1.IN1
counter_q[0] => r_lsb[0].DATAA
counter_q[0] => r_msb[0].DATAB
counter_q[0] => latched_q[0].DATAIN
counter_q[1] => r_lsb[1].DATAA
counter_q[1] => r_msb[1].DATAB
counter_q[1] => latched_q[1].DATAIN
counter_q[2] => r_lsb[2].DATAA
counter_q[2] => r_msb[2].DATAB
counter_q[2] => latched_q[2].DATAIN
counter_q[3] => r_lsb[3].DATAA
counter_q[3] => r_msb[3].DATAB
counter_q[3] => latched_q[3].DATAIN
counter_q[4] => r_lsb[4].DATAA
counter_q[4] => r_msb[4].DATAB
counter_q[4] => latched_q[4].DATAIN
counter_q[5] => r_lsb[5].DATAA
counter_q[5] => r_msb[5].DATAB
counter_q[5] => latched_q[5].DATAIN
counter_q[6] => r_lsb[6].DATAA
counter_q[6] => r_msb[6].DATAB
counter_q[6] => latched_q[6].DATAIN
counter_q[7] => r_lsb[7].DATAA
counter_q[7] => r_msb[7].DATAB
counter_q[7] => latched_q[7].DATAIN
counter_q[8] => r_lsb[0].DATAB
counter_q[8] => r_msb[0].DATAA
counter_q[8] => latched_q[8].DATAIN
counter_q[9] => r_lsb[1].DATAB
counter_q[9] => r_msb[1].DATAA
counter_q[9] => latched_q[9].DATAIN
counter_q[10] => r_lsb[2].DATAB
counter_q[10] => r_msb[2].DATAA
counter_q[10] => latched_q[10].DATAIN
counter_q[11] => r_lsb[3].DATAB
counter_q[11] => r_msb[3].DATAA
counter_q[11] => latched_q[11].DATAIN
counter_q[12] => r_lsb[4].DATAB
counter_q[12] => r_msb[4].DATAA
counter_q[12] => latched_q[12].DATAIN
counter_q[13] => r_lsb[5].DATAB
counter_q[13] => r_msb[5].DATAA
counter_q[13] => latched_q[13].DATAIN
counter_q[14] => r_lsb[6].DATAB
counter_q[14] => r_msb[6].DATAA
counter_q[14] => latched_q[14].DATAIN
counter_q[15] => r_lsb[7].DATAB
counter_q[15] => r_msb[7].DATAA
counter_q[15] => latched_q[15].DATAIN
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|pit8253:vi53|pit8253_counterunit:cu2
clk => clk.IN2
ce => always2.IN0
tce => tce.IN1
cword[0] => ~NO_FANOUT~
cword[1] => Decoder0.IN2
cword[1] => cwreg.DATAB
cword[2] => Decoder0.IN1
cword[2] => cwreg.DATAB
cword[3] => Decoder0.IN0
cword[3] => cwreg.DATAB
cword[4] => cwreg.DATAB
cword[4] => Equal7.IN1
cword[4] => Equal8.IN1
cword[5] => cwreg.DATAB
cword[5] => Equal7.IN0
cword[5] => Equal8.IN0
cwset => cwset.IN1
d[0] => counter_load.DATAB
d[0] => counter_load.DATAA
d[0] => Mux7.IN1
d[0] => Mux15.IN1
d[1] => counter_load.DATAB
d[1] => counter_load.DATAA
d[1] => Mux6.IN1
d[1] => Mux14.IN1
d[2] => counter_load.DATAB
d[2] => counter_load.DATAA
d[2] => Mux5.IN1
d[2] => Mux13.IN1
d[3] => counter_load.DATAB
d[3] => counter_load.DATAA
d[3] => Mux4.IN1
d[3] => Mux12.IN1
d[4] => counter_load.DATAB
d[4] => counter_load.DATAA
d[4] => Mux3.IN1
d[4] => Mux11.IN1
d[5] => counter_load.DATAB
d[5] => counter_load.DATAA
d[5] => Mux2.IN1
d[5] => Mux10.IN1
d[6] => counter_load.DATAB
d[6] => counter_load.DATAA
d[6] => Mux1.IN1
d[6] => Mux9.IN1
d[7] => counter_load.DATAB
d[7] => counter_load.DATAA
d[7] => Mux0.IN1
d[7] => Mux8.IN1
wren => always2.IN1
rden => rden.IN1
dout[0] <= readhelper:rbus.q
dout[1] <= readhelper:rbus.q
dout[2] <= readhelper:rbus.q
dout[3] <= readhelper:rbus.q
dout[4] <= readhelper:rbus.q
dout[5] <= readhelper:rbus.q
dout[6] <= readhelper:rbus.q
dout[7] <= readhelper:rbus.q
gate => ~NO_FANOUT~
out <= outreg.DB_MAX_OUTPUT_PORT_TYPE
testpins[0] <= cwreg[1].DB_MAX_OUTPUT_PORT_TYPE
testpins[1] <= cwreg[2].DB_MAX_OUTPUT_PORT_TYPE
testpins[2] <= cwreg[3].DB_MAX_OUTPUT_PORT_TYPE
testpins[3] <= rl_mode[0].DB_MAX_OUTPUT_PORT_TYPE
testpins[4] <= rl_mode[1].DB_MAX_OUTPUT_PORT_TYPE
testpins[5] <= counter_starting.DB_MAX_OUTPUT_PORT_TYPE
testpins[6] <= counter_loaded.DB_MAX_OUTPUT_PORT_TYPE
testpins[7] <= <GND>
testpins[8] <= counter_clock_enable.DB_MAX_OUTPUT_PORT_TYPE
testpins[9] <= counter_wren.DB_MAX_OUTPUT_PORT_TYPE
value[0] <= counter_q[0].DB_MAX_OUTPUT_PORT_TYPE
value[1] <= counter_q[1].DB_MAX_OUTPUT_PORT_TYPE
value[2] <= counter_q[2].DB_MAX_OUTPUT_PORT_TYPE
value[3] <= counter_q[3].DB_MAX_OUTPUT_PORT_TYPE
value[4] <= counter_q[4].DB_MAX_OUTPUT_PORT_TYPE
value[5] <= counter_q[5].DB_MAX_OUTPUT_PORT_TYPE
value[6] <= counter_q[6].DB_MAX_OUTPUT_PORT_TYPE
value[7] <= counter_q[7].DB_MAX_OUTPUT_PORT_TYPE
value[8] <= counter_q[8].DB_MAX_OUTPUT_PORT_TYPE
value[9] <= counter_q[9].DB_MAX_OUTPUT_PORT_TYPE
value[10] <= counter_q[10].DB_MAX_OUTPUT_PORT_TYPE
value[11] <= counter_q[11].DB_MAX_OUTPUT_PORT_TYPE
value[12] <= counter_q[12].DB_MAX_OUTPUT_PORT_TYPE
value[13] <= counter_q[13].DB_MAX_OUTPUT_PORT_TYPE
value[14] <= counter_q[14].DB_MAX_OUTPUT_PORT_TYPE
value[15] <= counter_q[15].DB_MAX_OUTPUT_PORT_TYPE
counter_load[0] <= counter_load[0].DB_MAX_OUTPUT_PORT_TYPE
counter_load[1] <= counter_load[1].DB_MAX_OUTPUT_PORT_TYPE
counter_load[2] <= counter_load[2].DB_MAX_OUTPUT_PORT_TYPE
counter_load[3] <= counter_load[3].DB_MAX_OUTPUT_PORT_TYPE
counter_load[4] <= counter_load[4].DB_MAX_OUTPUT_PORT_TYPE
counter_load[5] <= counter_load[5].DB_MAX_OUTPUT_PORT_TYPE
counter_load[6] <= counter_load[6].DB_MAX_OUTPUT_PORT_TYPE
counter_load[7] <= counter_load[7].DB_MAX_OUTPUT_PORT_TYPE
counter_load[8] <= counter_load[8].DB_MAX_OUTPUT_PORT_TYPE
counter_load[9] <= counter_load[9].DB_MAX_OUTPUT_PORT_TYPE
counter_load[10] <= counter_load[10].DB_MAX_OUTPUT_PORT_TYPE
counter_load[11] <= counter_load[11].DB_MAX_OUTPUT_PORT_TYPE
counter_load[12] <= counter_load[12].DB_MAX_OUTPUT_PORT_TYPE
counter_load[13] <= counter_load[13].DB_MAX_OUTPUT_PORT_TYPE
counter_load[14] <= counter_load[14].DB_MAX_OUTPUT_PORT_TYPE
counter_load[15] <= counter_load[15].DB_MAX_OUTPUT_PORT_TYPE
nextvalue[0] <= pit8253_downcounter:dctr.port8
nextvalue[1] <= pit8253_downcounter:dctr.port8
nextvalue[2] <= pit8253_downcounter:dctr.port8
nextvalue[3] <= pit8253_downcounter:dctr.port8
nextvalue[4] <= pit8253_downcounter:dctr.port8
nextvalue[5] <= pit8253_downcounter:dctr.port8
nextvalue[6] <= pit8253_downcounter:dctr.port8
nextvalue[7] <= pit8253_downcounter:dctr.port8
nextvalue[8] <= pit8253_downcounter:dctr.port8
nextvalue[9] <= pit8253_downcounter:dctr.port8
nextvalue[10] <= pit8253_downcounter:dctr.port8
nextvalue[11] <= pit8253_downcounter:dctr.port8
nextvalue[12] <= pit8253_downcounter:dctr.port8
nextvalue[13] <= pit8253_downcounter:dctr.port8
nextvalue[14] <= pit8253_downcounter:dctr.port8
nextvalue[15] <= pit8253_downcounter:dctr.port8


|vector06cc|pit8253:vi53|pit8253_counterunit:cu2|pit8253_downcounter:dctr
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
halfmode => comb.OUTPUTSELECT
halfmode => comb.OUTPUTSELECT
autoreload => counter.IN1
o => comb.DATAB
d[0] => counter.DATAB
d[0] => counter.DATAB
d[1] => counter.DATAB
d[1] => counter.DATAB
d[2] => counter.DATAB
d[2] => counter.DATAB
d[3] => counter.DATAB
d[3] => counter.DATAB
d[4] => counter.DATAB
d[4] => counter.DATAB
d[5] => counter.DATAB
d[5] => counter.DATAB
d[6] => counter.DATAB
d[6] => counter.DATAB
d[7] => counter.DATAB
d[7] => counter.DATAB
d[8] => counter.DATAB
d[8] => counter.DATAB
d[9] => counter.DATAB
d[9] => counter.DATAB
d[10] => counter.DATAB
d[10] => counter.DATAB
d[11] => counter.DATAB
d[11] => counter.DATAB
d[12] => counter.DATAB
d[12] => counter.DATAB
d[13] => counter.DATAB
d[13] => counter.DATAB
d[14] => counter.DATAB
d[14] => counter.DATAB
d[15] => counter.DATAB
d[15] => counter.DATAB
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
wren => counter.OUTPUTSELECT
q[0] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter[15].DB_MAX_OUTPUT_PORT_TYPE
nextout[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
nextout[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|pit8253:vi53|pit8253_counterunit:cu2|readhelper:rbus
clk => read_msb.CLK
clk => latched_q[0].CLK
clk => latched_q[1].CLK
clk => latched_q[2].CLK
clk => latched_q[3].CLK
clk => latched_q[4].CLK
clk => latched_q[5].CLK
clk => latched_q[6].CLK
clk => latched_q[7].CLK
clk => latched_q[8].CLK
clk => latched_q[9].CLK
clk => latched_q[10].CLK
clk => latched_q[11].CLK
clk => latched_q[12].CLK
clk => latched_q[13].CLK
clk => latched_q[14].CLK
clk => latched_q[15].CLK
clk => read_state~3.DATAIN
ce => read_state.OUTPUTSELECT
ce => read_state.OUTPUTSELECT
ce => read_state.OUTPUTSELECT
ce => read_msb.ENA
rden => read_state.OUTPUTSELECT
rden => read_state.OUTPUTSELECT
rden => read_state.OUTPUTSELECT
rden => read_msb.OUTPUTSELECT
cwset => always1.IN0
cwset => read_msb.OUTPUTSELECT
cwset => read_state.OUTPUTSELECT
cwset => read_state.OUTPUTSELECT
cwset => read_state.OUTPUTSELECT
latch_e => always1.IN1
latch_e => read_state.DATAB
latch_e => read_state.DATAB
rl_mode[0] => Equal0.IN1
rl_mode[0] => Equal1.IN0
rl_mode[1] => Equal0.IN0
rl_mode[1] => Equal1.IN1
counter_q[0] => r_lsb[0].DATAA
counter_q[0] => r_msb[0].DATAB
counter_q[0] => latched_q[0].DATAIN
counter_q[1] => r_lsb[1].DATAA
counter_q[1] => r_msb[1].DATAB
counter_q[1] => latched_q[1].DATAIN
counter_q[2] => r_lsb[2].DATAA
counter_q[2] => r_msb[2].DATAB
counter_q[2] => latched_q[2].DATAIN
counter_q[3] => r_lsb[3].DATAA
counter_q[3] => r_msb[3].DATAB
counter_q[3] => latched_q[3].DATAIN
counter_q[4] => r_lsb[4].DATAA
counter_q[4] => r_msb[4].DATAB
counter_q[4] => latched_q[4].DATAIN
counter_q[5] => r_lsb[5].DATAA
counter_q[5] => r_msb[5].DATAB
counter_q[5] => latched_q[5].DATAIN
counter_q[6] => r_lsb[6].DATAA
counter_q[6] => r_msb[6].DATAB
counter_q[6] => latched_q[6].DATAIN
counter_q[7] => r_lsb[7].DATAA
counter_q[7] => r_msb[7].DATAB
counter_q[7] => latched_q[7].DATAIN
counter_q[8] => r_lsb[0].DATAB
counter_q[8] => r_msb[0].DATAA
counter_q[8] => latched_q[8].DATAIN
counter_q[9] => r_lsb[1].DATAB
counter_q[9] => r_msb[1].DATAA
counter_q[9] => latched_q[9].DATAIN
counter_q[10] => r_lsb[2].DATAB
counter_q[10] => r_msb[2].DATAA
counter_q[10] => latched_q[10].DATAIN
counter_q[11] => r_lsb[3].DATAB
counter_q[11] => r_msb[3].DATAA
counter_q[11] => latched_q[11].DATAIN
counter_q[12] => r_lsb[4].DATAB
counter_q[12] => r_msb[4].DATAA
counter_q[12] => latched_q[12].DATAIN
counter_q[13] => r_lsb[5].DATAB
counter_q[13] => r_msb[5].DATAA
counter_q[13] => latched_q[13].DATAIN
counter_q[14] => r_lsb[6].DATAB
counter_q[14] => r_msb[6].DATAA
counter_q[14] => latched_q[14].DATAIN
counter_q[15] => r_lsb[7].DATAB
counter_q[15] => r_msb[7].DATAA
counter_q[15] => latched_q[15].DATAIN
q[0] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|floppy:flappy
clk => clk.IN7
ce => ce.IN2
reset_n => reset_n.IN3
addr[0] <= cpu_a[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= cpu_a[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= cpu_a[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= cpu_a[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= cpu_a[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= cpu_a[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= cpu_a[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= cpu_a[7].DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= cpu_a[8].DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= cpu_a[9].DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= cpu_a[10].DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= cpu_a[11].DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= cpu_a[12].DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= cpu_a[13].DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= cpu_a[14].DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= cpu_a[15].DB_MAX_OUTPUT_PORT_TYPE
idata[0] => ~NO_FANOUT~
idata[1] => ~NO_FANOUT~
idata[2] => ~NO_FANOUT~
idata[3] => ~NO_FANOUT~
idata[4] => ~NO_FANOUT~
idata[5] => ~NO_FANOUT~
idata[6] => ~NO_FANOUT~
idata[7] => ~NO_FANOUT~
odata[0] <= cpu_do[0].DB_MAX_OUTPUT_PORT_TYPE
odata[1] <= cpu_do[1].DB_MAX_OUTPUT_PORT_TYPE
odata[2] <= cpu_do[2].DB_MAX_OUTPUT_PORT_TYPE
odata[3] <= cpu_do[3].DB_MAX_OUTPUT_PORT_TYPE
odata[4] <= cpu_do[4].DB_MAX_OUTPUT_PORT_TYPE
odata[5] <= cpu_do[5].DB_MAX_OUTPUT_PORT_TYPE
odata[6] <= cpu_do[6].DB_MAX_OUTPUT_PORT_TYPE
odata[7] <= cpu_do[7].DB_MAX_OUTPUT_PORT_TYPE
memwr <= memwr.DB_MAX_OUTPUT_PORT_TYPE
sd_dat => sd_dat.IN1
sd_dat3 <= sd_dat3~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_cmd <= spi:sd0.mosi
sd_clk <= spi:sd0.sck
uart_txd <= TXD:txda.TxD
hostio_addr[0] => hostio_addr[0].IN1
hostio_addr[1] => hostio_addr[1].IN1
hostio_addr[2] => hostio_addr[2].IN1
hostio_idata[0] => hostio_idata[0].IN1
hostio_idata[1] => hostio_idata[1].IN1
hostio_idata[2] => hostio_idata[2].IN1
hostio_idata[3] => hostio_idata[3].IN1
hostio_idata[4] => hostio_idata[4].IN1
hostio_idata[5] => hostio_idata[5].IN1
hostio_idata[6] => hostio_idata[6].IN1
hostio_idata[7] => hostio_idata[7].IN1
hostio_odata[0] <= wd1793:vg93.odata
hostio_odata[1] <= wd1793:vg93.odata
hostio_odata[2] <= wd1793:vg93.odata
hostio_odata[3] <= wd1793:vg93.odata
hostio_odata[4] <= wd1793:vg93.odata
hostio_odata[5] <= wd1793:vg93.odata
hostio_odata[6] <= wd1793:vg93.odata
hostio_odata[7] <= wd1793:vg93.odata
hostio_rd => hostio_rd.IN1
hostio_wr => hostio_wr.IN1
keyboard_keys[0] => Selector15.IN12
keyboard_keys[1] => Selector14.IN11
keyboard_keys[2] => Selector13.IN11
keyboard_keys[3] => Selector12.IN11
keyboard_keys[4] => Selector11.IN11
keyboard_keys[5] => Selector10.IN11
display_addr[0] <= cpu_a[0].DB_MAX_OUTPUT_PORT_TYPE
display_addr[1] <= cpu_a[1].DB_MAX_OUTPUT_PORT_TYPE
display_addr[2] <= cpu_a[2].DB_MAX_OUTPUT_PORT_TYPE
display_addr[3] <= cpu_a[3].DB_MAX_OUTPUT_PORT_TYPE
display_addr[4] <= cpu_a[4].DB_MAX_OUTPUT_PORT_TYPE
display_addr[5] <= cpu_a[5].DB_MAX_OUTPUT_PORT_TYPE
display_addr[6] <= cpu_a[6].DB_MAX_OUTPUT_PORT_TYPE
display_addr[7] <= cpu_a[7].DB_MAX_OUTPUT_PORT_TYPE
display_data[0] <= cpu_do[0].DB_MAX_OUTPUT_PORT_TYPE
display_data[1] <= cpu_do[1].DB_MAX_OUTPUT_PORT_TYPE
display_data[2] <= cpu_do[2].DB_MAX_OUTPUT_PORT_TYPE
display_data[3] <= cpu_do[3].DB_MAX_OUTPUT_PORT_TYPE
display_data[4] <= cpu_do[4].DB_MAX_OUTPUT_PORT_TYPE
display_data[5] <= cpu_do[5].DB_MAX_OUTPUT_PORT_TYPE
display_data[6] <= cpu_do[6].DB_MAX_OUTPUT_PORT_TYPE
display_data[7] <= cpu_do[7].DB_MAX_OUTPUT_PORT_TYPE
display_wren <= display_wren.DB_MAX_OUTPUT_PORT_TYPE
display_idata[0] => Selector7.IN7
display_idata[1] => Selector6.IN7
display_idata[2] => Selector5.IN7
display_idata[3] => Selector4.IN6
display_idata[4] => Selector3.IN7
display_idata[5] => Selector2.IN7
display_idata[6] => Selector1.IN7
display_idata[7] => Selector0.IN7
osd_command[0] <= osd_command[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
osd_command[1] <= osd_command[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
osd_command[2] <= osd_command[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
osd_command[3] <= osd_command[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
osd_command[4] <= osd_command[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
osd_command[5] <= osd_command[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
osd_command[6] <= osd_command[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
osd_command[7] <= osd_command[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_leds[0] <= green_leds[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_leds[1] <= green_leds[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_leds[2] <= green_leds[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_leds[3] <= green_leds[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_leds[4] <= green_leds[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_leds[5] <= green_leds[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_leds[6] <= green_leds[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
green_leds[7] <= green_leds[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
red_leds[0] <= dma_rw:pump0.debug
red_leds[1] <= dma_rw:pump0.debug
red_leds[2] <= dma_rw:pump0.debug
red_leds[3] <= dma_rw:pump0.debug
red_leds[4] <= dma_rw:pump0.debug
red_leds[5] <= dma_rw:pump0.debug
red_leds[6] <= dma_rw:pump0.debug
red_leds[7] <= spi_wren.DB_MAX_OUTPUT_PORT_TYPE
debug[0] <= wd1793:vg93.oSTATUS
debug[1] <= wd1793:vg93.oSTATUS
debug[2] <= wd1793:vg93.oSTATUS
debug[3] <= wd1793:vg93.oSTATUS
debug[4] <= wd1793:vg93.oSTATUS
debug[5] <= wd1793:vg93.oSTATUS
debug[6] <= wd1793:vg93.oSTATUS
debug[7] <= wd1793:vg93.oSTATUS
debugidata[0] <= wd1793:vg93.buff_rd
debugidata[1] <= hostio_rd.DB_MAX_OUTPUT_PORT_TYPE
debugidata[2] <= ce.DB_MAX_OUTPUT_PORT_TYPE
debugidata[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
debugidata[4] <= <GND>
debugidata[5] <= <GND>
debugidata[6] <= <GND>
debugidata[7] <= <GND>
host_hold <= wd1793:vg93.wtf


|vector06cc|floppy:flappy|cpu65xx_en:cpu
clk => T[0].CLK
clk => T[1].CLK
clk => T[2].CLK
clk => T[3].CLK
clk => T[4].CLK
clk => T[5].CLK
clk => T[6].CLK
clk => T[7].CLK
clk => do[0]~reg0.CLK
clk => do[1]~reg0.CLK
clk => do[2]~reg0.CLK
clk => do[3]~reg0.CLK
clk => do[4]~reg0.CLK
clk => do[5]~reg0.CLK
clk => do[6]~reg0.CLK
clk => do[7]~reg0.CLK
clk => S[0].CLK
clk => S[1].CLK
clk => S[2].CLK
clk => S[3].CLK
clk => S[4].CLK
clk => S[5].CLK
clk => S[6].CLK
clk => S[7].CLK
clk => X[0].CLK
clk => X[1].CLK
clk => X[2].CLK
clk => X[3].CLK
clk => X[4].CLK
clk => X[5].CLK
clk => X[6].CLK
clk => X[7].CLK
clk => Y[0].CLK
clk => Y[1].CLK
clk => Y[2].CLK
clk => Y[3].CLK
clk => Y[4].CLK
clk => Y[5].CLK
clk => Y[6].CLK
clk => Y[7].CLK
clk => A[0].CLK
clk => A[1].CLK
clk => A[2].CLK
clk => A[3].CLK
clk => A[4].CLK
clk => A[5].CLK
clk => A[6].CLK
clk => A[7].CLK
clk => D.CLK
clk => I.CLK
clk => V.CLK
clk => N.CLK
clk => Z.CLK
clk => C.CLK
clk => myAddr[0].CLK
clk => myAddr[1].CLK
clk => myAddr[2].CLK
clk => myAddr[3].CLK
clk => myAddr[4].CLK
clk => myAddr[5].CLK
clk => myAddr[6].CLK
clk => myAddr[7].CLK
clk => myAddr[8].CLK
clk => myAddr[9].CLK
clk => myAddr[10].CLK
clk => myAddr[11].CLK
clk => myAddr[12].CLK
clk => myAddr[13].CLK
clk => myAddr[14].CLK
clk => myAddr[15].CLK
clk => PC[0].CLK
clk => PC[1].CLK
clk => PC[2].CLK
clk => PC[3].CLK
clk => PC[4].CLK
clk => PC[5].CLK
clk => PC[6].CLK
clk => PC[7].CLK
clk => PC[8].CLK
clk => PC[9].CLK
clk => PC[10].CLK
clk => PC[11].CLK
clk => PC[12].CLK
clk => PC[13].CLK
clk => PC[14].CLK
clk => PC[15].CLK
clk => opcode[0].CLK
clk => opcode[1].CLK
clk => opcode[2].CLK
clk => opcode[3].CLK
clk => opcode[4].CLK
clk => opcode[5].CLK
clk => opcode[6].CLK
clk => opcode[7].CLK
clk => fixedAddrH.CLK
clk => fixedAddrL.CLK
clk => nmiReg.CLK
clk => irqActive.CLK
clk => brkActive~reg0.CLK
clk => we~reg0.CLK
clk => irqReg.CLK
clk => cpuCycle~1.DATAIN
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => opcode.OUTPUTSELECT
reset => brkActive.OUTPUTSELECT
reset => fixedAddrL.OUTPUTSELECT
reset => fixedAddrH.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => PC.OUTPUTSELECT
reset => myAddr.OUTPUTSELECT
reset => myAddr.OUTPUTSELECT
reset => myAddr.OUTPUTSELECT
reset => myAddr.OUTPUTSELECT
reset => myAddr.OUTPUTSELECT
reset => myAddr.OUTPUTSELECT
reset => myAddr.OUTPUTSELECT
reset => myAddr.OUTPUTSELECT
reset => myAddr.OUTPUTSELECT
reset => myAddr.OUTPUTSELECT
reset => myAddr.OUTPUTSELECT
reset => myAddr.OUTPUTSELECT
reset => myAddr.OUTPUTSELECT
reset => myAddr.OUTPUTSELECT
reset => myAddr.OUTPUTSELECT
reset => myAddr.OUTPUTSELECT
reset => cpuCycle.OUTPUTSELECT
reset => cpuCycle.OUTPUTSELECT
reset => cpuCycle.OUTPUTSELECT
reset => cpuCycle.OUTPUTSELECT
reset => cpuCycle.OUTPUTSELECT
reset => cpuCycle.OUTPUTSELECT
reset => cpuCycle.OUTPUTSELECT
reset => cpuCycle.OUTPUTSELECT
reset => cpuCycle.OUTPUTSELECT
reset => cpuCycle.OUTPUTSELECT
reset => cpuCycle.OUTPUTSELECT
reset => cpuCycle.OUTPUTSELECT
reset => cpuCycle.OUTPUTSELECT
reset => cpuCycle.OUTPUTSELECT
reset => cpuCycle.OUTPUTSELECT
reset => cpuCycle.OUTPUTSELECT
enable => brkActive.OUTPUTSELECT
enable => fixedAddrL.OUTPUTSELECT
enable => fixedAddrH.OUTPUTSELECT
enable => opcode.OUTPUTSELECT
enable => opcode.OUTPUTSELECT
enable => opcode.OUTPUTSELECT
enable => opcode.OUTPUTSELECT
enable => opcode.OUTPUTSELECT
enable => opcode.OUTPUTSELECT
enable => opcode.OUTPUTSELECT
enable => opcode.OUTPUTSELECT
enable => PC.OUTPUTSELECT
enable => PC.OUTPUTSELECT
enable => PC.OUTPUTSELECT
enable => PC.OUTPUTSELECT
enable => PC.OUTPUTSELECT
enable => PC.OUTPUTSELECT
enable => PC.OUTPUTSELECT
enable => PC.OUTPUTSELECT
enable => PC.OUTPUTSELECT
enable => PC.OUTPUTSELECT
enable => PC.OUTPUTSELECT
enable => PC.OUTPUTSELECT
enable => PC.OUTPUTSELECT
enable => PC.OUTPUTSELECT
enable => PC.OUTPUTSELECT
enable => PC.OUTPUTSELECT
enable => myAddr.OUTPUTSELECT
enable => myAddr.OUTPUTSELECT
enable => myAddr.OUTPUTSELECT
enable => myAddr.OUTPUTSELECT
enable => myAddr.OUTPUTSELECT
enable => myAddr.OUTPUTSELECT
enable => myAddr.OUTPUTSELECT
enable => myAddr.OUTPUTSELECT
enable => myAddr.OUTPUTSELECT
enable => myAddr.OUTPUTSELECT
enable => myAddr.OUTPUTSELECT
enable => myAddr.OUTPUTSELECT
enable => myAddr.OUTPUTSELECT
enable => myAddr.OUTPUTSELECT
enable => myAddr.OUTPUTSELECT
enable => myAddr.OUTPUTSELECT
enable => cpuCycle.OUTPUTSELECT
enable => cpuCycle.OUTPUTSELECT
enable => cpuCycle.OUTPUTSELECT
enable => cpuCycle.OUTPUTSELECT
enable => cpuCycle.OUTPUTSELECT
enable => cpuCycle.OUTPUTSELECT
enable => cpuCycle.OUTPUTSELECT
enable => cpuCycle.OUTPUTSELECT
enable => cpuCycle.OUTPUTSELECT
enable => cpuCycle.OUTPUTSELECT
enable => cpuCycle.OUTPUTSELECT
enable => cpuCycle.OUTPUTSELECT
enable => cpuCycle.OUTPUTSELECT
enable => cpuCycle.OUTPUTSELECT
enable => cpuCycle.OUTPUTSELECT
enable => cpuCycle.OUTPUTSELECT
enable => T[6].ENA
enable => T[5].ENA
enable => T[4].ENA
enable => T[3].ENA
enable => T[2].ENA
enable => T[1].ENA
enable => T[0].ENA
enable => T[7].ENA
enable => do[0]~reg0.ENA
enable => do[1]~reg0.ENA
enable => do[2]~reg0.ENA
enable => do[3]~reg0.ENA
enable => do[4]~reg0.ENA
enable => do[5]~reg0.ENA
enable => do[6]~reg0.ENA
enable => do[7]~reg0.ENA
enable => S[0].ENA
enable => S[1].ENA
enable => S[2].ENA
enable => S[3].ENA
enable => S[4].ENA
enable => S[5].ENA
enable => S[6].ENA
enable => S[7].ENA
enable => X[0].ENA
enable => X[1].ENA
enable => X[2].ENA
enable => X[3].ENA
enable => X[4].ENA
enable => X[5].ENA
enable => X[6].ENA
enable => X[7].ENA
enable => Y[0].ENA
enable => Y[1].ENA
enable => Y[2].ENA
enable => Y[3].ENA
enable => Y[4].ENA
enable => Y[5].ENA
enable => Y[6].ENA
enable => Y[7].ENA
enable => A[0].ENA
enable => A[1].ENA
enable => A[2].ENA
enable => A[3].ENA
enable => A[4].ENA
enable => A[5].ENA
enable => A[6].ENA
enable => A[7].ENA
enable => D.ENA
enable => I.ENA
enable => V.ENA
enable => N.ENA
enable => Z.ENA
enable => C.ENA
enable => nmiReg.ENA
enable => irqActive.ENA
enable => we~reg0.ENA
enable => irqReg.ENA
nmi_n => nmiReg.DATAB
nmi_n => process_4.IN1
irq_n => irqReg.IN1
di[0] => opcode.DATAA
di[0] => Mux120.IN0
di[0] => Mux120.IN1
di[0] => Mux120.IN2
di[0] => Mux120.IN3
di[0] => Mux120.IN4
di[0] => Mux120.IN5
di[0] => Mux120.IN6
di[0] => Mux120.IN7
di[0] => Mux120.IN8
di[0] => Mux120.IN9
di[0] => Mux120.IN10
di[0] => Mux120.IN11
di[0] => Mux120.IN12
di[0] => Mux120.IN13
di[0] => Mux120.IN14
di[0] => Mux120.IN15
di[0] => Mux120.IN16
di[0] => Mux120.IN17
di[0] => Mux120.IN18
di[0] => Mux120.IN19
di[0] => Mux120.IN20
di[0] => Mux120.IN21
di[0] => Mux120.IN22
di[0] => Mux120.IN23
di[0] => Mux120.IN24
di[0] => Mux120.IN25
di[0] => Mux120.IN26
di[0] => Mux120.IN27
di[0] => Mux120.IN28
di[0] => Mux120.IN29
di[0] => Mux120.IN30
di[0] => Mux120.IN31
di[0] => Mux120.IN32
di[0] => Mux120.IN33
di[0] => Mux120.IN34
di[0] => Mux120.IN35
di[0] => Mux120.IN36
di[0] => Mux120.IN37
di[0] => Mux120.IN38
di[0] => Mux120.IN39
di[0] => Mux120.IN40
di[0] => Mux120.IN41
di[0] => Mux120.IN42
di[0] => Mux120.IN43
di[0] => Mux120.IN44
di[0] => Mux120.IN45
di[0] => Mux120.IN46
di[0] => Mux120.IN47
di[0] => Mux120.IN48
di[0] => Mux120.IN49
di[0] => Mux120.IN50
di[0] => Mux120.IN51
di[0] => Mux120.IN52
di[0] => Mux120.IN53
di[0] => Mux120.IN54
di[0] => Mux120.IN55
di[0] => Mux120.IN56
di[0] => Mux120.IN57
di[0] => Mux120.IN58
di[0] => Mux120.IN59
di[0] => Mux120.IN60
di[0] => Mux120.IN61
di[0] => Mux120.IN62
di[0] => Mux120.IN63
di[0] => Mux120.IN64
di[0] => Mux120.IN65
di[0] => Mux120.IN66
di[0] => Mux120.IN67
di[0] => Mux120.IN68
di[0] => Mux120.IN69
di[0] => Mux120.IN70
di[0] => Mux120.IN71
di[0] => Mux120.IN72
di[0] => Mux120.IN73
di[0] => Mux120.IN74
di[0] => Mux120.IN75
di[0] => Mux120.IN76
di[0] => Mux120.IN77
di[0] => Mux120.IN78
di[0] => Mux120.IN79
di[0] => Mux120.IN80
di[0] => Mux120.IN81
di[0] => Mux120.IN82
di[0] => Mux120.IN83
di[0] => Mux120.IN84
di[0] => Mux120.IN85
di[0] => Mux120.IN86
di[0] => Mux120.IN87
di[0] => Mux120.IN88
di[0] => Mux120.IN89
di[0] => Mux120.IN90
di[0] => Mux120.IN91
di[0] => Mux120.IN92
di[0] => Mux120.IN93
di[0] => Mux120.IN94
di[0] => Mux120.IN95
di[0] => Mux171.IN3
di[0] => Mux171.IN4
di[0] => Mux171.IN5
di[0] => Mux171.IN6
di[0] => Mux171.IN7
di[0] => Mux171.IN8
di[0] => Mux171.IN9
di[0] => Mux171.IN10
di[0] => Mux171.IN11
di[0] => Mux171.IN12
di[0] => Mux171.IN13
di[0] => Mux171.IN14
di[0] => Mux171.IN15
di[0] => Mux171.IN16
di[0] => Mux171.IN17
di[0] => Mux171.IN18
di[0] => Mux171.IN19
di[0] => Mux171.IN20
di[0] => Mux171.IN21
di[0] => Mux171.IN22
di[0] => Mux171.IN23
di[0] => Mux171.IN24
di[0] => Mux171.IN25
di[0] => Mux171.IN26
di[0] => Mux171.IN27
di[0] => Mux171.IN28
di[0] => Mux171.IN29
di[0] => Mux171.IN30
di[0] => Mux171.IN31
di[0] => Mux171.IN32
di[0] => Mux171.IN33
di[0] => Mux171.IN34
di[0] => Mux171.IN35
di[0] => Mux171.IN36
di[0] => Mux171.IN37
di[0] => Mux171.IN38
di[0] => Mux171.IN39
di[0] => Mux171.IN40
di[0] => Mux171.IN41
di[0] => Mux171.IN42
di[0] => Mux171.IN43
di[0] => Mux171.IN44
di[0] => Mux171.IN45
di[0] => Mux171.IN46
di[0] => Mux171.IN47
di[0] => Mux171.IN48
di[0] => Mux171.IN49
di[0] => Mux171.IN50
di[0] => Mux171.IN51
di[0] => Mux171.IN52
di[0] => Mux171.IN53
di[0] => Mux171.IN54
di[0] => Mux171.IN55
di[0] => Mux171.IN56
di[0] => Mux171.IN57
di[0] => Mux171.IN58
di[0] => Mux171.IN59
di[0] => Mux171.IN60
di[0] => Mux171.IN61
di[0] => Mux171.IN62
di[0] => Mux171.IN63
di[0] => Mux171.IN64
di[0] => Mux171.IN65
di[0] => Mux171.IN66
di[0] => Mux171.IN67
di[0] => Mux171.IN68
di[0] => Mux171.IN69
di[0] => Mux171.IN70
di[0] => Mux171.IN71
di[0] => Mux171.IN72
di[0] => Mux171.IN73
di[0] => Mux171.IN74
di[0] => Mux171.IN75
di[0] => Mux171.IN76
di[0] => Mux171.IN77
di[0] => Mux171.IN78
di[0] => Mux171.IN79
di[0] => Mux171.IN80
di[0] => Mux171.IN81
di[0] => Mux171.IN82
di[0] => Mux193.IN8
di[0] => Mux209.IN0
di[0] => Mux218.IN3
di[0] => Mux218.IN4
di[0] => Mux218.IN5
di[0] => Mux218.IN6
di[0] => Mux218.IN7
di[0] => Mux218.IN8
di[0] => Mux218.IN9
di[0] => Mux218.IN10
di[0] => Mux218.IN11
di[0] => Mux218.IN12
di[0] => Mux218.IN13
di[0] => Mux218.IN14
di[0] => Mux218.IN15
di[0] => Mux218.IN16
di[0] => Mux218.IN17
di[0] => Mux218.IN18
di[0] => Mux238.IN0
di[0] => Mux238.IN1
di[0] => Mux238.IN2
di[0] => Mux238.IN3
di[0] => Mux238.IN4
di[0] => Mux238.IN5
di[0] => Mux238.IN6
di[0] => Mux238.IN7
di[0] => Mux238.IN8
di[0] => Mux238.IN9
di[0] => Mux238.IN10
di[0] => Mux238.IN11
di[0] => Mux238.IN12
di[0] => Mux238.IN13
di[0] => Mux238.IN14
di[0] => Mux238.IN15
di[0] => Mux238.IN16
di[0] => Mux254.IN0
di[0] => Mux271.IN1
di[0] => Mux271.IN2
di[0] => Mux271.IN3
di[0] => Mux271.IN4
di[0] => Mux271.IN5
di[0] => Mux271.IN6
di[0] => Mux271.IN7
di[0] => Mux271.IN8
di[0] => Mux271.IN9
di[0] => Mux271.IN10
di[0] => Mux271.IN11
di[0] => Mux271.IN12
di[0] => Mux271.IN13
di[0] => Mux271.IN14
di[0] => Mux271.IN15
di[0] => Mux271.IN16
di[0] => Mux271.IN17
di[0] => Mux290.IN0
di[0] => Mux298.IN0
di[0] => Mux306.IN0
di[0] => Mux306.IN1
di[0] => Mux322.IN0
di[0] => Mux322.IN1
di[0] => do.DATAA
di[0] => Selector9.IN6
di[0] => Selector25.IN10
di[0] => Selector74.IN4
di[1] => opcode.DATAA
di[1] => Mux119.IN0
di[1] => Mux119.IN1
di[1] => Mux119.IN2
di[1] => Mux119.IN3
di[1] => Mux119.IN4
di[1] => Mux119.IN5
di[1] => Mux119.IN6
di[1] => Mux119.IN7
di[1] => Mux119.IN8
di[1] => Mux119.IN9
di[1] => Mux119.IN10
di[1] => Mux119.IN11
di[1] => Mux119.IN12
di[1] => Mux119.IN13
di[1] => Mux119.IN14
di[1] => Mux119.IN15
di[1] => Mux119.IN16
di[1] => Mux119.IN17
di[1] => Mux119.IN18
di[1] => Mux119.IN19
di[1] => Mux119.IN20
di[1] => Mux119.IN21
di[1] => Mux119.IN22
di[1] => Mux119.IN23
di[1] => Mux119.IN24
di[1] => Mux119.IN25
di[1] => Mux119.IN26
di[1] => Mux119.IN27
di[1] => Mux119.IN28
di[1] => Mux119.IN29
di[1] => Mux119.IN30
di[1] => Mux119.IN31
di[1] => Mux119.IN32
di[1] => Mux119.IN33
di[1] => Mux119.IN34
di[1] => Mux119.IN35
di[1] => Mux119.IN36
di[1] => Mux119.IN37
di[1] => Mux119.IN38
di[1] => Mux119.IN39
di[1] => Mux119.IN40
di[1] => Mux119.IN41
di[1] => Mux119.IN42
di[1] => Mux119.IN43
di[1] => Mux119.IN44
di[1] => Mux119.IN45
di[1] => Mux119.IN46
di[1] => Mux119.IN47
di[1] => Mux119.IN48
di[1] => Mux119.IN49
di[1] => Mux119.IN50
di[1] => Mux119.IN51
di[1] => Mux119.IN52
di[1] => Mux119.IN53
di[1] => Mux119.IN54
di[1] => Mux119.IN55
di[1] => Mux119.IN56
di[1] => Mux119.IN57
di[1] => Mux119.IN58
di[1] => Mux119.IN59
di[1] => Mux119.IN60
di[1] => Mux119.IN61
di[1] => Mux119.IN62
di[1] => Mux119.IN63
di[1] => Mux119.IN64
di[1] => Mux119.IN65
di[1] => Mux119.IN66
di[1] => Mux119.IN67
di[1] => Mux119.IN68
di[1] => Mux119.IN69
di[1] => Mux119.IN70
di[1] => Mux119.IN71
di[1] => Mux119.IN72
di[1] => Mux119.IN73
di[1] => Mux119.IN74
di[1] => Mux119.IN75
di[1] => Mux119.IN76
di[1] => Mux119.IN77
di[1] => Mux119.IN78
di[1] => Mux119.IN79
di[1] => Mux119.IN80
di[1] => Mux119.IN81
di[1] => Mux119.IN82
di[1] => Mux119.IN83
di[1] => Mux119.IN84
di[1] => Mux119.IN85
di[1] => Mux119.IN86
di[1] => Mux119.IN87
di[1] => Mux119.IN88
di[1] => Mux119.IN89
di[1] => Mux119.IN90
di[1] => Mux119.IN91
di[1] => Mux119.IN92
di[1] => Mux119.IN93
di[1] => Mux119.IN94
di[1] => Mux119.IN95
di[1] => Mux170.IN3
di[1] => Mux170.IN4
di[1] => Mux170.IN5
di[1] => Mux170.IN6
di[1] => Mux170.IN7
di[1] => Mux170.IN8
di[1] => Mux170.IN9
di[1] => Mux170.IN10
di[1] => Mux170.IN11
di[1] => Mux170.IN12
di[1] => Mux170.IN13
di[1] => Mux170.IN14
di[1] => Mux170.IN15
di[1] => Mux170.IN16
di[1] => Mux170.IN17
di[1] => Mux170.IN18
di[1] => Mux170.IN19
di[1] => Mux170.IN20
di[1] => Mux170.IN21
di[1] => Mux170.IN22
di[1] => Mux170.IN23
di[1] => Mux170.IN24
di[1] => Mux170.IN25
di[1] => Mux170.IN26
di[1] => Mux170.IN27
di[1] => Mux170.IN28
di[1] => Mux170.IN29
di[1] => Mux170.IN30
di[1] => Mux170.IN31
di[1] => Mux170.IN32
di[1] => Mux170.IN33
di[1] => Mux170.IN34
di[1] => Mux170.IN35
di[1] => Mux170.IN36
di[1] => Mux170.IN37
di[1] => Mux170.IN38
di[1] => Mux170.IN39
di[1] => Mux170.IN40
di[1] => Mux170.IN41
di[1] => Mux170.IN42
di[1] => Mux170.IN43
di[1] => Mux170.IN44
di[1] => Mux170.IN45
di[1] => Mux170.IN46
di[1] => Mux170.IN47
di[1] => Mux170.IN48
di[1] => Mux170.IN49
di[1] => Mux170.IN50
di[1] => Mux170.IN51
di[1] => Mux170.IN52
di[1] => Mux170.IN53
di[1] => Mux170.IN54
di[1] => Mux170.IN55
di[1] => Mux170.IN56
di[1] => Mux170.IN57
di[1] => Mux170.IN58
di[1] => Mux170.IN59
di[1] => Mux170.IN60
di[1] => Mux170.IN61
di[1] => Mux170.IN62
di[1] => Mux170.IN63
di[1] => Mux170.IN64
di[1] => Mux170.IN65
di[1] => Mux170.IN66
di[1] => Mux170.IN67
di[1] => Mux170.IN68
di[1] => Mux170.IN69
di[1] => Mux170.IN70
di[1] => Mux170.IN71
di[1] => Mux170.IN72
di[1] => Mux170.IN73
di[1] => Mux170.IN74
di[1] => Mux170.IN75
di[1] => Mux170.IN76
di[1] => Mux170.IN77
di[1] => Mux170.IN78
di[1] => Mux170.IN79
di[1] => Mux170.IN80
di[1] => Mux170.IN81
di[1] => Mux170.IN82
di[1] => Mux192.IN8
di[1] => Mux208.IN0
di[1] => Mux217.IN3
di[1] => Mux217.IN4
di[1] => Mux217.IN5
di[1] => Mux217.IN6
di[1] => Mux217.IN7
di[1] => Mux217.IN8
di[1] => Mux217.IN9
di[1] => Mux217.IN10
di[1] => Mux217.IN11
di[1] => Mux217.IN12
di[1] => Mux217.IN13
di[1] => Mux217.IN14
di[1] => Mux217.IN15
di[1] => Mux217.IN16
di[1] => Mux217.IN17
di[1] => Mux217.IN18
di[1] => Mux237.IN0
di[1] => Mux237.IN1
di[1] => Mux237.IN2
di[1] => Mux237.IN3
di[1] => Mux237.IN4
di[1] => Mux237.IN5
di[1] => Mux237.IN6
di[1] => Mux237.IN7
di[1] => Mux237.IN8
di[1] => Mux237.IN9
di[1] => Mux237.IN10
di[1] => Mux237.IN11
di[1] => Mux237.IN12
di[1] => Mux237.IN13
di[1] => Mux237.IN14
di[1] => Mux237.IN15
di[1] => Mux237.IN16
di[1] => Mux253.IN0
di[1] => Mux270.IN1
di[1] => Mux270.IN2
di[1] => Mux270.IN3
di[1] => Mux270.IN4
di[1] => Mux270.IN5
di[1] => Mux270.IN6
di[1] => Mux270.IN7
di[1] => Mux270.IN8
di[1] => Mux270.IN9
di[1] => Mux270.IN10
di[1] => Mux270.IN11
di[1] => Mux270.IN12
di[1] => Mux270.IN13
di[1] => Mux270.IN14
di[1] => Mux270.IN15
di[1] => Mux270.IN16
di[1] => Mux270.IN17
di[1] => Mux289.IN0
di[1] => Mux297.IN0
di[1] => Mux305.IN0
di[1] => Mux305.IN1
di[1] => Mux321.IN0
di[1] => Mux321.IN1
di[1] => do.DATAA
di[1] => Selector8.IN6
di[1] => Selector24.IN11
di[1] => Selector73.IN4
di[2] => opcode.DATAA
di[2] => Mux118.IN0
di[2] => Mux118.IN1
di[2] => Mux118.IN2
di[2] => Mux118.IN3
di[2] => Mux118.IN4
di[2] => Mux118.IN5
di[2] => Mux118.IN6
di[2] => Mux118.IN7
di[2] => Mux118.IN8
di[2] => Mux118.IN9
di[2] => Mux118.IN10
di[2] => Mux118.IN11
di[2] => Mux118.IN12
di[2] => Mux118.IN13
di[2] => Mux118.IN14
di[2] => Mux118.IN15
di[2] => Mux118.IN16
di[2] => Mux118.IN17
di[2] => Mux118.IN18
di[2] => Mux118.IN19
di[2] => Mux118.IN20
di[2] => Mux118.IN21
di[2] => Mux118.IN22
di[2] => Mux118.IN23
di[2] => Mux118.IN24
di[2] => Mux118.IN25
di[2] => Mux118.IN26
di[2] => Mux118.IN27
di[2] => Mux118.IN28
di[2] => Mux118.IN29
di[2] => Mux118.IN30
di[2] => Mux118.IN31
di[2] => Mux118.IN32
di[2] => Mux118.IN33
di[2] => Mux118.IN34
di[2] => Mux118.IN35
di[2] => Mux118.IN36
di[2] => Mux118.IN37
di[2] => Mux118.IN38
di[2] => Mux118.IN39
di[2] => Mux118.IN40
di[2] => Mux118.IN41
di[2] => Mux118.IN42
di[2] => Mux118.IN43
di[2] => Mux118.IN44
di[2] => Mux118.IN45
di[2] => Mux118.IN46
di[2] => Mux118.IN47
di[2] => Mux118.IN48
di[2] => Mux118.IN49
di[2] => Mux118.IN50
di[2] => Mux118.IN51
di[2] => Mux118.IN52
di[2] => Mux118.IN53
di[2] => Mux118.IN54
di[2] => Mux118.IN55
di[2] => Mux118.IN56
di[2] => Mux118.IN57
di[2] => Mux118.IN58
di[2] => Mux118.IN59
di[2] => Mux118.IN60
di[2] => Mux118.IN61
di[2] => Mux118.IN62
di[2] => Mux118.IN63
di[2] => Mux118.IN64
di[2] => Mux118.IN65
di[2] => Mux118.IN66
di[2] => Mux118.IN67
di[2] => Mux118.IN68
di[2] => Mux118.IN69
di[2] => Mux118.IN70
di[2] => Mux118.IN71
di[2] => Mux118.IN72
di[2] => Mux118.IN73
di[2] => Mux118.IN74
di[2] => Mux118.IN75
di[2] => Mux118.IN76
di[2] => Mux118.IN77
di[2] => Mux118.IN78
di[2] => Mux118.IN79
di[2] => Mux118.IN80
di[2] => Mux118.IN81
di[2] => Mux118.IN82
di[2] => Mux118.IN83
di[2] => Mux118.IN84
di[2] => Mux118.IN85
di[2] => Mux118.IN86
di[2] => Mux118.IN87
di[2] => Mux118.IN88
di[2] => Mux118.IN89
di[2] => Mux118.IN90
di[2] => Mux118.IN91
di[2] => Mux118.IN92
di[2] => Mux118.IN93
di[2] => Mux118.IN94
di[2] => Mux118.IN95
di[2] => Mux169.IN3
di[2] => Mux169.IN4
di[2] => Mux169.IN5
di[2] => Mux169.IN6
di[2] => Mux169.IN7
di[2] => Mux169.IN8
di[2] => Mux169.IN9
di[2] => Mux169.IN10
di[2] => Mux169.IN11
di[2] => Mux169.IN12
di[2] => Mux169.IN13
di[2] => Mux169.IN14
di[2] => Mux169.IN15
di[2] => Mux169.IN16
di[2] => Mux169.IN17
di[2] => Mux169.IN18
di[2] => Mux169.IN19
di[2] => Mux169.IN20
di[2] => Mux169.IN21
di[2] => Mux169.IN22
di[2] => Mux169.IN23
di[2] => Mux169.IN24
di[2] => Mux169.IN25
di[2] => Mux169.IN26
di[2] => Mux169.IN27
di[2] => Mux169.IN28
di[2] => Mux169.IN29
di[2] => Mux169.IN30
di[2] => Mux169.IN31
di[2] => Mux169.IN32
di[2] => Mux169.IN33
di[2] => Mux169.IN34
di[2] => Mux169.IN35
di[2] => Mux169.IN36
di[2] => Mux169.IN37
di[2] => Mux169.IN38
di[2] => Mux169.IN39
di[2] => Mux169.IN40
di[2] => Mux169.IN41
di[2] => Mux169.IN42
di[2] => Mux169.IN43
di[2] => Mux169.IN44
di[2] => Mux169.IN45
di[2] => Mux169.IN46
di[2] => Mux169.IN47
di[2] => Mux169.IN48
di[2] => Mux169.IN49
di[2] => Mux169.IN50
di[2] => Mux169.IN51
di[2] => Mux169.IN52
di[2] => Mux169.IN53
di[2] => Mux169.IN54
di[2] => Mux169.IN55
di[2] => Mux169.IN56
di[2] => Mux169.IN57
di[2] => Mux169.IN58
di[2] => Mux169.IN59
di[2] => Mux169.IN60
di[2] => Mux169.IN61
di[2] => Mux169.IN62
di[2] => Mux169.IN63
di[2] => Mux169.IN64
di[2] => Mux169.IN65
di[2] => Mux169.IN66
di[2] => Mux169.IN67
di[2] => Mux169.IN68
di[2] => Mux169.IN69
di[2] => Mux169.IN70
di[2] => Mux169.IN71
di[2] => Mux169.IN72
di[2] => Mux169.IN73
di[2] => Mux169.IN74
di[2] => Mux169.IN75
di[2] => Mux169.IN76
di[2] => Mux169.IN77
di[2] => Mux169.IN78
di[2] => Mux169.IN79
di[2] => Mux169.IN80
di[2] => Mux169.IN81
di[2] => Mux169.IN82
di[2] => Mux191.IN8
di[2] => Mux207.IN0
di[2] => Mux216.IN3
di[2] => Mux216.IN4
di[2] => Mux216.IN5
di[2] => Mux216.IN6
di[2] => Mux216.IN7
di[2] => Mux216.IN8
di[2] => Mux216.IN9
di[2] => Mux216.IN10
di[2] => Mux216.IN11
di[2] => Mux216.IN12
di[2] => Mux216.IN13
di[2] => Mux216.IN14
di[2] => Mux216.IN15
di[2] => Mux216.IN16
di[2] => Mux216.IN17
di[2] => Mux216.IN18
di[2] => Mux236.IN0
di[2] => Mux236.IN1
di[2] => Mux236.IN2
di[2] => Mux236.IN3
di[2] => Mux236.IN4
di[2] => Mux236.IN5
di[2] => Mux236.IN6
di[2] => Mux236.IN7
di[2] => Mux236.IN8
di[2] => Mux236.IN9
di[2] => Mux236.IN10
di[2] => Mux236.IN11
di[2] => Mux236.IN12
di[2] => Mux236.IN13
di[2] => Mux236.IN14
di[2] => Mux236.IN15
di[2] => Mux236.IN16
di[2] => Mux252.IN0
di[2] => Mux269.IN1
di[2] => Mux269.IN2
di[2] => Mux269.IN3
di[2] => Mux269.IN4
di[2] => Mux269.IN5
di[2] => Mux269.IN6
di[2] => Mux269.IN7
di[2] => Mux269.IN8
di[2] => Mux269.IN9
di[2] => Mux269.IN10
di[2] => Mux269.IN11
di[2] => Mux269.IN12
di[2] => Mux269.IN13
di[2] => Mux269.IN14
di[2] => Mux269.IN15
di[2] => Mux269.IN16
di[2] => Mux269.IN17
di[2] => Mux288.IN0
di[2] => Mux296.IN0
di[2] => Mux304.IN0
di[2] => Mux304.IN1
di[2] => Mux320.IN0
di[2] => Mux320.IN1
di[2] => do.DATAA
di[2] => Selector7.IN6
di[2] => Selector23.IN11
di[2] => Selector72.IN4
di[3] => opcode.DATAA
di[3] => Mux117.IN0
di[3] => Mux117.IN1
di[3] => Mux117.IN2
di[3] => Mux117.IN3
di[3] => Mux117.IN4
di[3] => Mux117.IN5
di[3] => Mux117.IN6
di[3] => Mux117.IN7
di[3] => Mux117.IN8
di[3] => Mux117.IN9
di[3] => Mux117.IN10
di[3] => Mux117.IN11
di[3] => Mux117.IN12
di[3] => Mux117.IN13
di[3] => Mux117.IN14
di[3] => Mux117.IN15
di[3] => Mux117.IN16
di[3] => Mux117.IN17
di[3] => Mux117.IN18
di[3] => Mux117.IN19
di[3] => Mux117.IN20
di[3] => Mux117.IN21
di[3] => Mux117.IN22
di[3] => Mux117.IN23
di[3] => Mux117.IN24
di[3] => Mux117.IN25
di[3] => Mux117.IN26
di[3] => Mux117.IN27
di[3] => Mux117.IN28
di[3] => Mux117.IN29
di[3] => Mux117.IN30
di[3] => Mux117.IN31
di[3] => Mux117.IN32
di[3] => Mux117.IN33
di[3] => Mux117.IN34
di[3] => Mux117.IN35
di[3] => Mux117.IN36
di[3] => Mux117.IN37
di[3] => Mux117.IN38
di[3] => Mux117.IN39
di[3] => Mux117.IN40
di[3] => Mux117.IN41
di[3] => Mux117.IN42
di[3] => Mux117.IN43
di[3] => Mux117.IN44
di[3] => Mux117.IN45
di[3] => Mux117.IN46
di[3] => Mux117.IN47
di[3] => Mux117.IN48
di[3] => Mux117.IN49
di[3] => Mux117.IN50
di[3] => Mux117.IN51
di[3] => Mux117.IN52
di[3] => Mux117.IN53
di[3] => Mux117.IN54
di[3] => Mux117.IN55
di[3] => Mux117.IN56
di[3] => Mux117.IN57
di[3] => Mux117.IN58
di[3] => Mux117.IN59
di[3] => Mux117.IN60
di[3] => Mux117.IN61
di[3] => Mux117.IN62
di[3] => Mux117.IN63
di[3] => Mux117.IN64
di[3] => Mux117.IN65
di[3] => Mux117.IN66
di[3] => Mux117.IN67
di[3] => Mux117.IN68
di[3] => Mux117.IN69
di[3] => Mux117.IN70
di[3] => Mux117.IN71
di[3] => Mux117.IN72
di[3] => Mux117.IN73
di[3] => Mux117.IN74
di[3] => Mux117.IN75
di[3] => Mux117.IN76
di[3] => Mux117.IN77
di[3] => Mux117.IN78
di[3] => Mux117.IN79
di[3] => Mux117.IN80
di[3] => Mux117.IN81
di[3] => Mux117.IN82
di[3] => Mux117.IN83
di[3] => Mux117.IN84
di[3] => Mux117.IN85
di[3] => Mux117.IN86
di[3] => Mux117.IN87
di[3] => Mux117.IN88
di[3] => Mux117.IN89
di[3] => Mux117.IN90
di[3] => Mux117.IN91
di[3] => Mux117.IN92
di[3] => Mux117.IN93
di[3] => Mux117.IN94
di[3] => Mux117.IN95
di[3] => Mux168.IN3
di[3] => Mux168.IN4
di[3] => Mux168.IN5
di[3] => Mux168.IN6
di[3] => Mux168.IN7
di[3] => Mux168.IN8
di[3] => Mux168.IN9
di[3] => Mux168.IN10
di[3] => Mux168.IN11
di[3] => Mux168.IN12
di[3] => Mux168.IN13
di[3] => Mux168.IN14
di[3] => Mux168.IN15
di[3] => Mux168.IN16
di[3] => Mux168.IN17
di[3] => Mux168.IN18
di[3] => Mux168.IN19
di[3] => Mux168.IN20
di[3] => Mux168.IN21
di[3] => Mux168.IN22
di[3] => Mux168.IN23
di[3] => Mux168.IN24
di[3] => Mux168.IN25
di[3] => Mux168.IN26
di[3] => Mux168.IN27
di[3] => Mux168.IN28
di[3] => Mux168.IN29
di[3] => Mux168.IN30
di[3] => Mux168.IN31
di[3] => Mux168.IN32
di[3] => Mux168.IN33
di[3] => Mux168.IN34
di[3] => Mux168.IN35
di[3] => Mux168.IN36
di[3] => Mux168.IN37
di[3] => Mux168.IN38
di[3] => Mux168.IN39
di[3] => Mux168.IN40
di[3] => Mux168.IN41
di[3] => Mux168.IN42
di[3] => Mux168.IN43
di[3] => Mux168.IN44
di[3] => Mux168.IN45
di[3] => Mux168.IN46
di[3] => Mux168.IN47
di[3] => Mux168.IN48
di[3] => Mux168.IN49
di[3] => Mux168.IN50
di[3] => Mux168.IN51
di[3] => Mux168.IN52
di[3] => Mux168.IN53
di[3] => Mux168.IN54
di[3] => Mux168.IN55
di[3] => Mux168.IN56
di[3] => Mux168.IN57
di[3] => Mux168.IN58
di[3] => Mux168.IN59
di[3] => Mux168.IN60
di[3] => Mux168.IN61
di[3] => Mux168.IN62
di[3] => Mux168.IN63
di[3] => Mux168.IN64
di[3] => Mux168.IN65
di[3] => Mux168.IN66
di[3] => Mux168.IN67
di[3] => Mux168.IN68
di[3] => Mux168.IN69
di[3] => Mux168.IN70
di[3] => Mux168.IN71
di[3] => Mux168.IN72
di[3] => Mux168.IN73
di[3] => Mux168.IN74
di[3] => Mux168.IN75
di[3] => Mux168.IN76
di[3] => Mux168.IN77
di[3] => Mux168.IN78
di[3] => Mux168.IN79
di[3] => Mux168.IN80
di[3] => Mux168.IN81
di[3] => Mux168.IN82
di[3] => Mux190.IN8
di[3] => Mux206.IN0
di[3] => Mux215.IN3
di[3] => Mux215.IN4
di[3] => Mux215.IN5
di[3] => Mux215.IN6
di[3] => Mux215.IN7
di[3] => Mux215.IN8
di[3] => Mux215.IN9
di[3] => Mux215.IN10
di[3] => Mux215.IN11
di[3] => Mux215.IN12
di[3] => Mux215.IN13
di[3] => Mux215.IN14
di[3] => Mux215.IN15
di[3] => Mux215.IN16
di[3] => Mux215.IN17
di[3] => Mux215.IN18
di[3] => Mux235.IN0
di[3] => Mux235.IN1
di[3] => Mux235.IN2
di[3] => Mux235.IN3
di[3] => Mux235.IN4
di[3] => Mux235.IN5
di[3] => Mux235.IN6
di[3] => Mux235.IN7
di[3] => Mux235.IN8
di[3] => Mux235.IN9
di[3] => Mux235.IN10
di[3] => Mux235.IN11
di[3] => Mux235.IN12
di[3] => Mux235.IN13
di[3] => Mux235.IN14
di[3] => Mux235.IN15
di[3] => Mux235.IN16
di[3] => Mux251.IN0
di[3] => Mux268.IN1
di[3] => Mux268.IN2
di[3] => Mux268.IN3
di[3] => Mux268.IN4
di[3] => Mux268.IN5
di[3] => Mux268.IN6
di[3] => Mux268.IN7
di[3] => Mux268.IN8
di[3] => Mux268.IN9
di[3] => Mux268.IN10
di[3] => Mux268.IN11
di[3] => Mux268.IN12
di[3] => Mux268.IN13
di[3] => Mux268.IN14
di[3] => Mux268.IN15
di[3] => Mux268.IN16
di[3] => Mux268.IN17
di[3] => Mux287.IN0
di[3] => Mux295.IN0
di[3] => Mux303.IN0
di[3] => Mux303.IN1
di[3] => Mux319.IN0
di[3] => Mux319.IN1
di[3] => do.DATAA
di[3] => Selector6.IN6
di[3] => Selector22.IN11
di[3] => Selector71.IN4
di[4] => opcode.DATAA
di[4] => Mux116.IN0
di[4] => Mux116.IN1
di[4] => Mux116.IN2
di[4] => Mux116.IN3
di[4] => Mux116.IN4
di[4] => Mux116.IN5
di[4] => Mux116.IN6
di[4] => Mux116.IN7
di[4] => Mux116.IN8
di[4] => Mux116.IN9
di[4] => Mux116.IN10
di[4] => Mux116.IN11
di[4] => Mux116.IN12
di[4] => Mux116.IN13
di[4] => Mux116.IN14
di[4] => Mux116.IN15
di[4] => Mux116.IN16
di[4] => Mux116.IN17
di[4] => Mux116.IN18
di[4] => Mux116.IN19
di[4] => Mux116.IN20
di[4] => Mux116.IN21
di[4] => Mux116.IN22
di[4] => Mux116.IN23
di[4] => Mux116.IN24
di[4] => Mux116.IN25
di[4] => Mux116.IN26
di[4] => Mux116.IN27
di[4] => Mux116.IN28
di[4] => Mux116.IN29
di[4] => Mux116.IN30
di[4] => Mux116.IN31
di[4] => Mux116.IN32
di[4] => Mux116.IN33
di[4] => Mux116.IN34
di[4] => Mux116.IN35
di[4] => Mux116.IN36
di[4] => Mux116.IN37
di[4] => Mux116.IN38
di[4] => Mux116.IN39
di[4] => Mux116.IN40
di[4] => Mux116.IN41
di[4] => Mux116.IN42
di[4] => Mux116.IN43
di[4] => Mux116.IN44
di[4] => Mux116.IN45
di[4] => Mux116.IN46
di[4] => Mux116.IN47
di[4] => Mux116.IN48
di[4] => Mux116.IN49
di[4] => Mux116.IN50
di[4] => Mux116.IN51
di[4] => Mux116.IN52
di[4] => Mux116.IN53
di[4] => Mux116.IN54
di[4] => Mux116.IN55
di[4] => Mux116.IN56
di[4] => Mux116.IN57
di[4] => Mux116.IN58
di[4] => Mux116.IN59
di[4] => Mux116.IN60
di[4] => Mux116.IN61
di[4] => Mux116.IN62
di[4] => Mux116.IN63
di[4] => Mux116.IN64
di[4] => Mux116.IN65
di[4] => Mux116.IN66
di[4] => Mux116.IN67
di[4] => Mux116.IN68
di[4] => Mux116.IN69
di[4] => Mux116.IN70
di[4] => Mux116.IN71
di[4] => Mux116.IN72
di[4] => Mux116.IN73
di[4] => Mux116.IN74
di[4] => Mux116.IN75
di[4] => Mux116.IN76
di[4] => Mux116.IN77
di[4] => Mux116.IN78
di[4] => Mux116.IN79
di[4] => Mux116.IN80
di[4] => Mux116.IN81
di[4] => Mux116.IN82
di[4] => Mux116.IN83
di[4] => Mux116.IN84
di[4] => Mux116.IN85
di[4] => Mux116.IN86
di[4] => Mux116.IN87
di[4] => Mux116.IN88
di[4] => Mux116.IN89
di[4] => Mux116.IN90
di[4] => Mux116.IN91
di[4] => Mux116.IN92
di[4] => Mux116.IN93
di[4] => Mux116.IN94
di[4] => Mux116.IN95
di[4] => Mux167.IN3
di[4] => Mux167.IN4
di[4] => Mux167.IN5
di[4] => Mux167.IN6
di[4] => Mux167.IN7
di[4] => Mux167.IN8
di[4] => Mux167.IN9
di[4] => Mux167.IN10
di[4] => Mux167.IN11
di[4] => Mux167.IN12
di[4] => Mux167.IN13
di[4] => Mux167.IN14
di[4] => Mux167.IN15
di[4] => Mux167.IN16
di[4] => Mux167.IN17
di[4] => Mux167.IN18
di[4] => Mux167.IN19
di[4] => Mux167.IN20
di[4] => Mux167.IN21
di[4] => Mux167.IN22
di[4] => Mux167.IN23
di[4] => Mux167.IN24
di[4] => Mux167.IN25
di[4] => Mux167.IN26
di[4] => Mux167.IN27
di[4] => Mux167.IN28
di[4] => Mux167.IN29
di[4] => Mux167.IN30
di[4] => Mux167.IN31
di[4] => Mux167.IN32
di[4] => Mux167.IN33
di[4] => Mux167.IN34
di[4] => Mux167.IN35
di[4] => Mux167.IN36
di[4] => Mux167.IN37
di[4] => Mux167.IN38
di[4] => Mux167.IN39
di[4] => Mux167.IN40
di[4] => Mux167.IN41
di[4] => Mux167.IN42
di[4] => Mux167.IN43
di[4] => Mux167.IN44
di[4] => Mux167.IN45
di[4] => Mux167.IN46
di[4] => Mux167.IN47
di[4] => Mux167.IN48
di[4] => Mux167.IN49
di[4] => Mux167.IN50
di[4] => Mux167.IN51
di[4] => Mux167.IN52
di[4] => Mux167.IN53
di[4] => Mux167.IN54
di[4] => Mux167.IN55
di[4] => Mux167.IN56
di[4] => Mux167.IN57
di[4] => Mux167.IN58
di[4] => Mux167.IN59
di[4] => Mux167.IN60
di[4] => Mux167.IN61
di[4] => Mux167.IN62
di[4] => Mux167.IN63
di[4] => Mux167.IN64
di[4] => Mux167.IN65
di[4] => Mux167.IN66
di[4] => Mux167.IN67
di[4] => Mux167.IN68
di[4] => Mux167.IN69
di[4] => Mux167.IN70
di[4] => Mux167.IN71
di[4] => Mux167.IN72
di[4] => Mux167.IN73
di[4] => Mux167.IN74
di[4] => Mux167.IN75
di[4] => Mux167.IN76
di[4] => Mux167.IN77
di[4] => Mux167.IN78
di[4] => Mux167.IN79
di[4] => Mux167.IN80
di[4] => Mux167.IN81
di[4] => Mux167.IN82
di[4] => Mux189.IN8
di[4] => Mux205.IN0
di[4] => Mux214.IN3
di[4] => Mux214.IN4
di[4] => Mux214.IN5
di[4] => Mux214.IN6
di[4] => Mux214.IN7
di[4] => Mux214.IN8
di[4] => Mux214.IN9
di[4] => Mux214.IN10
di[4] => Mux214.IN11
di[4] => Mux214.IN12
di[4] => Mux214.IN13
di[4] => Mux214.IN14
di[4] => Mux214.IN15
di[4] => Mux214.IN16
di[4] => Mux214.IN17
di[4] => Mux214.IN18
di[4] => Mux234.IN0
di[4] => Mux234.IN1
di[4] => Mux234.IN2
di[4] => Mux234.IN3
di[4] => Mux234.IN4
di[4] => Mux234.IN5
di[4] => Mux234.IN6
di[4] => Mux234.IN7
di[4] => Mux234.IN8
di[4] => Mux234.IN9
di[4] => Mux234.IN10
di[4] => Mux234.IN11
di[4] => Mux234.IN12
di[4] => Mux234.IN13
di[4] => Mux234.IN14
di[4] => Mux234.IN15
di[4] => Mux234.IN16
di[4] => Mux250.IN0
di[4] => Mux267.IN1
di[4] => Mux267.IN2
di[4] => Mux267.IN3
di[4] => Mux267.IN4
di[4] => Mux267.IN5
di[4] => Mux267.IN6
di[4] => Mux267.IN7
di[4] => Mux267.IN8
di[4] => Mux267.IN9
di[4] => Mux267.IN10
di[4] => Mux267.IN11
di[4] => Mux267.IN12
di[4] => Mux267.IN13
di[4] => Mux267.IN14
di[4] => Mux267.IN15
di[4] => Mux267.IN16
di[4] => Mux267.IN17
di[4] => Mux286.IN0
di[4] => Mux294.IN0
di[4] => Mux302.IN0
di[4] => Mux302.IN1
di[4] => Mux318.IN0
di[4] => Mux318.IN1
di[4] => do.DATAA
di[4] => Selector5.IN6
di[4] => Selector21.IN11
di[4] => Selector70.IN4
di[5] => opcode.DATAA
di[5] => Mux115.IN0
di[5] => Mux115.IN1
di[5] => Mux115.IN2
di[5] => Mux115.IN3
di[5] => Mux115.IN4
di[5] => Mux115.IN5
di[5] => Mux115.IN6
di[5] => Mux115.IN7
di[5] => Mux115.IN8
di[5] => Mux115.IN9
di[5] => Mux115.IN10
di[5] => Mux115.IN11
di[5] => Mux115.IN12
di[5] => Mux115.IN13
di[5] => Mux115.IN14
di[5] => Mux115.IN15
di[5] => Mux115.IN16
di[5] => Mux115.IN17
di[5] => Mux115.IN18
di[5] => Mux115.IN19
di[5] => Mux115.IN20
di[5] => Mux115.IN21
di[5] => Mux115.IN22
di[5] => Mux115.IN23
di[5] => Mux115.IN24
di[5] => Mux115.IN25
di[5] => Mux115.IN26
di[5] => Mux115.IN27
di[5] => Mux115.IN28
di[5] => Mux115.IN29
di[5] => Mux115.IN30
di[5] => Mux115.IN31
di[5] => Mux115.IN32
di[5] => Mux115.IN33
di[5] => Mux115.IN34
di[5] => Mux115.IN35
di[5] => Mux115.IN36
di[5] => Mux115.IN37
di[5] => Mux115.IN38
di[5] => Mux115.IN39
di[5] => Mux115.IN40
di[5] => Mux115.IN41
di[5] => Mux115.IN42
di[5] => Mux115.IN43
di[5] => Mux115.IN44
di[5] => Mux115.IN45
di[5] => Mux115.IN46
di[5] => Mux115.IN47
di[5] => Mux115.IN48
di[5] => Mux115.IN49
di[5] => Mux115.IN50
di[5] => Mux115.IN51
di[5] => Mux115.IN52
di[5] => Mux115.IN53
di[5] => Mux115.IN54
di[5] => Mux115.IN55
di[5] => Mux115.IN56
di[5] => Mux115.IN57
di[5] => Mux115.IN58
di[5] => Mux115.IN59
di[5] => Mux115.IN60
di[5] => Mux115.IN61
di[5] => Mux115.IN62
di[5] => Mux115.IN63
di[5] => Mux115.IN64
di[5] => Mux115.IN65
di[5] => Mux115.IN66
di[5] => Mux115.IN67
di[5] => Mux115.IN68
di[5] => Mux115.IN69
di[5] => Mux115.IN70
di[5] => Mux115.IN71
di[5] => Mux115.IN72
di[5] => Mux115.IN73
di[5] => Mux115.IN74
di[5] => Mux115.IN75
di[5] => Mux115.IN76
di[5] => Mux115.IN77
di[5] => Mux115.IN78
di[5] => Mux115.IN79
di[5] => Mux115.IN80
di[5] => Mux115.IN81
di[5] => Mux115.IN82
di[5] => Mux115.IN83
di[5] => Mux115.IN84
di[5] => Mux115.IN85
di[5] => Mux115.IN86
di[5] => Mux115.IN87
di[5] => Mux115.IN88
di[5] => Mux115.IN89
di[5] => Mux115.IN90
di[5] => Mux115.IN91
di[5] => Mux115.IN92
di[5] => Mux115.IN93
di[5] => Mux115.IN94
di[5] => Mux115.IN95
di[5] => Mux166.IN3
di[5] => Mux166.IN4
di[5] => Mux166.IN5
di[5] => Mux166.IN6
di[5] => Mux166.IN7
di[5] => Mux166.IN8
di[5] => Mux166.IN9
di[5] => Mux166.IN10
di[5] => Mux166.IN11
di[5] => Mux166.IN12
di[5] => Mux166.IN13
di[5] => Mux166.IN14
di[5] => Mux166.IN15
di[5] => Mux166.IN16
di[5] => Mux166.IN17
di[5] => Mux166.IN18
di[5] => Mux166.IN19
di[5] => Mux166.IN20
di[5] => Mux166.IN21
di[5] => Mux166.IN22
di[5] => Mux166.IN23
di[5] => Mux166.IN24
di[5] => Mux166.IN25
di[5] => Mux166.IN26
di[5] => Mux166.IN27
di[5] => Mux166.IN28
di[5] => Mux166.IN29
di[5] => Mux166.IN30
di[5] => Mux166.IN31
di[5] => Mux166.IN32
di[5] => Mux166.IN33
di[5] => Mux166.IN34
di[5] => Mux166.IN35
di[5] => Mux166.IN36
di[5] => Mux166.IN37
di[5] => Mux166.IN38
di[5] => Mux166.IN39
di[5] => Mux166.IN40
di[5] => Mux166.IN41
di[5] => Mux166.IN42
di[5] => Mux166.IN43
di[5] => Mux166.IN44
di[5] => Mux166.IN45
di[5] => Mux166.IN46
di[5] => Mux166.IN47
di[5] => Mux166.IN48
di[5] => Mux166.IN49
di[5] => Mux166.IN50
di[5] => Mux166.IN51
di[5] => Mux166.IN52
di[5] => Mux166.IN53
di[5] => Mux166.IN54
di[5] => Mux166.IN55
di[5] => Mux166.IN56
di[5] => Mux166.IN57
di[5] => Mux166.IN58
di[5] => Mux166.IN59
di[5] => Mux166.IN60
di[5] => Mux166.IN61
di[5] => Mux166.IN62
di[5] => Mux166.IN63
di[5] => Mux166.IN64
di[5] => Mux166.IN65
di[5] => Mux166.IN66
di[5] => Mux166.IN67
di[5] => Mux166.IN68
di[5] => Mux166.IN69
di[5] => Mux166.IN70
di[5] => Mux166.IN71
di[5] => Mux166.IN72
di[5] => Mux166.IN73
di[5] => Mux166.IN74
di[5] => Mux166.IN75
di[5] => Mux166.IN76
di[5] => Mux166.IN77
di[5] => Mux166.IN78
di[5] => Mux166.IN79
di[5] => Mux166.IN80
di[5] => Mux166.IN81
di[5] => Mux166.IN82
di[5] => Mux188.IN8
di[5] => Mux204.IN0
di[5] => Mux213.IN3
di[5] => Mux213.IN4
di[5] => Mux213.IN5
di[5] => Mux213.IN6
di[5] => Mux213.IN7
di[5] => Mux213.IN8
di[5] => Mux213.IN9
di[5] => Mux213.IN10
di[5] => Mux213.IN11
di[5] => Mux213.IN12
di[5] => Mux213.IN13
di[5] => Mux213.IN14
di[5] => Mux213.IN15
di[5] => Mux213.IN16
di[5] => Mux213.IN17
di[5] => Mux213.IN18
di[5] => Mux233.IN0
di[5] => Mux233.IN1
di[5] => Mux233.IN2
di[5] => Mux233.IN3
di[5] => Mux233.IN4
di[5] => Mux233.IN5
di[5] => Mux233.IN6
di[5] => Mux233.IN7
di[5] => Mux233.IN8
di[5] => Mux233.IN9
di[5] => Mux233.IN10
di[5] => Mux233.IN11
di[5] => Mux233.IN12
di[5] => Mux233.IN13
di[5] => Mux233.IN14
di[5] => Mux233.IN15
di[5] => Mux233.IN16
di[5] => Mux249.IN0
di[5] => Mux266.IN1
di[5] => Mux266.IN2
di[5] => Mux266.IN3
di[5] => Mux266.IN4
di[5] => Mux266.IN5
di[5] => Mux266.IN6
di[5] => Mux266.IN7
di[5] => Mux266.IN8
di[5] => Mux266.IN9
di[5] => Mux266.IN10
di[5] => Mux266.IN11
di[5] => Mux266.IN12
di[5] => Mux266.IN13
di[5] => Mux266.IN14
di[5] => Mux266.IN15
di[5] => Mux266.IN16
di[5] => Mux266.IN17
di[5] => Mux285.IN0
di[5] => Mux293.IN0
di[5] => Mux301.IN0
di[5] => Mux301.IN1
di[5] => Mux317.IN0
di[5] => Mux317.IN1
di[5] => do.DATAA
di[5] => Selector4.IN6
di[5] => Selector20.IN11
di[5] => Selector69.IN4
di[6] => opcode.DATAA
di[6] => Mux114.IN0
di[6] => Mux114.IN1
di[6] => Mux114.IN2
di[6] => Mux114.IN3
di[6] => Mux114.IN4
di[6] => Mux114.IN5
di[6] => Mux114.IN6
di[6] => Mux114.IN7
di[6] => Mux114.IN8
di[6] => Mux114.IN9
di[6] => Mux114.IN10
di[6] => Mux114.IN11
di[6] => Mux114.IN12
di[6] => Mux114.IN13
di[6] => Mux114.IN14
di[6] => Mux114.IN15
di[6] => Mux114.IN16
di[6] => Mux114.IN17
di[6] => Mux114.IN18
di[6] => Mux114.IN19
di[6] => Mux114.IN20
di[6] => Mux114.IN21
di[6] => Mux114.IN22
di[6] => Mux114.IN23
di[6] => Mux114.IN24
di[6] => Mux114.IN25
di[6] => Mux114.IN26
di[6] => Mux114.IN27
di[6] => Mux114.IN28
di[6] => Mux114.IN29
di[6] => Mux114.IN30
di[6] => Mux114.IN31
di[6] => Mux114.IN32
di[6] => Mux114.IN33
di[6] => Mux114.IN34
di[6] => Mux114.IN35
di[6] => Mux114.IN36
di[6] => Mux114.IN37
di[6] => Mux114.IN38
di[6] => Mux114.IN39
di[6] => Mux114.IN40
di[6] => Mux114.IN41
di[6] => Mux114.IN42
di[6] => Mux114.IN43
di[6] => Mux114.IN44
di[6] => Mux114.IN45
di[6] => Mux114.IN46
di[6] => Mux114.IN47
di[6] => Mux114.IN48
di[6] => Mux114.IN49
di[6] => Mux114.IN50
di[6] => Mux114.IN51
di[6] => Mux114.IN52
di[6] => Mux114.IN53
di[6] => Mux114.IN54
di[6] => Mux114.IN55
di[6] => Mux114.IN56
di[6] => Mux114.IN57
di[6] => Mux114.IN58
di[6] => Mux114.IN59
di[6] => Mux114.IN60
di[6] => Mux114.IN61
di[6] => Mux114.IN62
di[6] => Mux114.IN63
di[6] => Mux114.IN64
di[6] => Mux114.IN65
di[6] => Mux114.IN66
di[6] => Mux114.IN67
di[6] => Mux114.IN68
di[6] => Mux114.IN69
di[6] => Mux114.IN70
di[6] => Mux114.IN71
di[6] => Mux114.IN72
di[6] => Mux114.IN73
di[6] => Mux114.IN74
di[6] => Mux114.IN75
di[6] => Mux114.IN76
di[6] => Mux114.IN77
di[6] => Mux114.IN78
di[6] => Mux114.IN79
di[6] => Mux114.IN80
di[6] => Mux114.IN81
di[6] => Mux114.IN82
di[6] => Mux114.IN83
di[6] => Mux114.IN84
di[6] => Mux114.IN85
di[6] => Mux114.IN86
di[6] => Mux114.IN87
di[6] => Mux114.IN88
di[6] => Mux114.IN89
di[6] => Mux114.IN90
di[6] => Mux114.IN91
di[6] => Mux114.IN92
di[6] => Mux114.IN93
di[6] => Mux114.IN94
di[6] => Mux114.IN95
di[6] => Mux165.IN3
di[6] => Mux165.IN4
di[6] => Mux165.IN5
di[6] => Mux165.IN6
di[6] => Mux165.IN7
di[6] => Mux165.IN8
di[6] => Mux165.IN9
di[6] => Mux165.IN10
di[6] => Mux165.IN11
di[6] => Mux165.IN12
di[6] => Mux165.IN13
di[6] => Mux165.IN14
di[6] => Mux165.IN15
di[6] => Mux165.IN16
di[6] => Mux165.IN17
di[6] => Mux165.IN18
di[6] => Mux165.IN19
di[6] => Mux165.IN20
di[6] => Mux165.IN21
di[6] => Mux165.IN22
di[6] => Mux165.IN23
di[6] => Mux165.IN24
di[6] => Mux165.IN25
di[6] => Mux165.IN26
di[6] => Mux165.IN27
di[6] => Mux165.IN28
di[6] => Mux165.IN29
di[6] => Mux165.IN30
di[6] => Mux165.IN31
di[6] => Mux165.IN32
di[6] => Mux165.IN33
di[6] => Mux165.IN34
di[6] => Mux165.IN35
di[6] => Mux165.IN36
di[6] => Mux165.IN37
di[6] => Mux165.IN38
di[6] => Mux165.IN39
di[6] => Mux165.IN40
di[6] => Mux165.IN41
di[6] => Mux165.IN42
di[6] => Mux165.IN43
di[6] => Mux165.IN44
di[6] => Mux165.IN45
di[6] => Mux165.IN46
di[6] => Mux165.IN47
di[6] => Mux165.IN48
di[6] => Mux165.IN49
di[6] => Mux165.IN50
di[6] => Mux165.IN51
di[6] => Mux165.IN52
di[6] => Mux165.IN53
di[6] => Mux165.IN54
di[6] => Mux165.IN55
di[6] => Mux165.IN56
di[6] => Mux165.IN57
di[6] => Mux165.IN58
di[6] => Mux165.IN59
di[6] => Mux165.IN60
di[6] => Mux165.IN61
di[6] => Mux165.IN62
di[6] => Mux165.IN63
di[6] => Mux165.IN64
di[6] => Mux165.IN65
di[6] => Mux165.IN66
di[6] => Mux165.IN67
di[6] => Mux165.IN68
di[6] => Mux165.IN69
di[6] => Mux165.IN70
di[6] => Mux165.IN71
di[6] => Mux165.IN72
di[6] => Mux165.IN73
di[6] => Mux165.IN74
di[6] => Mux165.IN75
di[6] => Mux165.IN76
di[6] => Mux165.IN77
di[6] => Mux165.IN78
di[6] => Mux165.IN79
di[6] => Mux165.IN80
di[6] => Mux165.IN81
di[6] => Mux165.IN82
di[6] => Mux187.IN8
di[6] => Mux203.IN0
di[6] => Mux212.IN3
di[6] => Mux212.IN4
di[6] => Mux212.IN5
di[6] => Mux212.IN6
di[6] => Mux212.IN7
di[6] => Mux212.IN8
di[6] => Mux212.IN9
di[6] => Mux212.IN10
di[6] => Mux212.IN11
di[6] => Mux212.IN12
di[6] => Mux212.IN13
di[6] => Mux212.IN14
di[6] => Mux212.IN15
di[6] => Mux212.IN16
di[6] => Mux212.IN17
di[6] => Mux212.IN18
di[6] => Mux232.IN0
di[6] => Mux232.IN1
di[6] => Mux232.IN2
di[6] => Mux232.IN3
di[6] => Mux232.IN4
di[6] => Mux232.IN5
di[6] => Mux232.IN6
di[6] => Mux232.IN7
di[6] => Mux232.IN8
di[6] => Mux232.IN9
di[6] => Mux232.IN10
di[6] => Mux232.IN11
di[6] => Mux232.IN12
di[6] => Mux232.IN13
di[6] => Mux232.IN14
di[6] => Mux232.IN15
di[6] => Mux232.IN16
di[6] => Mux248.IN0
di[6] => Mux265.IN1
di[6] => Mux265.IN2
di[6] => Mux265.IN3
di[6] => Mux265.IN4
di[6] => Mux265.IN5
di[6] => Mux265.IN6
di[6] => Mux265.IN7
di[6] => Mux265.IN8
di[6] => Mux265.IN9
di[6] => Mux265.IN10
di[6] => Mux265.IN11
di[6] => Mux265.IN12
di[6] => Mux265.IN13
di[6] => Mux265.IN14
di[6] => Mux265.IN15
di[6] => Mux265.IN16
di[6] => Mux265.IN17
di[6] => Mux284.IN0
di[6] => Mux292.IN0
di[6] => Mux300.IN0
di[6] => Mux300.IN1
di[6] => Mux316.IN0
di[6] => Mux316.IN1
di[6] => do.DATAA
di[6] => Selector3.IN6
di[6] => Selector19.IN11
di[6] => Selector68.IN4
di[7] => opcode.DATAA
di[7] => Mux113.IN0
di[7] => Mux113.IN1
di[7] => Mux113.IN2
di[7] => Mux113.IN3
di[7] => Mux113.IN4
di[7] => Mux113.IN5
di[7] => Mux113.IN6
di[7] => Mux113.IN7
di[7] => Mux113.IN8
di[7] => Mux113.IN9
di[7] => Mux113.IN10
di[7] => Mux113.IN11
di[7] => Mux113.IN12
di[7] => Mux113.IN13
di[7] => Mux113.IN14
di[7] => Mux113.IN15
di[7] => Mux113.IN16
di[7] => Mux113.IN17
di[7] => Mux113.IN18
di[7] => Mux113.IN19
di[7] => Mux113.IN20
di[7] => Mux113.IN21
di[7] => Mux113.IN22
di[7] => Mux113.IN23
di[7] => Mux113.IN24
di[7] => Mux113.IN25
di[7] => Mux113.IN26
di[7] => Mux113.IN27
di[7] => Mux113.IN28
di[7] => Mux113.IN29
di[7] => Mux113.IN30
di[7] => Mux113.IN31
di[7] => Mux113.IN32
di[7] => Mux113.IN33
di[7] => Mux113.IN34
di[7] => Mux113.IN35
di[7] => Mux113.IN36
di[7] => Mux113.IN37
di[7] => Mux113.IN38
di[7] => Mux113.IN39
di[7] => Mux113.IN40
di[7] => Mux113.IN41
di[7] => Mux113.IN42
di[7] => Mux113.IN43
di[7] => Mux113.IN44
di[7] => Mux113.IN45
di[7] => Mux113.IN46
di[7] => Mux113.IN47
di[7] => Mux113.IN48
di[7] => Mux113.IN49
di[7] => Mux113.IN50
di[7] => Mux113.IN51
di[7] => Mux113.IN52
di[7] => Mux113.IN53
di[7] => Mux113.IN54
di[7] => Mux113.IN55
di[7] => Mux113.IN56
di[7] => Mux113.IN57
di[7] => Mux113.IN58
di[7] => Mux113.IN59
di[7] => Mux113.IN60
di[7] => Mux113.IN61
di[7] => Mux113.IN62
di[7] => Mux113.IN63
di[7] => Mux113.IN64
di[7] => Mux113.IN65
di[7] => Mux113.IN66
di[7] => Mux113.IN67
di[7] => Mux113.IN68
di[7] => Mux113.IN69
di[7] => Mux113.IN70
di[7] => Mux113.IN71
di[7] => Mux113.IN72
di[7] => Mux113.IN73
di[7] => Mux113.IN74
di[7] => Mux113.IN75
di[7] => Mux113.IN76
di[7] => Mux113.IN77
di[7] => Mux113.IN78
di[7] => Mux113.IN79
di[7] => Mux113.IN80
di[7] => Mux113.IN81
di[7] => Mux113.IN82
di[7] => Mux113.IN83
di[7] => Mux113.IN84
di[7] => Mux113.IN85
di[7] => Mux113.IN86
di[7] => Mux113.IN87
di[7] => Mux113.IN88
di[7] => Mux113.IN89
di[7] => Mux113.IN90
di[7] => Mux113.IN91
di[7] => Mux113.IN92
di[7] => Mux113.IN93
di[7] => Mux113.IN94
di[7] => Mux113.IN95
di[7] => Mux164.IN3
di[7] => Mux164.IN4
di[7] => Mux164.IN5
di[7] => Mux164.IN6
di[7] => Mux164.IN7
di[7] => Mux164.IN8
di[7] => Mux164.IN9
di[7] => Mux164.IN10
di[7] => Mux164.IN11
di[7] => Mux164.IN12
di[7] => Mux164.IN13
di[7] => Mux164.IN14
di[7] => Mux164.IN15
di[7] => Mux164.IN16
di[7] => Mux164.IN17
di[7] => Mux164.IN18
di[7] => Mux164.IN19
di[7] => Mux164.IN20
di[7] => Mux164.IN21
di[7] => Mux164.IN22
di[7] => Mux164.IN23
di[7] => Mux164.IN24
di[7] => Mux164.IN25
di[7] => Mux164.IN26
di[7] => Mux164.IN27
di[7] => Mux164.IN28
di[7] => Mux164.IN29
di[7] => Mux164.IN30
di[7] => Mux164.IN31
di[7] => Mux164.IN32
di[7] => Mux164.IN33
di[7] => Mux164.IN34
di[7] => Mux164.IN35
di[7] => Mux164.IN36
di[7] => Mux164.IN37
di[7] => Mux164.IN38
di[7] => Mux164.IN39
di[7] => Mux164.IN40
di[7] => Mux164.IN41
di[7] => Mux164.IN42
di[7] => Mux164.IN43
di[7] => Mux164.IN44
di[7] => Mux164.IN45
di[7] => Mux164.IN46
di[7] => Mux164.IN47
di[7] => Mux164.IN48
di[7] => Mux164.IN49
di[7] => Mux164.IN50
di[7] => Mux164.IN51
di[7] => Mux164.IN52
di[7] => Mux164.IN53
di[7] => Mux164.IN54
di[7] => Mux164.IN55
di[7] => Mux164.IN56
di[7] => Mux164.IN57
di[7] => Mux164.IN58
di[7] => Mux164.IN59
di[7] => Mux164.IN60
di[7] => Mux164.IN61
di[7] => Mux164.IN62
di[7] => Mux164.IN63
di[7] => Mux164.IN64
di[7] => Mux164.IN65
di[7] => Mux164.IN66
di[7] => Mux164.IN67
di[7] => Mux164.IN68
di[7] => Mux164.IN69
di[7] => Mux164.IN70
di[7] => Mux164.IN71
di[7] => Mux164.IN72
di[7] => Mux164.IN73
di[7] => Mux164.IN74
di[7] => Mux164.IN75
di[7] => Mux164.IN76
di[7] => Mux164.IN77
di[7] => Mux164.IN78
di[7] => Mux164.IN79
di[7] => Mux164.IN80
di[7] => Mux164.IN81
di[7] => Mux164.IN82
di[7] => Mux186.IN8
di[7] => Mux202.IN0
di[7] => Mux211.IN3
di[7] => Mux211.IN4
di[7] => Mux211.IN5
di[7] => Mux211.IN6
di[7] => Mux211.IN7
di[7] => Mux211.IN8
di[7] => Mux211.IN9
di[7] => Mux211.IN10
di[7] => Mux211.IN11
di[7] => Mux211.IN12
di[7] => Mux211.IN13
di[7] => Mux211.IN14
di[7] => Mux211.IN15
di[7] => Mux211.IN16
di[7] => Mux211.IN17
di[7] => Mux211.IN18
di[7] => Mux231.IN0
di[7] => Mux231.IN1
di[7] => Mux231.IN2
di[7] => Mux231.IN3
di[7] => Mux231.IN4
di[7] => Mux231.IN5
di[7] => Mux231.IN6
di[7] => Mux231.IN7
di[7] => Mux231.IN8
di[7] => Mux231.IN9
di[7] => Mux231.IN10
di[7] => Mux231.IN11
di[7] => Mux231.IN12
di[7] => Mux231.IN13
di[7] => Mux231.IN14
di[7] => Mux231.IN15
di[7] => Mux231.IN16
di[7] => Mux247.IN0
di[7] => Mux264.IN1
di[7] => Mux264.IN2
di[7] => Mux264.IN3
di[7] => Mux264.IN4
di[7] => Mux264.IN5
di[7] => Mux264.IN6
di[7] => Mux264.IN7
di[7] => Mux264.IN8
di[7] => Mux264.IN9
di[7] => Mux264.IN10
di[7] => Mux264.IN11
di[7] => Mux264.IN12
di[7] => Mux264.IN13
di[7] => Mux264.IN14
di[7] => Mux264.IN15
di[7] => Mux264.IN16
di[7] => Mux264.IN17
di[7] => Mux283.IN0
di[7] => Mux291.IN0
di[7] => Mux299.IN0
di[7] => Mux299.IN1
di[7] => Mux315.IN0
di[7] => Mux315.IN1
di[7] => do.DATAA
di[7] => Selector2.IN6
di[7] => Selector18.IN11
di[7] => Selector67.IN4
do[0] <= do[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do[1] <= do[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do[2] <= do[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do[3] <= do[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do[4] <= do[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do[5] <= do[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do[6] <= do[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
do[7] <= do[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[0] <= myAddr[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= myAddr[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= myAddr[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= myAddr[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= myAddr[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= myAddr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= myAddr[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= myAddr[7].DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= myAddr[8].DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= myAddr[9].DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= myAddr[10].DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= myAddr[11].DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= myAddr[12].DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= myAddr[13].DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= myAddr[14].DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= myAddr[15].DB_MAX_OUTPUT_PORT_TYPE
we <= we~reg0.DB_MAX_OUTPUT_PORT_TYPE
brkActive <= brkActive~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcDebugOut[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
pcDebugOut[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
pcDebugOut[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
pcDebugOut[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
pcDebugOut[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
pcDebugOut[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
pcDebugOut[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
pcDebugOut[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
pcDebugOut[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
pcDebugOut[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
pcDebugOut[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
pcDebugOut[11] <= PC[11].DB_MAX_OUTPUT_PORT_TYPE
pcDebugOut[12] <= PC[12].DB_MAX_OUTPUT_PORT_TYPE
pcDebugOut[13] <= PC[13].DB_MAX_OUTPUT_PORT_TYPE
pcDebugOut[14] <= PC[14].DB_MAX_OUTPUT_PORT_TYPE
pcDebugOut[15] <= PC[15].DB_MAX_OUTPUT_PORT_TYPE
opcodeDebugOut[0] <= opcode[0].DB_MAX_OUTPUT_PORT_TYPE
opcodeDebugOut[1] <= opcode[1].DB_MAX_OUTPUT_PORT_TYPE
opcodeDebugOut[2] <= opcode[2].DB_MAX_OUTPUT_PORT_TYPE
opcodeDebugOut[3] <= opcode[3].DB_MAX_OUTPUT_PORT_TYPE
opcodeDebugOut[4] <= opcode[4].DB_MAX_OUTPUT_PORT_TYPE
opcodeDebugOut[5] <= opcode[5].DB_MAX_OUTPUT_PORT_TYPE
opcodeDebugOut[6] <= opcode[6].DB_MAX_OUTPUT_PORT_TYPE
opcodeDebugOut[7] <= opcode[7].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|floppy:flappy|floppyram:flopramnik
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|vector06cc|floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component
wren_a => altsyncram_nge1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_nge1:auto_generated.data_a[0]
data_a[1] => altsyncram_nge1:auto_generated.data_a[1]
data_a[2] => altsyncram_nge1:auto_generated.data_a[2]
data_a[3] => altsyncram_nge1:auto_generated.data_a[3]
data_a[4] => altsyncram_nge1:auto_generated.data_a[4]
data_a[5] => altsyncram_nge1:auto_generated.data_a[5]
data_a[6] => altsyncram_nge1:auto_generated.data_a[6]
data_a[7] => altsyncram_nge1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_nge1:auto_generated.address_a[0]
address_a[1] => altsyncram_nge1:auto_generated.address_a[1]
address_a[2] => altsyncram_nge1:auto_generated.address_a[2]
address_a[3] => altsyncram_nge1:auto_generated.address_a[3]
address_a[4] => altsyncram_nge1:auto_generated.address_a[4]
address_a[5] => altsyncram_nge1:auto_generated.address_a[5]
address_a[6] => altsyncram_nge1:auto_generated.address_a[6]
address_a[7] => altsyncram_nge1:auto_generated.address_a[7]
address_a[8] => altsyncram_nge1:auto_generated.address_a[8]
address_a[9] => altsyncram_nge1:auto_generated.address_a[9]
address_a[10] => altsyncram_nge1:auto_generated.address_a[10]
address_a[11] => altsyncram_nge1:auto_generated.address_a[11]
address_a[12] => altsyncram_nge1:auto_generated.address_a[12]
address_a[13] => altsyncram_nge1:auto_generated.address_a[13]
address_a[14] => altsyncram_nge1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_nge1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_nge1:auto_generated.q_a[0]
q_a[1] <= altsyncram_nge1:auto_generated.q_a[1]
q_a[2] <= altsyncram_nge1:auto_generated.q_a[2]
q_a[3] <= altsyncram_nge1:auto_generated.q_a[3]
q_a[4] <= altsyncram_nge1:auto_generated.q_a[4]
q_a[5] <= altsyncram_nge1:auto_generated.q_a[5]
q_a[6] <= altsyncram_nge1:auto_generated.q_a[6]
q_a[7] <= altsyncram_nge1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vector06cc|floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_6oa:decode3.data[0]
address_a[12] => decode_6oa:deep_decode.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_6oa:decode3.data[1]
address_a[13] => decode_6oa:deep_decode.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_6oa:decode3.data[2]
address_a[14] => decode_6oa:deep_decode.data[2]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
q_a[0] <= mux_mib:mux2.result[0]
q_a[1] <= mux_mib:mux2.result[1]
q_a[2] <= mux_mib:mux2.result[2]
q_a[3] <= mux_mib:mux2.result[3]
q_a[4] <= mux_mib:mux2.result[4]
q_a[5] <= mux_mib:mux2.result[5]
q_a[6] <= mux_mib:mux2.result[6]
q_a[7] <= mux_mib:mux2.result[7]
wren_a => decode_6oa:decode3.enable


|vector06cc|floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|decode_6oa:decode3
data[0] => w_anode274w[1].IN0
data[0] => w_anode291w[1].IN1
data[0] => w_anode301w[1].IN0
data[0] => w_anode311w[1].IN1
data[0] => w_anode321w[1].IN0
data[0] => w_anode331w[1].IN1
data[0] => w_anode341w[1].IN0
data[0] => w_anode351w[1].IN1
data[1] => w_anode274w[2].IN0
data[1] => w_anode291w[2].IN0
data[1] => w_anode301w[2].IN1
data[1] => w_anode311w[2].IN1
data[1] => w_anode321w[2].IN0
data[1] => w_anode331w[2].IN0
data[1] => w_anode341w[2].IN1
data[1] => w_anode351w[2].IN1
data[2] => w_anode274w[3].IN0
data[2] => w_anode291w[3].IN0
data[2] => w_anode301w[3].IN0
data[2] => w_anode311w[3].IN0
data[2] => w_anode321w[3].IN1
data[2] => w_anode331w[3].IN1
data[2] => w_anode341w[3].IN1
data[2] => w_anode351w[3].IN1
enable => w_anode274w[1].IN0
enable => w_anode291w[1].IN0
enable => w_anode301w[1].IN0
enable => w_anode311w[1].IN0
enable => w_anode321w[1].IN0
enable => w_anode331w[1].IN0
enable => w_anode341w[1].IN0
enable => w_anode351w[1].IN0
eq[0] <= w_anode274w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode291w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode301w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode311w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode321w[3].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|decode_6oa:deep_decode
data[0] => w_anode274w[1].IN0
data[0] => w_anode291w[1].IN1
data[0] => w_anode301w[1].IN0
data[0] => w_anode311w[1].IN1
data[0] => w_anode321w[1].IN0
data[0] => w_anode331w[1].IN1
data[0] => w_anode341w[1].IN0
data[0] => w_anode351w[1].IN1
data[1] => w_anode274w[2].IN0
data[1] => w_anode291w[2].IN0
data[1] => w_anode301w[2].IN1
data[1] => w_anode311w[2].IN1
data[1] => w_anode321w[2].IN0
data[1] => w_anode331w[2].IN0
data[1] => w_anode341w[2].IN1
data[1] => w_anode351w[2].IN1
data[2] => w_anode274w[3].IN0
data[2] => w_anode291w[3].IN0
data[2] => w_anode301w[3].IN0
data[2] => w_anode311w[3].IN0
data[2] => w_anode321w[3].IN1
data[2] => w_anode331w[3].IN1
data[2] => w_anode341w[3].IN1
data[2] => w_anode351w[3].IN1
enable => w_anode274w[1].IN0
enable => w_anode291w[1].IN0
enable => w_anode301w[1].IN0
enable => w_anode311w[1].IN0
enable => w_anode321w[1].IN0
enable => w_anode331w[1].IN0
enable => w_anode341w[1].IN0
enable => w_anode351w[1].IN0
eq[0] <= w_anode274w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode291w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode301w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode311w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode321w[3].DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|floppy:flappy|floppyram:flopramnik|altsyncram:altsyncram_component|altsyncram_nge1:auto_generated|mux_mib:mux2
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => muxlut_result0w.IN0
data[33] => muxlut_result1w.IN0
data[34] => muxlut_result2w.IN0
data[35] => muxlut_result3w.IN0
data[36] => muxlut_result4w.IN0
data[37] => muxlut_result5w.IN0
data[38] => muxlut_result6w.IN0
data[39] => muxlut_result7w.IN0
result[0] <= muxlut_result0w.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= muxlut_result1w.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= muxlut_result2w.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= muxlut_result3w.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= muxlut_result4w.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= muxlut_result5w.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= muxlut_result6w.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= muxlut_result7w.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result1w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result2w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result3w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result4w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result5w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result6w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result7w.IN1


|vector06cc|floppy:flappy|ram512x8a:zeropa
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|vector06cc|floppy:flappy|ram512x8a:zeropa|altsyncram:altsyncram_component
wren_a => altsyncram_ikb1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ikb1:auto_generated.data_a[0]
data_a[1] => altsyncram_ikb1:auto_generated.data_a[1]
data_a[2] => altsyncram_ikb1:auto_generated.data_a[2]
data_a[3] => altsyncram_ikb1:auto_generated.data_a[3]
data_a[4] => altsyncram_ikb1:auto_generated.data_a[4]
data_a[5] => altsyncram_ikb1:auto_generated.data_a[5]
data_a[6] => altsyncram_ikb1:auto_generated.data_a[6]
data_a[7] => altsyncram_ikb1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ikb1:auto_generated.address_a[0]
address_a[1] => altsyncram_ikb1:auto_generated.address_a[1]
address_a[2] => altsyncram_ikb1:auto_generated.address_a[2]
address_a[3] => altsyncram_ikb1:auto_generated.address_a[3]
address_a[4] => altsyncram_ikb1:auto_generated.address_a[4]
address_a[5] => altsyncram_ikb1:auto_generated.address_a[5]
address_a[6] => altsyncram_ikb1:auto_generated.address_a[6]
address_a[7] => altsyncram_ikb1:auto_generated.address_a[7]
address_a[8] => altsyncram_ikb1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ikb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_ikb1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ikb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ikb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ikb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ikb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ikb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ikb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ikb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ikb1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vector06cc|floppy:flappy|ram512x8a:zeropa|altsyncram:altsyncram_component|altsyncram_ikb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|vector06cc|floppy:flappy|ram1024x8a:bufpa
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|vector06cc|floppy:flappy|ram1024x8a:bufpa|altsyncram:altsyncram_component
wren_a => altsyncram_9nb1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_9nb1:auto_generated.data_a[0]
data_a[1] => altsyncram_9nb1:auto_generated.data_a[1]
data_a[2] => altsyncram_9nb1:auto_generated.data_a[2]
data_a[3] => altsyncram_9nb1:auto_generated.data_a[3]
data_a[4] => altsyncram_9nb1:auto_generated.data_a[4]
data_a[5] => altsyncram_9nb1:auto_generated.data_a[5]
data_a[6] => altsyncram_9nb1:auto_generated.data_a[6]
data_a[7] => altsyncram_9nb1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_9nb1:auto_generated.address_a[0]
address_a[1] => altsyncram_9nb1:auto_generated.address_a[1]
address_a[2] => altsyncram_9nb1:auto_generated.address_a[2]
address_a[3] => altsyncram_9nb1:auto_generated.address_a[3]
address_a[4] => altsyncram_9nb1:auto_generated.address_a[4]
address_a[5] => altsyncram_9nb1:auto_generated.address_a[5]
address_a[6] => altsyncram_9nb1:auto_generated.address_a[6]
address_a[7] => altsyncram_9nb1:auto_generated.address_a[7]
address_a[8] => altsyncram_9nb1:auto_generated.address_a[8]
address_a[9] => altsyncram_9nb1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9nb1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_9nb1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_9nb1:auto_generated.q_a[0]
q_a[1] <= altsyncram_9nb1:auto_generated.q_a[1]
q_a[2] <= altsyncram_9nb1:auto_generated.q_a[2]
q_a[3] <= altsyncram_9nb1:auto_generated.q_a[3]
q_a[4] <= altsyncram_9nb1:auto_generated.q_a[4]
q_a[5] <= altsyncram_9nb1:auto_generated.q_a[5]
q_a[6] <= altsyncram_9nb1:auto_generated.q_a[6]
q_a[7] <= altsyncram_9nb1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vector06cc|floppy:flappy|ram1024x8a:bufpa|altsyncram:altsyncram_component|altsyncram_9nb1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|vector06cc|floppy:flappy|TXD:txda
clk => stop.CLK
clk => clkgen[0].CLK
clk => clkgen[1].CLK
clk => clkgen[2].CLK
clk => clkgen[3].CLK
clk => clkgen[4].CLK
clk => clkgen[5].CLK
clk => clkgen[6].CLK
clk => clkgen[7].CLK
clk => clkgen[8].CLK
clk => clkgen[9].CLK
clk => shift[0].CLK
clk => shift[1].CLK
clk => shift[2].CLK
clk => shift[3].CLK
clk => shift[4].CLK
clk => shift[5].CLK
clk => shift[6].CLK
clk => shift[7].CLK
clk => shift[8].CLK
clk => shift[9].CLK
clk => shiftout.CLK
ld => shiftout.OUTPUTSELECT
ld => shift.OUTPUTSELECT
ld => shift.OUTPUTSELECT
ld => shift.OUTPUTSELECT
ld => shift.OUTPUTSELECT
ld => shift.OUTPUTSELECT
ld => shift.OUTPUTSELECT
ld => shift.OUTPUTSELECT
ld => shift.OUTPUTSELECT
ld => shift.OUTPUTSELECT
ld => shift.OUTPUTSELECT
ld => process_0.IN1
ld => shiftout.IN1
data[0] => shift.DATAB
data[1] => shift.DATAB
data[2] => shift.DATAB
data[3] => shift.DATAB
data[4] => shift.DATAB
data[5] => shift.DATAB
data[6] => shift.DATAB
data[7] => shift.DATAB
TxD <= shiftout.DB_MAX_OUTPUT_PORT_TYPE
txbusy <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|floppy:flappy|timer100hz:timer1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => timerctr[0].CLK
clk => timerctr[1].CLK
clk => timerctr[2].CLK
clk => timerctr[3].CLK
clk => timerctr[4].CLK
clk => timerctr[5].CLK
clk => timerctr[6].CLK
clk => timerctr[7].CLK
clk => timerctr[8].CLK
clk => timerctr[9].CLK
clk => timerctr[10].CLK
clk => timerctr[11].CLK
clk => timerctr[12].CLK
clk => timerctr[13].CLK
clk => timerctr[14].CLK
clk => timerctr[15].CLK
clk => timerctr[16].CLK
clk => timerctr[17].CLK
di[0] => q.DATAB
di[1] => q.DATAB
di[2] => q.DATAB
di[3] => q.DATAB
di[4] => q.DATAB
di[5] => q.DATAB
di[6] => q.DATAB
di[7] => q.DATAB
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|floppy:flappy|timer100hz:timer2
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => timerctr[0].CLK
clk => timerctr[1].CLK
clk => timerctr[2].CLK
clk => timerctr[3].CLK
clk => timerctr[4].CLK
clk => timerctr[5].CLK
clk => timerctr[6].CLK
clk => timerctr[7].CLK
clk => timerctr[8].CLK
clk => timerctr[9].CLK
clk => timerctr[10].CLK
clk => timerctr[11].CLK
clk => timerctr[12].CLK
clk => timerctr[13].CLK
clk => timerctr[14].CLK
clk => timerctr[15].CLK
clk => timerctr[16].CLK
clk => timerctr[17].CLK
di[0] => q.DATAB
di[1] => q.DATAB
di[2] => q.DATAB
di[3] => q.DATAB
di[4] => q.DATAB
di[5] => q.DATAB
di[6] => q.DATAB
di[7] => q.DATAB
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
wren => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|floppy:flappy|spi:sd0
clk => shiftski[0].CLK
clk => shiftski[1].CLK
clk => shiftski[2].CLK
clk => shiftski[3].CLK
clk => shiftski[4].CLK
clk => shiftski[5].CLK
clk => shiftski[6].CLK
clk => shiftski[7].CLK
clk => shiftreg[0].CLK
clk => shiftreg[1].CLK
clk => shiftreg[2].CLK
clk => shiftreg[3].CLK
clk => shiftreg[4].CLK
clk => shiftreg[5].CLK
clk => shiftreg[6].CLK
clk => shiftreg[7].CLK
clk => scken.CLK
clk => dsr~reg0.CLK
clk => mosi~reg0.CLK
clk => state~4.DATAIN
clk => comb.IN1
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => shiftreg.OUTPUTSELECT
ce => shiftreg.OUTPUTSELECT
ce => shiftreg.OUTPUTSELECT
ce => shiftreg.OUTPUTSELECT
ce => shiftreg.OUTPUTSELECT
ce => shiftreg.OUTPUTSELECT
ce => shiftreg.OUTPUTSELECT
ce => shiftreg.OUTPUTSELECT
ce => shiftski.OUTPUTSELECT
ce => shiftski.OUTPUTSELECT
ce => shiftski.OUTPUTSELECT
ce => shiftski.OUTPUTSELECT
ce => shiftski.OUTPUTSELECT
ce => shiftski.OUTPUTSELECT
ce => shiftski.OUTPUTSELECT
ce => shiftski.OUTPUTSELECT
ce => mosi~reg0.ENA
ce => dsr~reg0.ENA
ce => scken.ENA
reset_n => scken.ACLR
reset_n => dsr~reg0.ACLR
reset_n => mosi~reg0.ACLR
reset_n => state~6.DATAIN
reset_n => shiftski[0].ENA
reset_n => shiftreg[7].ENA
reset_n => shiftreg[6].ENA
reset_n => shiftreg[5].ENA
reset_n => shiftreg[4].ENA
reset_n => shiftreg[3].ENA
reset_n => shiftreg[2].ENA
reset_n => shiftreg[1].ENA
reset_n => shiftreg[0].ENA
reset_n => shiftski[7].ENA
reset_n => shiftski[6].ENA
reset_n => shiftski[5].ENA
reset_n => shiftski[4].ENA
reset_n => shiftski[3].ENA
reset_n => shiftski[2].ENA
reset_n => shiftski[1].ENA
mosi <= mosi~reg0.DB_MAX_OUTPUT_PORT_TYPE
miso => Selector11.IN1
sck <= comb.DB_MAX_OUTPUT_PORT_TYPE
di[0] => shiftreg.DATAB
di[1] => shiftreg.DATAB
di[2] => shiftreg.DATAB
di[3] => shiftreg.DATAB
di[4] => shiftreg.DATAB
di[5] => shiftreg.DATAB
di[6] => shiftreg.DATAB
di[7] => shiftreg.DATAB
wr => dsr.OUTPUTSELECT
wr => state.OUTPUTSELECT
wr => state.OUTPUTSELECT
wr => state.OUTPUTSELECT
wr => shiftreg.OUTPUTSELECT
wr => shiftreg.OUTPUTSELECT
wr => shiftreg.OUTPUTSELECT
wr => shiftreg.OUTPUTSELECT
wr => shiftreg.OUTPUTSELECT
wr => shiftreg.OUTPUTSELECT
wr => shiftreg.OUTPUTSELECT
wr => shiftreg.OUTPUTSELECT
wr => shiftski.OUTPUTSELECT
wr => shiftski.OUTPUTSELECT
wr => shiftski.OUTPUTSELECT
wr => shiftski.OUTPUTSELECT
wr => shiftski.OUTPUTSELECT
wr => shiftski.OUTPUTSELECT
wr => shiftski.OUTPUTSELECT
wr => shiftski.OUTPUTSELECT
do[0] <= shiftreg[0].DB_MAX_OUTPUT_PORT_TYPE
do[1] <= shiftreg[1].DB_MAX_OUTPUT_PORT_TYPE
do[2] <= shiftreg[2].DB_MAX_OUTPUT_PORT_TYPE
do[3] <= shiftreg[3].DB_MAX_OUTPUT_PORT_TYPE
do[4] <= shiftreg[4].DB_MAX_OUTPUT_PORT_TYPE
do[5] <= shiftreg[5].DB_MAX_OUTPUT_PORT_TYPE
do[6] <= shiftreg[6].DB_MAX_OUTPUT_PORT_TYPE
do[7] <= shiftreg[7].DB_MAX_OUTPUT_PORT_TYPE
dsr <= dsr~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|floppy:flappy|dma_rw:pump0
clk => addrbase[0].CLK
clk => addrbase[1].CLK
clk => addrbase[2].CLK
clk => addrbase[3].CLK
clk => addrbase[4].CLK
clk => addrbase[5].CLK
clk => addrbase[6].CLK
clk => addrbase[7].CLK
clk => addrbase[8].CLK
clk => addrbase[9].CLK
clk => addrbase[10].CLK
clk => addrbase[11].CLK
clk => addrbase[12].CLK
clk => addrbase[13].CLK
clk => addrbase[14].CLK
clk => addrbase[15].CLK
clk => dir_tospi.CLK
clk => oaddr[0]~reg0.CLK
clk => oaddr[1]~reg0.CLK
clk => oaddr[2]~reg0.CLK
clk => oaddr[3]~reg0.CLK
clk => oaddr[4]~reg0.CLK
clk => oaddr[5]~reg0.CLK
clk => oaddr[6]~reg0.CLK
clk => oaddr[7]~reg0.CLK
clk => oaddr[8]~reg0.CLK
clk => oaddr[9]~reg0.CLK
clk => oaddr[10]~reg0.CLK
clk => oaddr[11]~reg0.CLK
clk => oaddr[12]~reg0.CLK
clk => oaddr[13]~reg0.CLK
clk => oaddr[14]~reg0.CLK
clk => oaddr[15]~reg0.CLK
clk => bytectr[0].CLK
clk => bytectr[1].CLK
clk => bytectr[2].CLK
clk => bytectr[3].CLK
clk => bytectr[4].CLK
clk => bytectr[5].CLK
clk => bytectr[6].CLK
clk => bytectr[7].CLK
clk => bytectr[8].CLK
clk => bytectr[9].CLK
clk => idata_r[0].CLK
clk => idata_r[1].CLK
clk => idata_r[2].CLK
clk => idata_r[3].CLK
clk => idata_r[4].CLK
clk => idata_r[5].CLK
clk => idata_r[6].CLK
clk => idata_r[7].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => owren~reg0.CLK
clk => ospi_wr~reg0.CLK
clk => rblocks[0].CLK
clk => rblocks[1].CLK
clk => rblocks[2].CLK
clk => busy.CLK
ce => idata_r.OUTPUTSELECT
ce => idata_r.OUTPUTSELECT
ce => idata_r.OUTPUTSELECT
ce => idata_r.OUTPUTSELECT
ce => idata_r.OUTPUTSELECT
ce => idata_r.OUTPUTSELECT
ce => idata_r.OUTPUTSELECT
ce => idata_r.OUTPUTSELECT
ce => ospi_wr.OUTPUTSELECT
ce => owren.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => busy.OUTPUTSELECT
ce => rblocks.OUTPUTSELECT
ce => rblocks.OUTPUTSELECT
ce => rblocks.OUTPUTSELECT
ce => bytectr.OUTPUTSELECT
ce => bytectr.OUTPUTSELECT
ce => bytectr.OUTPUTSELECT
ce => bytectr.OUTPUTSELECT
ce => bytectr.OUTPUTSELECT
ce => bytectr.OUTPUTSELECT
ce => bytectr.OUTPUTSELECT
ce => bytectr.OUTPUTSELECT
ce => bytectr.OUTPUTSELECT
ce => bytectr.OUTPUTSELECT
ce => oaddr.OUTPUTSELECT
ce => oaddr.OUTPUTSELECT
ce => oaddr.OUTPUTSELECT
ce => oaddr.OUTPUTSELECT
ce => oaddr.OUTPUTSELECT
ce => oaddr.OUTPUTSELECT
ce => oaddr.OUTPUTSELECT
ce => oaddr.OUTPUTSELECT
ce => oaddr.OUTPUTSELECT
ce => oaddr.OUTPUTSELECT
ce => oaddr.OUTPUTSELECT
ce => oaddr.OUTPUTSELECT
ce => oaddr.OUTPUTSELECT
ce => oaddr.OUTPUTSELECT
ce => oaddr.OUTPUTSELECT
ce => oaddr.OUTPUTSELECT
ce => dir_tospi.OUTPUTSELECT
ce => addrbase.OUTPUTSELECT
ce => addrbase.OUTPUTSELECT
ce => addrbase.OUTPUTSELECT
ce => addrbase.OUTPUTSELECT
ce => addrbase.OUTPUTSELECT
ce => addrbase.OUTPUTSELECT
ce => addrbase.OUTPUTSELECT
ce => addrbase.OUTPUTSELECT
ce => addrbase.OUTPUTSELECT
ce => addrbase.OUTPUTSELECT
ce => addrbase.OUTPUTSELECT
ce => addrbase.OUTPUTSELECT
ce => addrbase.OUTPUTSELECT
ce => addrbase.OUTPUTSELECT
ce => addrbase.OUTPUTSELECT
ce => addrbase.OUTPUTSELECT
reset_n => busy.OUTPUTSELECT
reset_n => rblocks.OUTPUTSELECT
reset_n => rblocks.OUTPUTSELECT
reset_n => rblocks.OUTPUTSELECT
reset_n => ospi_wr.OUTPUTSELECT
reset_n => owren.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => addrbase[5].ENA
reset_n => addrbase[4].ENA
reset_n => addrbase[3].ENA
reset_n => addrbase[2].ENA
reset_n => addrbase[1].ENA
reset_n => addrbase[0].ENA
reset_n => addrbase[6].ENA
reset_n => addrbase[7].ENA
reset_n => addrbase[8].ENA
reset_n => addrbase[9].ENA
reset_n => addrbase[10].ENA
reset_n => addrbase[11].ENA
reset_n => addrbase[12].ENA
reset_n => addrbase[13].ENA
reset_n => addrbase[14].ENA
reset_n => addrbase[15].ENA
reset_n => dir_tospi.ENA
reset_n => oaddr[0]~reg0.ENA
reset_n => oaddr[1]~reg0.ENA
reset_n => oaddr[2]~reg0.ENA
reset_n => oaddr[3]~reg0.ENA
reset_n => oaddr[4]~reg0.ENA
reset_n => oaddr[5]~reg0.ENA
reset_n => oaddr[6]~reg0.ENA
reset_n => oaddr[7]~reg0.ENA
reset_n => oaddr[8]~reg0.ENA
reset_n => oaddr[9]~reg0.ENA
reset_n => oaddr[10]~reg0.ENA
reset_n => oaddr[11]~reg0.ENA
reset_n => oaddr[12]~reg0.ENA
reset_n => oaddr[13]~reg0.ENA
reset_n => oaddr[14]~reg0.ENA
reset_n => oaddr[15]~reg0.ENA
reset_n => bytectr[0].ENA
reset_n => bytectr[1].ENA
reset_n => bytectr[2].ENA
reset_n => bytectr[3].ENA
reset_n => bytectr[4].ENA
reset_n => bytectr[5].ENA
reset_n => bytectr[6].ENA
reset_n => bytectr[7].ENA
reset_n => bytectr[8].ENA
reset_n => bytectr[9].ENA
reset_n => idata_r[0].ENA
reset_n => idata_r[1].ENA
reset_n => idata_r[2].ENA
reset_n => idata_r[3].ENA
reset_n => idata_r[4].ENA
reset_n => idata_r[5].ENA
reset_n => idata_r[6].ENA
reset_n => idata_r[7].ENA
iaddr[0] => addrbase.DATAB
iaddr[0] => oaddr.DATAB
iaddr[1] => addrbase.DATAB
iaddr[1] => oaddr.DATAB
iaddr[2] => addrbase.DATAB
iaddr[2] => oaddr.DATAB
iaddr[3] => addrbase.DATAB
iaddr[3] => oaddr.DATAB
iaddr[4] => addrbase.DATAB
iaddr[4] => oaddr.DATAB
iaddr[5] => addrbase.DATAB
iaddr[5] => oaddr.DATAB
iaddr[6] => addrbase.DATAB
iaddr[6] => oaddr.DATAB
iaddr[7] => addrbase.DATAB
iaddr[7] => oaddr.DATAB
iaddr[8] => addrbase.DATAB
iaddr[8] => oaddr.DATAB
iaddr[9] => addrbase.DATAB
iaddr[9] => oaddr.DATAB
iaddr[10] => addrbase.DATAB
iaddr[10] => oaddr.DATAB
iaddr[11] => addrbase.DATAB
iaddr[11] => oaddr.DATAB
iaddr[12] => addrbase.DATAB
iaddr[12] => oaddr.DATAB
iaddr[13] => addrbase.DATAB
iaddr[13] => oaddr.DATAB
iaddr[14] => addrbase.DATAB
iaddr[14] => oaddr.DATAB
iaddr[15] => addrbase.DATAB
iaddr[15] => oaddr.DATAB
oaddr[0] <= oaddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oaddr[1] <= oaddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oaddr[2] <= oaddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oaddr[3] <= oaddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oaddr[4] <= oaddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oaddr[5] <= oaddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oaddr[6] <= oaddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oaddr[7] <= oaddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oaddr[8] <= oaddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oaddr[9] <= oaddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oaddr[10] <= oaddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oaddr[11] <= oaddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oaddr[12] <= oaddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oaddr[13] <= oaddr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oaddr[14] <= oaddr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oaddr[15] <= oaddr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[0] <= ispi_data[0].DB_MAX_OUTPUT_PORT_TYPE
odata[1] <= ispi_data[1].DB_MAX_OUTPUT_PORT_TYPE
odata[2] <= ispi_data[2].DB_MAX_OUTPUT_PORT_TYPE
odata[3] <= ispi_data[3].DB_MAX_OUTPUT_PORT_TYPE
odata[4] <= ispi_data[4].DB_MAX_OUTPUT_PORT_TYPE
odata[5] <= ispi_data[5].DB_MAX_OUTPUT_PORT_TYPE
odata[6] <= ispi_data[6].DB_MAX_OUTPUT_PORT_TYPE
odata[7] <= ispi_data[7].DB_MAX_OUTPUT_PORT_TYPE
idata[0] => idata_r.DATAB
idata[1] => idata_r.DATAB
idata[2] => idata_r.DATAB
idata[3] => idata_r.DATAB
idata[4] => idata_r.DATAB
idata[5] => idata_r.DATAB
idata[6] => idata_r.DATAB
idata[7] => idata_r.DATAB
owren <= owren~reg0.DB_MAX_OUTPUT_PORT_TYPE
nblocks[0] => rblocks.DATAB
nblocks[0] => Equal0.IN31
nblocks[1] => rblocks.DATAB
nblocks[1] => Equal0.IN30
nblocks[2] => rblocks.DATAB
nblocks[2] => Equal0.IN29
nblocks[3] => dir_tospi.DATAB
nblocks[3] => Equal0.IN28
ready <= busy.DB_MAX_OUTPUT_PORT_TYPE
ospi_data[0] <= idata_r[0].DB_MAX_OUTPUT_PORT_TYPE
ospi_data[1] <= idata_r[1].DB_MAX_OUTPUT_PORT_TYPE
ospi_data[2] <= idata_r[2].DB_MAX_OUTPUT_PORT_TYPE
ospi_data[3] <= idata_r[3].DB_MAX_OUTPUT_PORT_TYPE
ospi_data[4] <= idata_r[4].DB_MAX_OUTPUT_PORT_TYPE
ospi_data[5] <= idata_r[5].DB_MAX_OUTPUT_PORT_TYPE
ospi_data[6] <= idata_r[6].DB_MAX_OUTPUT_PORT_TYPE
ospi_data[7] <= idata_r[7].DB_MAX_OUTPUT_PORT_TYPE
ispi_data[0] => odata[0].DATAIN
ispi_data[1] => odata[1].DATAIN
ispi_data[2] => odata[2].DATAIN
ispi_data[3] => odata[3].DATAIN
ispi_data[4] => odata[4].DATAIN
ispi_data[5] => odata[5].DATAIN
ispi_data[6] => odata[6].DATAIN
ispi_data[7] => odata[7].DATAIN
ospi_wr <= ospi_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
ispi_dsr => owren.OUTPUTSELECT
ispi_dsr => oaddr.OUTPUTSELECT
ispi_dsr => oaddr.OUTPUTSELECT
ispi_dsr => oaddr.OUTPUTSELECT
ispi_dsr => oaddr.OUTPUTSELECT
ispi_dsr => oaddr.OUTPUTSELECT
ispi_dsr => oaddr.OUTPUTSELECT
ispi_dsr => oaddr.OUTPUTSELECT
ispi_dsr => oaddr.OUTPUTSELECT
ispi_dsr => oaddr.OUTPUTSELECT
ispi_dsr => oaddr.OUTPUTSELECT
ispi_dsr => oaddr.OUTPUTSELECT
ispi_dsr => oaddr.OUTPUTSELECT
ispi_dsr => oaddr.OUTPUTSELECT
ispi_dsr => oaddr.OUTPUTSELECT
ispi_dsr => oaddr.OUTPUTSELECT
ispi_dsr => oaddr.OUTPUTSELECT
ispi_dsr => bytectr.OUTPUTSELECT
ispi_dsr => bytectr.OUTPUTSELECT
ispi_dsr => bytectr.OUTPUTSELECT
ispi_dsr => bytectr.OUTPUTSELECT
ispi_dsr => bytectr.OUTPUTSELECT
ispi_dsr => bytectr.OUTPUTSELECT
ispi_dsr => bytectr.OUTPUTSELECT
ispi_dsr => bytectr.OUTPUTSELECT
ispi_dsr => bytectr.OUTPUTSELECT
ispi_dsr => bytectr.OUTPUTSELECT
ispi_dsr => state.OUTPUTSELECT
ispi_dsr => state.OUTPUTSELECT
ispi_dsr => state.OUTPUTSELECT
ispi_dsr => state.OUTPUTSELECT
debug[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
debug[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
debug[2] <= state[2].DB_MAX_OUTPUT_PORT_TYPE
debug[3] <= state[3].DB_MAX_OUTPUT_PORT_TYPE
debug[4] <= rblocks[0].DB_MAX_OUTPUT_PORT_TYPE
debug[5] <= rblocks[1].DB_MAX_OUTPUT_PORT_TYPE
debug[6] <= rblocks[2].DB_MAX_OUTPUT_PORT_TYPE
debug[7] <= <GND>


|vector06cc|floppy:flappy|wd1793:vg93
clk => clk.IN1
clken => clken.IN1
reset_n => watchdog_set.ACLR
reset_n => wdstat_pending.ACLR
reset_n => s_drq_busy[0].ACLR
reset_n => s_drq_busy[1].ACLR
reset_n => s_lostdata.ACLR
reset_n => s_wrfault.ACLR
reset_n => s_index.ACLR
reset_n => s_crcerr.ACLR
reset_n => s_seekerr.ACLR
reset_n => s_headloaded.ACLR
reset_n => s_readonly.ACLR
reset_n => s_ready.ACLR
reset_n => cmd_mode.ACLR
reset_n => state[0].ACLR
reset_n => state[1].ACLR
reset_n => state[2].ACLR
reset_n => state[3].ACLR
reset_n => oCPU_REQUEST[0]~reg0.ACLR
reset_n => oCPU_REQUEST[1]~reg0.ACLR
reset_n => oCPU_REQUEST[2]~reg0.ACLR
reset_n => oCPU_REQUEST[3]~reg0.ACLR
reset_n => oCPU_REQUEST[4]~reg0.ACLR
reset_n => oCPU_REQUEST[5]~reg0.ACLR
reset_n => oCPU_REQUEST[6]~reg0.ACLR
reset_n => oCPU_REQUEST[7]~reg0.PRESET
reset_n => buff_wr~reg0.ACLR
reset_n => buff_rd~reg0.ACLR
reset_n => buff_addr[0]~reg0.ACLR
reset_n => buff_addr[1]~reg0.ACLR
reset_n => buff_addr[2]~reg0.ACLR
reset_n => buff_addr[3]~reg0.ACLR
reset_n => buff_addr[4]~reg0.ACLR
reset_n => buff_addr[5]~reg0.ACLR
reset_n => buff_addr[6]~reg0.ACLR
reset_n => buff_addr[7]~reg0.ACLR
reset_n => buff_addr[8]~reg0.ACLR
reset_n => buff_addr[9]~reg0.ACLR
reset_n => data_rdlength[0].ACLR
reset_n => data_rdlength[1].ACLR
reset_n => data_rdlength[2].ACLR
reset_n => data_rdlength[3].ACLR
reset_n => data_rdlength[4].ACLR
reset_n => data_rdlength[5].ACLR
reset_n => data_rdlength[6].ACLR
reset_n => data_rdlength[7].ACLR
reset_n => data_rdlength[8].ACLR
reset_n => data_rdlength[9].ACLR
reset_n => data_rdlength[10].ACLR
reset_n => wdstat_drive.ACLR
reset_n => wdstat_side.ACLR
reset_n => wdstat_sector[0].ACLR
reset_n => wdstat_sector[1].ACLR
reset_n => wdstat_sector[2].ACLR
reset_n => wdstat_sector[3].ACLR
reset_n => wdstat_sector[4].ACLR
reset_n => wdstat_sector[5].ACLR
reset_n => wdstat_sector[6].ACLR
reset_n => wdstat_sector[7].ACLR
reset_n => wdstat_track[0].ACLR
reset_n => wdstat_track[1].ACLR
reset_n => wdstat_track[2].ACLR
reset_n => wdstat_track[3].ACLR
reset_n => wdstat_track[4].ACLR
reset_n => wdstat_track[5].ACLR
reset_n => wdstat_track[6].ACLR
reset_n => wdstat_track[7].ACLR
reset_n => disk_track[0].PRESET
reset_n => disk_track[1].PRESET
reset_n => disk_track[2].PRESET
reset_n => disk_track[3].PRESET
reset_n => disk_track[4].PRESET
reset_n => disk_track[5].PRESET
reset_n => disk_track[6].PRESET
reset_n => disk_track[7].PRESET
reset_n => wdstat_stepdirection.ACLR
reset_n => read_timer[0].ENA
reset_n => wdstat_datareg[7].ENA
reset_n => wdstat_datareg[6].ENA
reset_n => wdstat_datareg[5].ENA
reset_n => wdstat_datareg[4].ENA
reset_n => wdstat_datareg[3].ENA
reset_n => wdstat_datareg[2].ENA
reset_n => wdstat_datareg[1].ENA
reset_n => wdstat_datareg[0].ENA
reset_n => wdstat_command[7].ENA
reset_n => wdstat_command[6].ENA
reset_n => wdstat_command[5].ENA
reset_n => wdstat_command[4].ENA
reset_n => wdstat_command[3].ENA
reset_n => boo[3].ENA
reset_n => boo[2].ENA
reset_n => boo[1].ENA
reset_n => boo[0].ENA
reset_n => read_timer[3].ENA
reset_n => read_timer[2].ENA
reset_n => read_timer[1].ENA
rd => s_index.OUTPUTSELECT
rd => always2.IN1
wr => wdstat_side.OUTPUTSELECT
wr => wdstat_drive.OUTPUTSELECT
wr => wdstat_datareg.OUTPUTSELECT
wr => wdstat_datareg.OUTPUTSELECT
wr => wdstat_datareg.OUTPUTSELECT
wr => wdstat_datareg.OUTPUTSELECT
wr => wdstat_datareg.OUTPUTSELECT
wr => wdstat_datareg.OUTPUTSELECT
wr => wdstat_datareg.OUTPUTSELECT
wr => wdstat_datareg.OUTPUTSELECT
wr => wdstat_sector.OUTPUTSELECT
wr => wdstat_sector.OUTPUTSELECT
wr => wdstat_sector.OUTPUTSELECT
wr => wdstat_sector.OUTPUTSELECT
wr => wdstat_sector.OUTPUTSELECT
wr => wdstat_sector.OUTPUTSELECT
wr => wdstat_sector.OUTPUTSELECT
wr => wdstat_sector.OUTPUTSELECT
wr => wdstat_track.OUTPUTSELECT
wr => wdstat_track.OUTPUTSELECT
wr => wdstat_track.OUTPUTSELECT
wr => wdstat_track.OUTPUTSELECT
wr => wdstat_track.OUTPUTSELECT
wr => wdstat_track.OUTPUTSELECT
wr => wdstat_track.OUTPUTSELECT
wr => wdstat_track.OUTPUTSELECT
wr => cmd_mode.OUTPUTSELECT
wr => state.OUTPUTSELECT
wr => state.OUTPUTSELECT
wr => state.OUTPUTSELECT
wr => state.OUTPUTSELECT
wr => s_wrfault.OUTPUTSELECT
wr => s_seekerr.OUTPUTSELECT
wr => s_crcerr.OUTPUTSELECT
wr => s_lostdata.OUTPUTSELECT
wr => wdstat_command.OUTPUTSELECT
wr => wdstat_command.OUTPUTSELECT
wr => wdstat_command.OUTPUTSELECT
wr => wdstat_command.OUTPUTSELECT
wr => wdstat_command.OUTPUTSELECT
wr => wdstat_pending.OUTPUTSELECT
wr => always2.IN1
wr => wdstat_pending.OUTPUTSELECT
wr => state.OUTPUTSELECT
wr => state.OUTPUTSELECT
wr => state.OUTPUTSELECT
wr => state.OUTPUTSELECT
wr => state.OUTPUTSELECT
addr[0] => Mux0.IN6
addr[0] => Mux1.IN6
addr[0] => Mux2.IN6
addr[0] => Mux3.IN6
addr[0] => Mux4.IN6
addr[0] => Mux5.IN5
addr[0] => Mux6.IN6
addr[0] => Mux7.IN5
addr[0] => Equal2.IN5
addr[0] => Decoder0.IN2
addr[0] => Mux8.IN4
addr[0] => Mux9.IN4
addr[0] => Mux10.IN4
addr[0] => Mux11.IN4
addr[0] => Mux12.IN4
addr[0] => Mux13.IN4
addr[0] => Mux14.IN4
addr[0] => Mux15.IN4
addr[0] => Mux16.IN4
addr[0] => Mux17.IN4
addr[0] => Mux18.IN4
addr[0] => Mux19.IN4
addr[0] => Mux20.IN4
addr[0] => Mux21.IN4
addr[0] => Mux22.IN4
addr[0] => Mux23.IN4
addr[0] => Equal6.IN1
addr[1] => Mux0.IN5
addr[1] => Mux1.IN5
addr[1] => Mux2.IN5
addr[1] => Mux3.IN5
addr[1] => Mux4.IN5
addr[1] => Mux5.IN4
addr[1] => Mux6.IN5
addr[1] => Mux7.IN4
addr[1] => Equal2.IN4
addr[1] => Decoder0.IN1
addr[1] => Mux8.IN3
addr[1] => Mux9.IN3
addr[1] => Mux10.IN3
addr[1] => Mux11.IN3
addr[1] => Mux12.IN3
addr[1] => Mux13.IN3
addr[1] => Mux14.IN3
addr[1] => Mux15.IN3
addr[1] => Mux16.IN3
addr[1] => Mux17.IN3
addr[1] => Mux18.IN3
addr[1] => Mux19.IN3
addr[1] => Mux20.IN3
addr[1] => Mux21.IN3
addr[1] => Mux22.IN3
addr[1] => Mux23.IN3
addr[1] => Equal6.IN0
addr[2] => Mux0.IN4
addr[2] => Mux1.IN4
addr[2] => Mux2.IN4
addr[2] => Mux3.IN4
addr[2] => Mux4.IN4
addr[2] => Mux5.IN3
addr[2] => Mux6.IN4
addr[2] => Mux7.IN3
addr[2] => Equal2.IN3
addr[2] => Decoder0.IN0
addr[2] => Mux8.IN2
addr[2] => Mux9.IN2
addr[2] => Mux10.IN2
addr[2] => Mux11.IN2
addr[2] => Mux12.IN2
addr[2] => Mux13.IN2
addr[2] => Mux14.IN2
addr[2] => Mux15.IN2
addr[2] => Mux16.IN2
addr[2] => Mux17.IN2
addr[2] => Mux18.IN2
addr[2] => Mux19.IN2
addr[2] => Mux20.IN2
addr[2] => Mux21.IN2
addr[2] => Mux22.IN2
addr[2] => Mux23.IN2
addr[2] => Equal6.IN2
idata[0] => wdstat_track.DATAB
idata[0] => wdstat_sector.DATAB
idata[0] => wdstat_sector.DATAB
idata[0] => wdstat_drive.DATAB
idata[0] => wdstat_datareg.DATAB
idata[1] => wdstat_track.DATAB
idata[1] => wdstat_sector.DATAB
idata[1] => wdstat_sector.DATAB
idata[1] => wdstat_datareg.DATAB
idata[2] => wdstat_track.DATAB
idata[2] => wdstat_sector.DATAB
idata[2] => wdstat_sector.DATAB
idata[2] => wdstat_side.DATAB
idata[2] => wdstat_datareg.DATAB
idata[3] => wdstat_track.DATAB
idata[3] => wdstat_sector.DATAB
idata[3] => wdstat_sector.DATAB
idata[3] => wdstat_command.DATAA
idata[3] => wdstat_datareg.DATAB
idata[4] => wdstat_track.DATAB
idata[4] => wdstat_sector.DATAB
idata[4] => wdstat_sector.DATAB
idata[4] => wdstat_command.DATAA
idata[4] => wdstat_datareg.DATAB
idata[4] => Equal3.IN2
idata[5] => wStepDir.DATAB
idata[5] => wdstat_track.DATAB
idata[5] => wdstat_sector.DATAB
idata[5] => wdstat_sector.DATAB
idata[5] => wdstat_command.DATAA
idata[5] => wdstat_datareg.DATAB
idata[5] => Equal3.IN3
idata[6] => wStepDir.OUTPUTSELECT
idata[6] => wdstat_track.DATAB
idata[6] => wdstat_sector.DATAB
idata[6] => wdstat_sector.DATAB
idata[6] => wdstat_command.DATAA
idata[6] => wdstat_datareg.DATAB
idata[6] => Equal3.IN1
idata[7] => wdstat_track.DATAB
idata[7] => wdstat_sector.DATAB
idata[7] => wdstat_sector.DATAB
idata[7] => wdstat_command.DATAA
idata[7] => wdstat_datareg.DATAB
idata[7] => Equal3.IN0
odata[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
odata[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
odata[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
odata[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
odata[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
odata[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
odata[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
odata[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
buff_addr[0] <= buff_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_addr[1] <= buff_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_addr[2] <= buff_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_addr[3] <= buff_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_addr[4] <= buff_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_addr[5] <= buff_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_addr[6] <= buff_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_addr[7] <= buff_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_addr[8] <= buff_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_addr[9] <= buff_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_rd <= buff_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_wr <= buff_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
buff_idata[0] => wdstat_datareg.DATAA
buff_idata[1] => wdstat_datareg.DATAA
buff_idata[2] => wdstat_datareg.DATAA
buff_idata[3] => wdstat_datareg.DATAA
buff_idata[4] => wdstat_datareg.DATAA
buff_idata[5] => wdstat_datareg.DATAA
buff_idata[6] => wdstat_datareg.DATAA
buff_idata[7] => wdstat_datareg.DATAA
buff_odata[0] <= wdstat_datareg[0].DB_MAX_OUTPUT_PORT_TYPE
buff_odata[1] <= wdstat_datareg[1].DB_MAX_OUTPUT_PORT_TYPE
buff_odata[2] <= wdstat_datareg[2].DB_MAX_OUTPUT_PORT_TYPE
buff_odata[3] <= wdstat_datareg[3].DB_MAX_OUTPUT_PORT_TYPE
buff_odata[4] <= wdstat_datareg[4].DB_MAX_OUTPUT_PORT_TYPE
buff_odata[5] <= wdstat_datareg[5].DB_MAX_OUTPUT_PORT_TYPE
buff_odata[6] <= wdstat_datareg[6].DB_MAX_OUTPUT_PORT_TYPE
buff_odata[7] <= wdstat_datareg[7].DB_MAX_OUTPUT_PORT_TYPE
oTRACK[0] <= disk_track[0].DB_MAX_OUTPUT_PORT_TYPE
oTRACK[1] <= disk_track[1].DB_MAX_OUTPUT_PORT_TYPE
oTRACK[2] <= disk_track[2].DB_MAX_OUTPUT_PORT_TYPE
oTRACK[3] <= disk_track[3].DB_MAX_OUTPUT_PORT_TYPE
oTRACK[4] <= disk_track[4].DB_MAX_OUTPUT_PORT_TYPE
oTRACK[5] <= disk_track[5].DB_MAX_OUTPUT_PORT_TYPE
oTRACK[6] <= disk_track[6].DB_MAX_OUTPUT_PORT_TYPE
oTRACK[7] <= disk_track[7].DB_MAX_OUTPUT_PORT_TYPE
oSECTOR[0] <= wdstat_sector[0].DB_MAX_OUTPUT_PORT_TYPE
oSECTOR[1] <= wdstat_sector[1].DB_MAX_OUTPUT_PORT_TYPE
oSECTOR[2] <= wdstat_sector[2].DB_MAX_OUTPUT_PORT_TYPE
oSECTOR[3] <= wdstat_sector[3].DB_MAX_OUTPUT_PORT_TYPE
oSECTOR[4] <= wdstat_sector[4].DB_MAX_OUTPUT_PORT_TYPE
oSECTOR[5] <= wdstat_sector[5].DB_MAX_OUTPUT_PORT_TYPE
oSECTOR[6] <= wdstat_sector[6].DB_MAX_OUTPUT_PORT_TYPE
oSECTOR[7] <= wdstat_sector[7].DB_MAX_OUTPUT_PORT_TYPE
oSTATUS[0] <= wdstat_status.DB_MAX_OUTPUT_PORT_TYPE
oSTATUS[1] <= wdstat_status.DB_MAX_OUTPUT_PORT_TYPE
oSTATUS[2] <= wdstat_status.DB_MAX_OUTPUT_PORT_TYPE
oSTATUS[3] <= s_crcerr.DB_MAX_OUTPUT_PORT_TYPE
oSTATUS[4] <= s_seekerr.DB_MAX_OUTPUT_PORT_TYPE
oSTATUS[5] <= wdstat_status.DB_MAX_OUTPUT_PORT_TYPE
oSTATUS[6] <= s_readonly.DB_MAX_OUTPUT_PORT_TYPE
oSTATUS[7] <= s_ready.DB_MAX_OUTPUT_PORT_TYPE
oCPU_REQUEST[0] <= oCPU_REQUEST[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCPU_REQUEST[1] <= oCPU_REQUEST[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCPU_REQUEST[2] <= oCPU_REQUEST[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCPU_REQUEST[3] <= oCPU_REQUEST[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCPU_REQUEST[4] <= oCPU_REQUEST[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCPU_REQUEST[5] <= oCPU_REQUEST[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCPU_REQUEST[6] <= oCPU_REQUEST[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCPU_REQUEST[7] <= oCPU_REQUEST[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCPU_STATUS[0] => boo.OUTPUTSELECT
iCPU_STATUS[0] => boo.OUTPUTSELECT
iCPU_STATUS[0] => boo.OUTPUTSELECT
iCPU_STATUS[0] => boo.OUTPUTSELECT
iCPU_STATUS[0] => state.OUTPUTSELECT
iCPU_STATUS[0] => state.OUTPUTSELECT
iCPU_STATUS[0] => state.OUTPUTSELECT
iCPU_STATUS[0] => state.OUTPUTSELECT
iCPU_STATUS[0] => Equal8.IN0
iCPU_STATUS[0] => Equal9.IN1
iCPU_STATUS[0] => Equal10.IN31
iCPU_STATUS[1] => Equal8.IN1
iCPU_STATUS[1] => Equal9.IN0
iCPU_STATUS[1] => Equal10.IN30
iCPU_STATUS[2] => s_crcerr.DATAB
iCPU_STATUS[2] => s_wrfault.DATAB
iCPU_STATUS[2] => Equal10.IN29
iCPU_STATUS[3] => always2.IN1
iCPU_STATUS[3] => s_ready.DATAB
iCPU_STATUS[3] => Equal10.IN28
iCPU_STATUS[4] => Equal10.IN27
iCPU_STATUS[5] => Equal10.IN26
iCPU_STATUS[6] => Equal10.IN25
iCPU_STATUS[7] => Equal10.IN24
irq <= s_drq_busy[0].DB_MAX_OUTPUT_PORT_TYPE
drq <= s_drq_busy[1].DB_MAX_OUTPUT_PORT_TYPE
wtf <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|floppy:flappy|wd1793:vg93|watchdog:dogbert
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => timer[5].CLK
clk => timer[6].CLK
clk => timer[7].CLK
clk => timer[8].CLK
clk => timer[9].CLK
clk => timer[10].CLK
clk => timer[11].CLK
clk => timer[12].CLK
clk => timer[13].CLK
clk => timer[14].CLK
clk => timer[15].CLK
clken => timer.OUTPUTSELECT
clken => timer.OUTPUTSELECT
clken => timer.OUTPUTSELECT
clken => timer.OUTPUTSELECT
clken => timer.OUTPUTSELECT
clken => timer.OUTPUTSELECT
clken => timer.OUTPUTSELECT
clken => timer.OUTPUTSELECT
clken => timer.OUTPUTSELECT
clken => timer.OUTPUTSELECT
clken => timer.OUTPUTSELECT
clken => timer.OUTPUTSELECT
clken => timer.OUTPUTSELECT
clken => timer.OUTPUTSELECT
clken => timer.OUTPUTSELECT
clken => timer.OUTPUTSELECT
cock => timer.OUTPUTSELECT
cock => timer.OUTPUTSELECT
cock => timer.OUTPUTSELECT
cock => timer.OUTPUTSELECT
cock => timer.OUTPUTSELECT
cock => timer.OUTPUTSELECT
cock => timer.OUTPUTSELECT
cock => timer.OUTPUTSELECT
cock => timer.OUTPUTSELECT
cock => timer.OUTPUTSELECT
cock => timer.OUTPUTSELECT
cock => timer.OUTPUTSELECT
cock => timer.OUTPUTSELECT
cock => timer.OUTPUTSELECT
cock => timer.OUTPUTSELECT
cock => timer.OUTPUTSELECT
q <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|textmode:osd
clk => clk.IN3
ce => ce.IN1
vsync => _.IN1
hsync => _.IN1
pixel <= comb.DB_MAX_OUTPUT_PORT_TYPE
background <= textmode_counter:tcu.video_enable
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => wren.IN1
q[0] <= screenbuffer:ram0.q_b
q[1] <= screenbuffer:ram0.q_b
q[2] <= screenbuffer:ram0.q_b
q[3] <= screenbuffer:ram0.q_b
q[4] <= screenbuffer:ram0.q_b
q[5] <= screenbuffer:ram0.q_b
q[6] <= screenbuffer:ram0.q_b
q[7] <= screenbuffer:ram0.q_b
linebegin <= <GND>
textaddr[0] <= textaddr[0].DB_MAX_OUTPUT_PORT_TYPE
textaddr[1] <= textaddr[1].DB_MAX_OUTPUT_PORT_TYPE
textaddr[2] <= textaddr[2].DB_MAX_OUTPUT_PORT_TYPE
textaddr[3] <= textaddr[3].DB_MAX_OUTPUT_PORT_TYPE
textaddr[4] <= textaddr[4].DB_MAX_OUTPUT_PORT_TYPE
textaddr[5] <= textaddr[5].DB_MAX_OUTPUT_PORT_TYPE
textaddr[6] <= textaddr[6].DB_MAX_OUTPUT_PORT_TYPE
textaddr[7] <= textaddr[7].DB_MAX_OUTPUT_PORT_TYPE
loadchar <= textmode_counter:tcu.loadchar
tileaddr[0] <= tileaddr[0].DB_MAX_OUTPUT_PORT_TYPE
tileaddr[1] <= tileaddr[1].DB_MAX_OUTPUT_PORT_TYPE
tileaddr[2] <= tileaddr[2].DB_MAX_OUTPUT_PORT_TYPE
tileaddr[3] <= tileaddr[3].DB_MAX_OUTPUT_PORT_TYPE
tileaddr[4] <= tileaddr[4].DB_MAX_OUTPUT_PORT_TYPE
tileaddr[5] <= tileaddr[5].DB_MAX_OUTPUT_PORT_TYPE
tileaddr[6] <= tileaddr[6].DB_MAX_OUTPUT_PORT_TYPE
tileaddr[7] <= tileaddr[7].DB_MAX_OUTPUT_PORT_TYPE
tileaddr[8] <= tileaddr[8].DB_MAX_OUTPUT_PORT_TYPE
tileaddr[9] <= tileaddr[9].DB_MAX_OUTPUT_PORT_TYPE
tile_y[0] <= textmode_counter:tcu.tile_y
tile_y[1] <= textmode_counter:tcu.tile_y
tile_y[2] <= textmode_counter:tcu.tile_y
tileline[0] <= chargen:chrom0.q
tileline[1] <= chargen:chrom0.q
tileline[2] <= chargen:chrom0.q
tileline[3] <= chargen:chrom0.q
tileline[4] <= chargen:chrom0.q
pixelreg[0] <= pixelreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixelreg[1] <= pixelreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixelreg[2] <= pixelreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixelreg[3] <= pixelreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixelreg[4] <= pixelreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pixelreg[5] <= pixelreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|textmode:osd|textmode_counter:tcu
clk => video_enable~reg0.CLK
clk => line_counter[0].CLK
clk => line_counter[1].CLK
clk => line_counter[2].CLK
clk => line_counter[3].CLK
clk => line_counter[4].CLK
clk => text_x[0]~reg0.CLK
clk => text_x[1]~reg0.CLK
clk => text_x[2]~reg0.CLK
clk => text_x[3]~reg0.CLK
clk => text_x[4]~reg0.CLK
clk => text_x[5]~reg0.CLK
clk => text_x[6]~reg0.CLK
clk => text_x[7]~reg0.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => text_base[0].CLK
clk => text_base[1].CLK
clk => text_base[2].CLK
clk => text_base[3].CLK
clk => text_base[4].CLK
clk => text_base[5].CLK
clk => text_base[6].CLK
clk => text_base[7].CLK
clk => tile_y[0]~reg0.CLK
clk => tile_y[1]~reg0.CLK
clk => tile_y[2]~reg0.CLK
clk => tile_x[0].CLK
clk => tile_x[1].CLK
clk => tile_x[2].CLK
clk => text_y[0]~reg0.CLK
clk => text_y[1]~reg0.CLK
clk => text_y[2]~reg0.CLK
clk => text_y[3]~reg0.CLK
clk => text_y[4]~reg0.CLK
clk => linediv.CLK
ce => always0.IN1
ce => text_x.OUTPUTSELECT
ce => text_x.OUTPUTSELECT
ce => text_x.OUTPUTSELECT
ce => text_x.OUTPUTSELECT
ce => text_x.OUTPUTSELECT
ce => text_x.OUTPUTSELECT
ce => text_x.OUTPUTSELECT
ce => text_x.OUTPUTSELECT
ce => tile_x.OUTPUTSELECT
ce => tile_x.OUTPUTSELECT
ce => tile_x.OUTPUTSELECT
ce => video_enable.OUTPUTSELECT
ce => tile_y.OUTPUTSELECT
ce => tile_y.OUTPUTSELECT
ce => tile_y.OUTPUTSELECT
ce => text_base.OUTPUTSELECT
ce => text_base.OUTPUTSELECT
ce => text_base.OUTPUTSELECT
ce => line_counter.OUTPUTSELECT
ce => line_counter.OUTPUTSELECT
ce => line_counter.OUTPUTSELECT
ce => line_counter.OUTPUTSELECT
ce => line_counter.OUTPUTSELECT
ce => state.OUTPUTSELECT
ce => state.OUTPUTSELECT
linebegin => always1.IN1
framebegin => linediv.OUTPUTSELECT
framebegin => tile_x.OUTPUTSELECT
framebegin => tile_x.OUTPUTSELECT
framebegin => tile_x.OUTPUTSELECT
framebegin => tile_y.OUTPUTSELECT
framebegin => tile_y.OUTPUTSELECT
framebegin => tile_y.OUTPUTSELECT
framebegin => text_base.OUTPUTSELECT
framebegin => text_base.OUTPUTSELECT
framebegin => text_base.OUTPUTSELECT
framebegin => state.OUTPUTSELECT
framebegin => state.OUTPUTSELECT
framebegin => text_x.OUTPUTSELECT
framebegin => text_x.OUTPUTSELECT
framebegin => text_x.OUTPUTSELECT
framebegin => text_x.OUTPUTSELECT
framebegin => text_x.OUTPUTSELECT
framebegin => text_x.OUTPUTSELECT
framebegin => text_x.OUTPUTSELECT
framebegin => text_x.OUTPUTSELECT
framebegin => line_counter.OUTPUTSELECT
framebegin => line_counter.OUTPUTSELECT
framebegin => line_counter.OUTPUTSELECT
framebegin => line_counter.OUTPUTSELECT
framebegin => line_counter.OUTPUTSELECT
framebegin => video_enable~reg0.ENA
framebegin => text_base[0].ENA
framebegin => text_base[1].ENA
framebegin => text_base[2].ENA
framebegin => text_base[3].ENA
framebegin => text_base[4].ENA
framebegin => text_y[0]~reg0.ENA
framebegin => text_y[1]~reg0.ENA
framebegin => text_y[2]~reg0.ENA
framebegin => text_y[3]~reg0.ENA
framebegin => text_y[4]~reg0.ENA
textaddr[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
textaddr[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
textaddr[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
textaddr[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
textaddr[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
textaddr[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
textaddr[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
textaddr[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
video_enable <= video_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_x[0] <= text_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_x[1] <= text_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_x[2] <= text_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_x[3] <= text_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_x[4] <= text_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_x[5] <= text_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_x[6] <= text_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_x[7] <= text_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_y[0] <= text_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_y[1] <= text_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_y[2] <= text_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_y[3] <= text_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
text_y[4] <= text_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
loadchar <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
tile_y[0] <= tile_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_y[1] <= tile_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tile_y[2] <= tile_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|textmode:osd|screenbuffer:ram0
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
clock => clock.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b


|vector06cc|textmode:osd|screenbuffer:ram0|altsyncram:altsyncram_component
wren_a => altsyncram_0b92:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_0b92:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_0b92:auto_generated.data_a[0]
data_a[1] => altsyncram_0b92:auto_generated.data_a[1]
data_a[2] => altsyncram_0b92:auto_generated.data_a[2]
data_a[3] => altsyncram_0b92:auto_generated.data_a[3]
data_a[4] => altsyncram_0b92:auto_generated.data_a[4]
data_a[5] => altsyncram_0b92:auto_generated.data_a[5]
data_a[6] => altsyncram_0b92:auto_generated.data_a[6]
data_a[7] => altsyncram_0b92:auto_generated.data_a[7]
data_b[0] => altsyncram_0b92:auto_generated.data_b[0]
data_b[1] => altsyncram_0b92:auto_generated.data_b[1]
data_b[2] => altsyncram_0b92:auto_generated.data_b[2]
data_b[3] => altsyncram_0b92:auto_generated.data_b[3]
data_b[4] => altsyncram_0b92:auto_generated.data_b[4]
data_b[5] => altsyncram_0b92:auto_generated.data_b[5]
data_b[6] => altsyncram_0b92:auto_generated.data_b[6]
data_b[7] => altsyncram_0b92:auto_generated.data_b[7]
address_a[0] => altsyncram_0b92:auto_generated.address_a[0]
address_a[1] => altsyncram_0b92:auto_generated.address_a[1]
address_a[2] => altsyncram_0b92:auto_generated.address_a[2]
address_a[3] => altsyncram_0b92:auto_generated.address_a[3]
address_a[4] => altsyncram_0b92:auto_generated.address_a[4]
address_a[5] => altsyncram_0b92:auto_generated.address_a[5]
address_a[6] => altsyncram_0b92:auto_generated.address_a[6]
address_a[7] => altsyncram_0b92:auto_generated.address_a[7]
address_b[0] => altsyncram_0b92:auto_generated.address_b[0]
address_b[1] => altsyncram_0b92:auto_generated.address_b[1]
address_b[2] => altsyncram_0b92:auto_generated.address_b[2]
address_b[3] => altsyncram_0b92:auto_generated.address_b[3]
address_b[4] => altsyncram_0b92:auto_generated.address_b[4]
address_b[5] => altsyncram_0b92:auto_generated.address_b[5]
address_b[6] => altsyncram_0b92:auto_generated.address_b[6]
address_b[7] => altsyncram_0b92:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0b92:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_0b92:auto_generated.q_a[0]
q_a[1] <= altsyncram_0b92:auto_generated.q_a[1]
q_a[2] <= altsyncram_0b92:auto_generated.q_a[2]
q_a[3] <= altsyncram_0b92:auto_generated.q_a[3]
q_a[4] <= altsyncram_0b92:auto_generated.q_a[4]
q_a[5] <= altsyncram_0b92:auto_generated.q_a[5]
q_a[6] <= altsyncram_0b92:auto_generated.q_a[6]
q_a[7] <= altsyncram_0b92:auto_generated.q_a[7]
q_b[0] <= altsyncram_0b92:auto_generated.q_b[0]
q_b[1] <= altsyncram_0b92:auto_generated.q_b[1]
q_b[2] <= altsyncram_0b92:auto_generated.q_b[2]
q_b[3] <= altsyncram_0b92:auto_generated.q_b[3]
q_b[4] <= altsyncram_0b92:auto_generated.q_b[4]
q_b[5] <= altsyncram_0b92:auto_generated.q_b[5]
q_b[6] <= altsyncram_0b92:auto_generated.q_b[6]
q_b[7] <= altsyncram_0b92:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vector06cc|textmode:osd|screenbuffer:ram0|altsyncram:altsyncram_component|altsyncram_0b92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBRE
wren_b => ram_block1a1.PORTBRE
wren_b => ram_block1a2.PORTBRE
wren_b => ram_block1a3.PORTBRE
wren_b => ram_block1a4.PORTBRE
wren_b => ram_block1a5.PORTBRE
wren_b => ram_block1a6.PORTBRE
wren_b => ram_block1a7.PORTBRE


|vector06cc|textmode:osd|chargen:chrom0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a


|vector06cc|textmode:osd|chargen:chrom0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dd81:auto_generated.address_a[0]
address_a[1] => altsyncram_dd81:auto_generated.address_a[1]
address_a[2] => altsyncram_dd81:auto_generated.address_a[2]
address_a[3] => altsyncram_dd81:auto_generated.address_a[3]
address_a[4] => altsyncram_dd81:auto_generated.address_a[4]
address_a[5] => altsyncram_dd81:auto_generated.address_a[5]
address_a[6] => altsyncram_dd81:auto_generated.address_a[6]
address_a[7] => altsyncram_dd81:auto_generated.address_a[7]
address_a[8] => altsyncram_dd81:auto_generated.address_a[8]
address_a[9] => altsyncram_dd81:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dd81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dd81:auto_generated.q_a[0]
q_a[1] <= altsyncram_dd81:auto_generated.q_a[1]
q_a[2] <= altsyncram_dd81:auto_generated.q_a[2]
q_a[3] <= altsyncram_dd81:auto_generated.q_a[3]
q_a[4] <= altsyncram_dd81:auto_generated.q_a[4]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|vector06cc|textmode:osd|chargen:chrom0|altsyncram:altsyncram_component|altsyncram_dd81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT


|vector06cc|ayglue:shrieker
clk => clk.IN1
ce => ce.IN1
reset_n => reset_n.IN1
address => Decoder0.IN0
address => Decoder1.IN0
address => Decoder2.IN0
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
wren => Decoder0.IN1
wren => Decoder1.IN1
wren => Decoder2.IN1
rden => Decoder0.IN2
rden => Decoder1.IN2
rden => Decoder2.IN2
q[0] <= q[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
sound[0] <= YM2149:digeridoo.O_AUDIO
sound[1] <= YM2149:digeridoo.O_AUDIO
sound[2] <= YM2149:digeridoo.O_AUDIO
sound[3] <= YM2149:digeridoo.O_AUDIO
sound[4] <= YM2149:digeridoo.O_AUDIO
sound[5] <= YM2149:digeridoo.O_AUDIO
sound[6] <= YM2149:digeridoo.O_AUDIO
sound[7] <= YM2149:digeridoo.O_AUDIO
odataoe <= YM2149:digeridoo.O_DA_OE_L


|vector06cc|ayglue:shrieker|YM2149:digeridoo
I_DA[0] => addr.DATAB
I_DA[0] => Mux10.IN0
I_DA[0] => Mux14.IN0
I_DA[0] => Mux22.IN0
I_DA[0] => Mux26.IN0
I_DA[0] => Mux34.IN0
I_DA[0] => Mux38.IN0
I_DA[0] => Mux43.IN0
I_DA[0] => Mux51.IN0
I_DA[0] => Mux56.IN0
I_DA[0] => Mux61.IN0
I_DA[0] => Mux66.IN0
I_DA[0] => Mux74.IN0
I_DA[0] => Mux82.IN0
I_DA[0] => Mux86.IN0
I_DA[0] => Mux94.IN0
I_DA[0] => Mux102.IN0
I_DA[1] => addr.DATAB
I_DA[1] => Mux9.IN0
I_DA[1] => Mux13.IN0
I_DA[1] => Mux21.IN0
I_DA[1] => Mux25.IN0
I_DA[1] => Mux33.IN0
I_DA[1] => Mux37.IN0
I_DA[1] => Mux42.IN0
I_DA[1] => Mux50.IN0
I_DA[1] => Mux55.IN0
I_DA[1] => Mux60.IN0
I_DA[1] => Mux65.IN0
I_DA[1] => Mux73.IN0
I_DA[1] => Mux81.IN0
I_DA[1] => Mux85.IN0
I_DA[1] => Mux93.IN0
I_DA[1] => Mux101.IN0
I_DA[2] => addr.DATAB
I_DA[2] => Mux8.IN0
I_DA[2] => Mux12.IN0
I_DA[2] => Mux20.IN0
I_DA[2] => Mux24.IN0
I_DA[2] => Mux32.IN0
I_DA[2] => Mux36.IN0
I_DA[2] => Mux41.IN0
I_DA[2] => Mux49.IN0
I_DA[2] => Mux54.IN0
I_DA[2] => Mux59.IN0
I_DA[2] => Mux64.IN0
I_DA[2] => Mux72.IN0
I_DA[2] => Mux80.IN0
I_DA[2] => Mux84.IN0
I_DA[2] => Mux92.IN0
I_DA[2] => Mux100.IN0
I_DA[3] => addr.DATAB
I_DA[3] => Mux7.IN0
I_DA[3] => Mux11.IN0
I_DA[3] => Mux19.IN0
I_DA[3] => Mux23.IN0
I_DA[3] => Mux31.IN0
I_DA[3] => Mux35.IN0
I_DA[3] => Mux40.IN0
I_DA[3] => Mux48.IN0
I_DA[3] => Mux53.IN0
I_DA[3] => Mux58.IN0
I_DA[3] => Mux63.IN0
I_DA[3] => Mux71.IN0
I_DA[3] => Mux79.IN0
I_DA[3] => Mux83.IN0
I_DA[3] => Mux91.IN0
I_DA[3] => Mux99.IN0
I_DA[4] => addr.DATAB
I_DA[4] => Mux6.IN0
I_DA[4] => Mux18.IN0
I_DA[4] => Mux30.IN0
I_DA[4] => Mux39.IN0
I_DA[4] => Mux47.IN0
I_DA[4] => Mux52.IN0
I_DA[4] => Mux57.IN0
I_DA[4] => Mux62.IN0
I_DA[4] => Mux70.IN0
I_DA[4] => Mux78.IN0
I_DA[4] => Mux90.IN0
I_DA[4] => Mux98.IN0
I_DA[5] => addr.DATAB
I_DA[5] => Mux5.IN0
I_DA[5] => Mux17.IN0
I_DA[5] => Mux29.IN0
I_DA[5] => Mux46.IN0
I_DA[5] => Mux69.IN0
I_DA[5] => Mux77.IN0
I_DA[5] => Mux89.IN0
I_DA[5] => Mux97.IN0
I_DA[6] => addr.DATAB
I_DA[6] => Mux4.IN0
I_DA[6] => Mux16.IN0
I_DA[6] => Mux28.IN0
I_DA[6] => Mux45.IN0
I_DA[6] => Mux68.IN0
I_DA[6] => Mux76.IN0
I_DA[6] => Mux88.IN0
I_DA[6] => Mux96.IN0
I_DA[7] => addr.DATAB
I_DA[7] => Mux3.IN0
I_DA[7] => Mux15.IN0
I_DA[7] => Mux27.IN0
I_DA[7] => Mux44.IN0
I_DA[7] => Mux67.IN0
I_DA[7] => Mux75.IN0
I_DA[7] => Mux87.IN0
I_DA[7] => Mux95.IN0
O_DA[0] <= O_DA.DB_MAX_OUTPUT_PORT_TYPE
O_DA[1] <= O_DA.DB_MAX_OUTPUT_PORT_TYPE
O_DA[2] <= O_DA.DB_MAX_OUTPUT_PORT_TYPE
O_DA[3] <= O_DA.DB_MAX_OUTPUT_PORT_TYPE
O_DA[4] <= O_DA.DB_MAX_OUTPUT_PORT_TYPE
O_DA[5] <= O_DA.DB_MAX_OUTPUT_PORT_TYPE
O_DA[6] <= O_DA.DB_MAX_OUTPUT_PORT_TYPE
O_DA[7] <= O_DA.DB_MAX_OUTPUT_PORT_TYPE
O_DA_OE_L <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
I_A9_L => p_busdecode.IN0
I_A8 => p_busdecode.IN1
I_BDIR => Mux0.IN8
I_BDIR => Mux1.IN7
I_BDIR => Mux2.IN7
I_BC2 => Mux0.IN9
I_BC2 => Mux1.IN8
I_BC2 => Mux2.IN8
I_BC1 => Mux0.IN10
I_BC1 => Mux1.IN9
I_BC1 => Mux2.IN9
I_SEL_L => cnt_div.DATAB
O_AUDIO[0] <= O_AUDIO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO[1] <= O_AUDIO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO[2] <= O_AUDIO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO[3] <= O_AUDIO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO[4] <= O_AUDIO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO[5] <= O_AUDIO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO[6] <= O_AUDIO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_AUDIO[7] <= O_AUDIO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
I_IOA[0] => ioa_inreg[0].DATAIN
I_IOA[1] => ioa_inreg[1].DATAIN
I_IOA[2] => ioa_inreg[2].DATAIN
I_IOA[3] => ioa_inreg[3].DATAIN
I_IOA[4] => ioa_inreg[4].DATAIN
I_IOA[5] => ioa_inreg[5].DATAIN
I_IOA[6] => ioa_inreg[6].DATAIN
I_IOA[7] => ioa_inreg[7].DATAIN
O_IOA[0] <= reg[14][0].DB_MAX_OUTPUT_PORT_TYPE
O_IOA[1] <= reg[14][1].DB_MAX_OUTPUT_PORT_TYPE
O_IOA[2] <= reg[14][2].DB_MAX_OUTPUT_PORT_TYPE
O_IOA[3] <= reg[14][3].DB_MAX_OUTPUT_PORT_TYPE
O_IOA[4] <= reg[14][4].DB_MAX_OUTPUT_PORT_TYPE
O_IOA[5] <= reg[14][5].DB_MAX_OUTPUT_PORT_TYPE
O_IOA[6] <= reg[14][6].DB_MAX_OUTPUT_PORT_TYPE
O_IOA[7] <= reg[14][7].DB_MAX_OUTPUT_PORT_TYPE
O_IOA_OE_L <= reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
I_IOB[0] => iob_inreg[0].DATAIN
I_IOB[1] => iob_inreg[1].DATAIN
I_IOB[2] => iob_inreg[2].DATAIN
I_IOB[3] => iob_inreg[3].DATAIN
I_IOB[4] => iob_inreg[4].DATAIN
I_IOB[5] => iob_inreg[5].DATAIN
I_IOB[6] => iob_inreg[6].DATAIN
I_IOB[7] => iob_inreg[7].DATAIN
O_IOB[0] <= reg[15][0].DB_MAX_OUTPUT_PORT_TYPE
O_IOB[1] <= reg[15][1].DB_MAX_OUTPUT_PORT_TYPE
O_IOB[2] <= reg[15][2].DB_MAX_OUTPUT_PORT_TYPE
O_IOB[3] <= reg[15][3].DB_MAX_OUTPUT_PORT_TYPE
O_IOB[4] <= reg[15][4].DB_MAX_OUTPUT_PORT_TYPE
O_IOB[5] <= reg[15][5].DB_MAX_OUTPUT_PORT_TYPE
O_IOB[6] <= reg[15][6].DB_MAX_OUTPUT_PORT_TYPE
O_IOB[7] <= reg[15][7].DB_MAX_OUTPUT_PORT_TYPE
O_IOB_OE_L <= reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
ENA => tone_gen_cnt[3][5].ENA
ENA => tone_gen_cnt[3][4].ENA
ENA => tone_gen_cnt[3][3].ENA
ENA => tone_gen_cnt[3][2].ENA
ENA => tone_gen_cnt[3][1].ENA
ENA => tone_gen_cnt[3][0].ENA
ENA => tone_gen_op[3].ENA
ENA => tone_gen_op[2].ENA
ENA => env_ena.ENA
ENA => env_gen_cnt[15].ENA
ENA => env_gen_cnt[14].ENA
ENA => env_gen_cnt[13].ENA
ENA => env_gen_cnt[12].ENA
ENA => env_gen_cnt[11].ENA
ENA => env_gen_cnt[10].ENA
ENA => env_gen_cnt[9].ENA
ENA => env_gen_cnt[8].ENA
ENA => env_gen_cnt[7].ENA
ENA => env_gen_cnt[6].ENA
ENA => env_gen_cnt[5].ENA
ENA => env_gen_cnt[4].ENA
ENA => env_gen_cnt[3].ENA
ENA => env_gen_cnt[2].ENA
ENA => env_gen_cnt[1].ENA
ENA => noise_div.ENA
ENA => dac_amp[7].ENA
ENA => dac_amp[6].ENA
ENA => dac_amp[5].ENA
ENA => dac_amp[4].ENA
ENA => dac_amp[3].ENA
ENA => dac_amp[2].ENA
ENA => dac_amp[1].ENA
ENA => dac_amp[0].ENA
ENA => audio_mix[9].ENA
ENA => audio_mix[8].ENA
ENA => audio_mix[7].ENA
ENA => audio_mix[6].ENA
ENA => audio_mix[5].ENA
ENA => audio_mix[4].ENA
ENA => audio_mix[3].ENA
ENA => audio_mix[2].ENA
ENA => poly17[0].ENA
ENA => audio_mix[1].ENA
ENA => audio_mix[0].ENA
ENA => audio_final[9].ENA
ENA => audio_final[8].ENA
ENA => audio_final[7].ENA
ENA => audio_final[6].ENA
ENA => audio_final[5].ENA
ENA => audio_final[4].ENA
ENA => audio_final[3].ENA
ENA => audio_final[2].ENA
ENA => audio_final[1].ENA
ENA => O_AUDIO[7]~reg0.ENA
ENA => tone_gen_op[1].ENA
ENA => O_AUDIO[6]~reg0.ENA
ENA => O_AUDIO[5]~reg0.ENA
ENA => env_gen_cnt[0].ENA
ENA => O_AUDIO[4]~reg0.ENA
ENA => O_AUDIO[3]~reg0.ENA
ENA => O_AUDIO[2]~reg0.ENA
ENA => env_vol[4].ENA
ENA => env_vol[3].ENA
ENA => env_vol[2].ENA
ENA => env_vol[1].ENA
ENA => env_vol[0].ENA
ENA => env_inc.ENA
ENA => O_AUDIO[1]~reg0.ENA
ENA => env_hold.ENA
ENA => O_AUDIO[0]~reg0.ENA
ENA => tone_gen_cnt[3][6].ENA
ENA => tone_gen_cnt[3][7].ENA
ENA => tone_gen_cnt[3][8].ENA
ENA => tone_gen_cnt[3][9].ENA
ENA => tone_gen_cnt[3][10].ENA
ENA => tone_gen_cnt[3][11].ENA
ENA => tone_gen_cnt[2][0].ENA
ENA => tone_gen_cnt[2][1].ENA
ENA => tone_gen_cnt[2][2].ENA
ENA => tone_gen_cnt[2][3].ENA
ENA => tone_gen_cnt[2][4].ENA
ENA => tone_gen_cnt[2][5].ENA
ENA => tone_gen_cnt[2][6].ENA
ENA => tone_gen_cnt[2][7].ENA
ENA => tone_gen_cnt[2][8].ENA
ENA => tone_gen_cnt[2][9].ENA
ENA => tone_gen_cnt[2][10].ENA
ENA => tone_gen_cnt[2][11].ENA
ENA => tone_gen_cnt[1][0].ENA
ENA => tone_gen_cnt[1][1].ENA
ENA => tone_gen_cnt[1][2].ENA
ENA => tone_gen_cnt[1][3].ENA
ENA => tone_gen_cnt[1][4].ENA
ENA => tone_gen_cnt[1][5].ENA
ENA => tone_gen_cnt[1][6].ENA
ENA => tone_gen_cnt[1][7].ENA
ENA => tone_gen_cnt[1][8].ENA
ENA => tone_gen_cnt[1][9].ENA
ENA => tone_gen_cnt[1][10].ENA
ENA => tone_gen_cnt[1][11].ENA
ENA => poly17[1].ENA
ENA => poly17[2].ENA
ENA => poly17[3].ENA
ENA => poly17[4].ENA
ENA => poly17[5].ENA
ENA => poly17[6].ENA
ENA => poly17[7].ENA
ENA => poly17[8].ENA
ENA => poly17[9].ENA
ENA => poly17[10].ENA
ENA => poly17[11].ENA
ENA => poly17[12].ENA
ENA => poly17[13].ENA
ENA => poly17[14].ENA
ENA => poly17[15].ENA
ENA => poly17[16].ENA
ENA => noise_gen_cnt[0].ENA
ENA => noise_gen_cnt[1].ENA
ENA => noise_gen_cnt[2].ENA
ENA => noise_gen_cnt[3].ENA
ENA => noise_gen_cnt[4].ENA
ENA => cnt_div[0].ENA
ENA => cnt_div[1].ENA
ENA => cnt_div[2].ENA
ENA => cnt_div[3].ENA
ENA => ena_div_noise.ENA
ENA => ena_div.ENA
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => reg.OUTPUTSELECT
RESET_L => env_reset.OUTPUTSELECT
RESET_L => O_AUDIO.OUTPUTSELECT
RESET_L => O_AUDIO.OUTPUTSELECT
RESET_L => O_AUDIO.OUTPUTSELECT
RESET_L => O_AUDIO.OUTPUTSELECT
RESET_L => O_AUDIO.OUTPUTSELECT
RESET_L => O_AUDIO.OUTPUTSELECT
RESET_L => O_AUDIO.OUTPUTSELECT
RESET_L => O_AUDIO.OUTPUTSELECT
RESET_L => addr.OUTPUTSELECT
RESET_L => addr.OUTPUTSELECT
RESET_L => addr.OUTPUTSELECT
RESET_L => addr.OUTPUTSELECT
RESET_L => addr.OUTPUTSELECT
RESET_L => addr.OUTPUTSELECT
RESET_L => addr.OUTPUTSELECT
RESET_L => addr.OUTPUTSELECT
CLK => iob_inreg[0].CLK
CLK => iob_inreg[1].CLK
CLK => iob_inreg[2].CLK
CLK => iob_inreg[3].CLK
CLK => iob_inreg[4].CLK
CLK => iob_inreg[5].CLK
CLK => iob_inreg[6].CLK
CLK => iob_inreg[7].CLK
CLK => ioa_inreg[0].CLK
CLK => ioa_inreg[1].CLK
CLK => ioa_inreg[2].CLK
CLK => ioa_inreg[3].CLK
CLK => ioa_inreg[4].CLK
CLK => ioa_inreg[5].CLK
CLK => ioa_inreg[6].CLK
CLK => ioa_inreg[7].CLK
CLK => O_AUDIO[0]~reg0.CLK
CLK => O_AUDIO[1]~reg0.CLK
CLK => O_AUDIO[2]~reg0.CLK
CLK => O_AUDIO[3]~reg0.CLK
CLK => O_AUDIO[4]~reg0.CLK
CLK => O_AUDIO[5]~reg0.CLK
CLK => O_AUDIO[6]~reg0.CLK
CLK => O_AUDIO[7]~reg0.CLK
CLK => audio_final[1].CLK
CLK => audio_final[2].CLK
CLK => audio_final[3].CLK
CLK => audio_final[4].CLK
CLK => audio_final[5].CLK
CLK => audio_final[6].CLK
CLK => audio_final[7].CLK
CLK => audio_final[8].CLK
CLK => audio_final[9].CLK
CLK => audio_mix[0].CLK
CLK => audio_mix[1].CLK
CLK => audio_mix[2].CLK
CLK => audio_mix[3].CLK
CLK => audio_mix[4].CLK
CLK => audio_mix[5].CLK
CLK => audio_mix[6].CLK
CLK => audio_mix[7].CLK
CLK => audio_mix[8].CLK
CLK => audio_mix[9].CLK
CLK => dac_amp[0].CLK
CLK => dac_amp[1].CLK
CLK => dac_amp[2].CLK
CLK => dac_amp[3].CLK
CLK => dac_amp[4].CLK
CLK => dac_amp[5].CLK
CLK => dac_amp[6].CLK
CLK => dac_amp[7].CLK
CLK => env_hold.CLK
CLK => env_inc.CLK
CLK => env_vol[0].CLK
CLK => env_vol[1].CLK
CLK => env_vol[2].CLK
CLK => env_vol[3].CLK
CLK => env_vol[4].CLK
CLK => env_gen_cnt[0].CLK
CLK => env_gen_cnt[1].CLK
CLK => env_gen_cnt[2].CLK
CLK => env_gen_cnt[3].CLK
CLK => env_gen_cnt[4].CLK
CLK => env_gen_cnt[5].CLK
CLK => env_gen_cnt[6].CLK
CLK => env_gen_cnt[7].CLK
CLK => env_gen_cnt[8].CLK
CLK => env_gen_cnt[9].CLK
CLK => env_gen_cnt[10].CLK
CLK => env_gen_cnt[11].CLK
CLK => env_gen_cnt[12].CLK
CLK => env_gen_cnt[13].CLK
CLK => env_gen_cnt[14].CLK
CLK => env_gen_cnt[15].CLK
CLK => env_ena.CLK
CLK => tone_gen_op[1].CLK
CLK => tone_gen_op[2].CLK
CLK => tone_gen_op[3].CLK
CLK => tone_gen_cnt[3][0].CLK
CLK => tone_gen_cnt[3][1].CLK
CLK => tone_gen_cnt[3][2].CLK
CLK => tone_gen_cnt[3][3].CLK
CLK => tone_gen_cnt[3][4].CLK
CLK => tone_gen_cnt[3][5].CLK
CLK => tone_gen_cnt[3][6].CLK
CLK => tone_gen_cnt[3][7].CLK
CLK => tone_gen_cnt[3][8].CLK
CLK => tone_gen_cnt[3][9].CLK
CLK => tone_gen_cnt[3][10].CLK
CLK => tone_gen_cnt[3][11].CLK
CLK => tone_gen_cnt[2][0].CLK
CLK => tone_gen_cnt[2][1].CLK
CLK => tone_gen_cnt[2][2].CLK
CLK => tone_gen_cnt[2][3].CLK
CLK => tone_gen_cnt[2][4].CLK
CLK => tone_gen_cnt[2][5].CLK
CLK => tone_gen_cnt[2][6].CLK
CLK => tone_gen_cnt[2][7].CLK
CLK => tone_gen_cnt[2][8].CLK
CLK => tone_gen_cnt[2][9].CLK
CLK => tone_gen_cnt[2][10].CLK
CLK => tone_gen_cnt[2][11].CLK
CLK => tone_gen_cnt[1][0].CLK
CLK => tone_gen_cnt[1][1].CLK
CLK => tone_gen_cnt[1][2].CLK
CLK => tone_gen_cnt[1][3].CLK
CLK => tone_gen_cnt[1][4].CLK
CLK => tone_gen_cnt[1][5].CLK
CLK => tone_gen_cnt[1][6].CLK
CLK => tone_gen_cnt[1][7].CLK
CLK => tone_gen_cnt[1][8].CLK
CLK => tone_gen_cnt[1][9].CLK
CLK => tone_gen_cnt[1][10].CLK
CLK => tone_gen_cnt[1][11].CLK
CLK => poly17[0].CLK
CLK => poly17[1].CLK
CLK => poly17[2].CLK
CLK => poly17[3].CLK
CLK => poly17[4].CLK
CLK => poly17[5].CLK
CLK => poly17[6].CLK
CLK => poly17[7].CLK
CLK => poly17[8].CLK
CLK => poly17[9].CLK
CLK => poly17[10].CLK
CLK => poly17[11].CLK
CLK => poly17[12].CLK
CLK => poly17[13].CLK
CLK => poly17[14].CLK
CLK => poly17[15].CLK
CLK => poly17[16].CLK
CLK => noise_gen_cnt[0].CLK
CLK => noise_gen_cnt[1].CLK
CLK => noise_gen_cnt[2].CLK
CLK => noise_gen_cnt[3].CLK
CLK => noise_gen_cnt[4].CLK
CLK => noise_div.CLK
CLK => cnt_div[0].CLK
CLK => cnt_div[1].CLK
CLK => cnt_div[2].CLK
CLK => cnt_div[3].CLK
CLK => ena_div_noise.CLK
CLK => ena_div.CLK
CLK => reg[15][0].CLK
CLK => reg[15][1].CLK
CLK => reg[15][2].CLK
CLK => reg[15][3].CLK
CLK => reg[15][4].CLK
CLK => reg[15][5].CLK
CLK => reg[15][6].CLK
CLK => reg[15][7].CLK
CLK => reg[14][0].CLK
CLK => reg[14][1].CLK
CLK => reg[14][2].CLK
CLK => reg[14][3].CLK
CLK => reg[14][4].CLK
CLK => reg[14][5].CLK
CLK => reg[14][6].CLK
CLK => reg[14][7].CLK
CLK => reg[13][0].CLK
CLK => reg[13][1].CLK
CLK => reg[13][2].CLK
CLK => reg[13][3].CLK
CLK => reg[12][0].CLK
CLK => reg[12][1].CLK
CLK => reg[12][2].CLK
CLK => reg[12][3].CLK
CLK => reg[12][4].CLK
CLK => reg[12][5].CLK
CLK => reg[12][6].CLK
CLK => reg[12][7].CLK
CLK => reg[11][0].CLK
CLK => reg[11][1].CLK
CLK => reg[11][2].CLK
CLK => reg[11][3].CLK
CLK => reg[11][4].CLK
CLK => reg[11][5].CLK
CLK => reg[11][6].CLK
CLK => reg[11][7].CLK
CLK => reg[10][0].CLK
CLK => reg[10][1].CLK
CLK => reg[10][2].CLK
CLK => reg[10][3].CLK
CLK => reg[10][4].CLK
CLK => reg[9][0].CLK
CLK => reg[9][1].CLK
CLK => reg[9][2].CLK
CLK => reg[9][3].CLK
CLK => reg[9][4].CLK
CLK => reg[8][0].CLK
CLK => reg[8][1].CLK
CLK => reg[8][2].CLK
CLK => reg[8][3].CLK
CLK => reg[8][4].CLK
CLK => reg[7][0].CLK
CLK => reg[7][1].CLK
CLK => reg[7][2].CLK
CLK => reg[7][3].CLK
CLK => reg[7][4].CLK
CLK => reg[7][5].CLK
CLK => reg[7][6].CLK
CLK => reg[7][7].CLK
CLK => reg[6][0].CLK
CLK => reg[6][1].CLK
CLK => reg[6][2].CLK
CLK => reg[6][3].CLK
CLK => reg[6][4].CLK
CLK => reg[5][0].CLK
CLK => reg[5][1].CLK
CLK => reg[5][2].CLK
CLK => reg[5][3].CLK
CLK => reg[4][0].CLK
CLK => reg[4][1].CLK
CLK => reg[4][2].CLK
CLK => reg[4][3].CLK
CLK => reg[4][4].CLK
CLK => reg[4][5].CLK
CLK => reg[4][6].CLK
CLK => reg[4][7].CLK
CLK => reg[3][0].CLK
CLK => reg[3][1].CLK
CLK => reg[3][2].CLK
CLK => reg[3][3].CLK
CLK => reg[2][0].CLK
CLK => reg[2][1].CLK
CLK => reg[2][2].CLK
CLK => reg[2][3].CLK
CLK => reg[2][4].CLK
CLK => reg[2][5].CLK
CLK => reg[2][6].CLK
CLK => reg[2][7].CLK
CLK => reg[1][0].CLK
CLK => reg[1][1].CLK
CLK => reg[1][2].CLK
CLK => reg[1][3].CLK
CLK => reg[0][0].CLK
CLK => reg[0][1].CLK
CLK => reg[0][2].CLK
CLK => reg[0][3].CLK
CLK => reg[0][4].CLK
CLK => reg[0][5].CLK
CLK => reg[0][6].CLK
CLK => reg[0][7].CLK
CLK => env_reset.CLK
CLK => addr[0].CLK
CLK => addr[1].CLK
CLK => addr[2].CLK
CLK => addr[3].CLK
CLK => addr[4].CLK
CLK => addr[5].CLK
CLK => addr[6].CLK
CLK => addr[7].CLK


|vector06cc|specialkeys:skeys
clk => clk.IN1
cpu_ce => cpu_ce.IN1
reset_n => rst0toggle.ACLR
reset_n => o_disable_rom~reg0.ACLR
reset_n => key_osd_x.ACLR
reset_n => o_osd~reg0.ACLR
key_blksbr => rst0toggle.DATAIN
key_blksbr => o_disable_rom~reg0.ENA
key_osd => always1.IN1
key_osd => key_osd_x.DATAIN
osd_command[0] => ~NO_FANOUT~
osd_command[1] => ~NO_FANOUT~
osd_command[2] => ~NO_FANOUT~
osd_command[3] => ~NO_FANOUT~
osd_command[4] => ~NO_FANOUT~
osd_command[5] => ~NO_FANOUT~
osd_command[6] => ~NO_FANOUT~
osd_command[7] => ~NO_FANOUT~
o_disable_rom <= o_disable_rom~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_blksbr_reset <= oneshot:blksbr.port3
o_osd <= o_osd~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|specialkeys:skeys|oneshot:blksbr
clk => n_shot[0].CLK
clk => n_shot[1].CLK
clk => n_shot[2].CLK
clk => n_shot[3].CLK
clk => n_shot[4].CLK
clk => n_shot[5].CLK
clk => n_shot[6].CLK
clk => n_shot[7].CLK
clk => n_shot[8].CLK
clk => q~reg0.CLK
clk => trigsample.CLK
ce => n_shot[0].ENA
ce => n_shot[1].ENA
ce => n_shot[2].ENA
ce => n_shot[3].ENA
ce => n_shot[4].ENA
ce => n_shot[5].ENA
ce => n_shot[6].ENA
ce => n_shot[7].ENA
ce => n_shot[8].ENA
ce => q~reg0.ENA
ce => trigsample.ENA
trigger => always0.IN1
trigger => trigsample.DATAIN
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|I2C_AV_Config:u7
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iRST_N => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|vector06cc|I2C_AV_Config:u7|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|vector06cc|jtag_top:tigertiger
clk24 => clk24.IN2
reset_n => reset_n.IN2
oHOLD <= CMD_Decode:u5.oHOLD
iHLDA => iHLDA.IN1
iTCK => iTCK.IN1
oTDO <= USB_JTAG:u1.TDO
iTDI => iTDI.IN1
iTCS => iTCS.IN1
oJTAG_ADDR[0] <= CMD_Decode:u5.oSR_ADDR
oJTAG_ADDR[1] <= CMD_Decode:u5.oSR_ADDR
oJTAG_ADDR[2] <= CMD_Decode:u5.oSR_ADDR
oJTAG_ADDR[3] <= CMD_Decode:u5.oSR_ADDR
oJTAG_ADDR[4] <= CMD_Decode:u5.oSR_ADDR
oJTAG_ADDR[5] <= CMD_Decode:u5.oSR_ADDR
oJTAG_ADDR[6] <= CMD_Decode:u5.oSR_ADDR
oJTAG_ADDR[7] <= CMD_Decode:u5.oSR_ADDR
oJTAG_ADDR[8] <= CMD_Decode:u5.oSR_ADDR
oJTAG_ADDR[9] <= CMD_Decode:u5.oSR_ADDR
oJTAG_ADDR[10] <= CMD_Decode:u5.oSR_ADDR
oJTAG_ADDR[11] <= CMD_Decode:u5.oSR_ADDR
oJTAG_ADDR[12] <= CMD_Decode:u5.oSR_ADDR
oJTAG_ADDR[13] <= CMD_Decode:u5.oSR_ADDR
oJTAG_ADDR[14] <= CMD_Decode:u5.oSR_ADDR
oJTAG_ADDR[15] <= CMD_Decode:u5.oSR_ADDR
oJTAG_ADDR[16] <= CMD_Decode:u5.oSR_ADDR
oJTAG_ADDR[17] <= CMD_Decode:u5.oSR_ADDR
iJTAG_DATA_TO_HOST[0] => iJTAG_DATA_TO_HOST[0].IN1
iJTAG_DATA_TO_HOST[1] => iJTAG_DATA_TO_HOST[1].IN1
iJTAG_DATA_TO_HOST[2] => iJTAG_DATA_TO_HOST[2].IN1
iJTAG_DATA_TO_HOST[3] => iJTAG_DATA_TO_HOST[3].IN1
iJTAG_DATA_TO_HOST[4] => iJTAG_DATA_TO_HOST[4].IN1
iJTAG_DATA_TO_HOST[5] => iJTAG_DATA_TO_HOST[5].IN1
iJTAG_DATA_TO_HOST[6] => iJTAG_DATA_TO_HOST[6].IN1
iJTAG_DATA_TO_HOST[7] => iJTAG_DATA_TO_HOST[7].IN1
iJTAG_DATA_TO_HOST[8] => iJTAG_DATA_TO_HOST[8].IN1
iJTAG_DATA_TO_HOST[9] => iJTAG_DATA_TO_HOST[9].IN1
iJTAG_DATA_TO_HOST[10] => iJTAG_DATA_TO_HOST[10].IN1
iJTAG_DATA_TO_HOST[11] => iJTAG_DATA_TO_HOST[11].IN1
iJTAG_DATA_TO_HOST[12] => iJTAG_DATA_TO_HOST[12].IN1
iJTAG_DATA_TO_HOST[13] => iJTAG_DATA_TO_HOST[13].IN1
iJTAG_DATA_TO_HOST[14] => iJTAG_DATA_TO_HOST[14].IN1
iJTAG_DATA_TO_HOST[15] => iJTAG_DATA_TO_HOST[15].IN1
oJTAG_DATA_FROM_HOST[0] <= CMD_Decode:u5.oSR_DATA
oJTAG_DATA_FROM_HOST[1] <= CMD_Decode:u5.oSR_DATA
oJTAG_DATA_FROM_HOST[2] <= CMD_Decode:u5.oSR_DATA
oJTAG_DATA_FROM_HOST[3] <= CMD_Decode:u5.oSR_DATA
oJTAG_DATA_FROM_HOST[4] <= CMD_Decode:u5.oSR_DATA
oJTAG_DATA_FROM_HOST[5] <= CMD_Decode:u5.oSR_DATA
oJTAG_DATA_FROM_HOST[6] <= CMD_Decode:u5.oSR_DATA
oJTAG_DATA_FROM_HOST[7] <= CMD_Decode:u5.oSR_DATA
oJTAG_DATA_FROM_HOST[8] <= CMD_Decode:u5.oSR_DATA
oJTAG_DATA_FROM_HOST[9] <= CMD_Decode:u5.oSR_DATA
oJTAG_DATA_FROM_HOST[10] <= CMD_Decode:u5.oSR_DATA
oJTAG_DATA_FROM_HOST[11] <= CMD_Decode:u5.oSR_DATA
oJTAG_DATA_FROM_HOST[12] <= CMD_Decode:u5.oSR_DATA
oJTAG_DATA_FROM_HOST[13] <= CMD_Decode:u5.oSR_DATA
oJTAG_DATA_FROM_HOST[14] <= CMD_Decode:u5.oSR_DATA
oJTAG_DATA_FROM_HOST[15] <= CMD_Decode:u5.oSR_DATA
oJTAG_SRAM_WR_N <= CMD_Decode:u5.oSR_WE_N
oJTAG_SELECT <= CMD_Decode:u5.oJTAG_SEL


|vector06cc|jtag_top:tigertiger|CLK_LOCK:p0
inclk => sub_wire3[0].IN1
outclk <= CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component.outclk


|vector06cc|jtag_top:tigertiger|CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component
clkselect[0] => clkctrl1.CLKSELECT
clkselect[1] => clkctrl1.CLKSELECT1
ena => clkctrl1.ENA
inclk[0] => clkctrl1.INCLK
inclk[1] => clkctrl1.INCLK1
inclk[2] => clkctrl1.INCLK2
inclk[3] => clkctrl1.INCLK3
outclk <= clkctrl1.CLK


|vector06cc|jtag_top:tigertiger|USB_JTAG:u1
iTxD_DATA[0] => iTxD_DATA[0].IN1
iTxD_DATA[1] => iTxD_DATA[1].IN1
iTxD_DATA[2] => iTxD_DATA[2].IN1
iTxD_DATA[3] => iTxD_DATA[3].IN1
iTxD_DATA[4] => iTxD_DATA[4].IN1
iTxD_DATA[5] => iTxD_DATA[5].IN1
iTxD_DATA[6] => iTxD_DATA[6].IN1
iTxD_DATA[7] => iTxD_DATA[7].IN1
oTxD_Done <= oTxD_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE
iTxD_Start => iTxD_Start.IN1
oRxD_DATA[0] <= oRxD_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[1] <= oRxD_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[2] <= oRxD_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[3] <= oRxD_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[4] <= oRxD_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[5] <= oRxD_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[6] <= oRxD_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[7] <= oRxD_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_Ready <= oRxD_Ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
iRST_n => Pre_RxD_Ready.ACLR
iRST_n => oRxD_Ready~reg0.ACLR
iRST_n => Pre_TxD_Done.ACLR
iRST_n => oTxD_Done~reg0.ACLR
iRST_n => oRxD_DATA[7]~reg0.ENA
iRST_n => oRxD_DATA[6]~reg0.ENA
iRST_n => oRxD_DATA[5]~reg0.ENA
iRST_n => oRxD_DATA[4]~reg0.ENA
iRST_n => oRxD_DATA[3]~reg0.ENA
iRST_n => oRxD_DATA[2]~reg0.ENA
iRST_n => oRxD_DATA[1]~reg0.ENA
iRST_n => oRxD_DATA[0]~reg0.ENA
iCLK => Pre_TxD_Done.CLK
iCLK => oTxD_Done~reg0.CLK
iCLK => oRxD_DATA[0]~reg0.CLK
iCLK => oRxD_DATA[1]~reg0.CLK
iCLK => oRxD_DATA[2]~reg0.CLK
iCLK => oRxD_DATA[3]~reg0.CLK
iCLK => oRxD_DATA[4]~reg0.CLK
iCLK => oRxD_DATA[5]~reg0.CLK
iCLK => oRxD_DATA[6]~reg0.CLK
iCLK => oRxD_DATA[7]~reg0.CLK
iCLK => Pre_RxD_Ready.CLK
iCLK => oRxD_Ready~reg0.CLK
iCLK => mTCK.CLK
TDO <= JTAG_TRANS:u1.port3
TDI => TDI.IN1
TCS => TCS.IN2
TCK => TCK.IN1


|vector06cc|jtag_top:tigertiger|USB_JTAG:u1|JTAG_REC:u0
oRxD_DATA[0] <= oRxD_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[1] <= oRxD_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[2] <= oRxD_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[3] <= oRxD_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[4] <= oRxD_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[5] <= oRxD_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[6] <= oRxD_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_DATA[7] <= oRxD_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRxD_Ready <= oRxD_Ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
TDI => oRxD_DATA.DATAB
TDI => rDATA[7].DATAIN
TCS => rCont[0].ACLR
TCS => rCont[1].ACLR
TCS => rCont[2].ACLR
TCS => oRxD_Ready~reg0.ACLR
TCS => oRxD_DATA[0]~reg0.ENA
TCS => rDATA[7].ENA
TCS => rDATA[6].ENA
TCS => rDATA[5].ENA
TCS => rDATA[4].ENA
TCS => rDATA[3].ENA
TCS => rDATA[2].ENA
TCS => rDATA[1].ENA
TCS => oRxD_DATA[7]~reg0.ENA
TCS => oRxD_DATA[6]~reg0.ENA
TCS => oRxD_DATA[5]~reg0.ENA
TCS => oRxD_DATA[4]~reg0.ENA
TCS => oRxD_DATA[3]~reg0.ENA
TCS => oRxD_DATA[2]~reg0.ENA
TCS => oRxD_DATA[1]~reg0.ENA
TCK => oRxD_DATA[0]~reg0.CLK
TCK => oRxD_DATA[1]~reg0.CLK
TCK => oRxD_DATA[2]~reg0.CLK
TCK => oRxD_DATA[3]~reg0.CLK
TCK => oRxD_DATA[4]~reg0.CLK
TCK => oRxD_DATA[5]~reg0.CLK
TCK => oRxD_DATA[6]~reg0.CLK
TCK => oRxD_DATA[7]~reg0.CLK
TCK => rDATA[1].CLK
TCK => rDATA[2].CLK
TCK => rDATA[3].CLK
TCK => rDATA[4].CLK
TCK => rDATA[5].CLK
TCK => rDATA[6].CLK
TCK => rDATA[7].CLK
TCK => rCont[0].CLK
TCK => rCont[1].CLK
TCK => rCont[2].CLK
TCK => oRxD_Ready~reg0.CLK


|vector06cc|jtag_top:tigertiger|USB_JTAG:u1|JTAG_TRANS:u1
iTxD_DATA[0] => Mux0.IN7
iTxD_DATA[1] => Mux0.IN6
iTxD_DATA[2] => Mux0.IN5
iTxD_DATA[3] => Mux0.IN4
iTxD_DATA[4] => Mux0.IN3
iTxD_DATA[5] => Mux0.IN2
iTxD_DATA[6] => Mux0.IN1
iTxD_DATA[7] => Mux0.IN0
iTxD_Start => rCont.OUTPUTSELECT
iTxD_Start => rCont.OUTPUTSELECT
iTxD_Start => rCont.OUTPUTSELECT
iTxD_Start => TDO.OUTPUTSELECT
oTxD_Done <= oTxD_Done~reg0.DB_MAX_OUTPUT_PORT_TYPE
TDO <= TDO~reg0.DB_MAX_OUTPUT_PORT_TYPE
TCK => TDO~reg0.CLK
TCK => rCont[0].CLK
TCK => rCont[1].CLK
TCK => rCont[2].CLK
TCK => oTxD_Done~reg0.CLK
TCS => TDO~reg0.ACLR
TCS => rCont[0].ACLR
TCS => rCont[1].ACLR
TCS => rCont[2].ACLR
TCS => oTxD_Done~reg0.ACLR


|vector06cc|jtag_top:tigertiger|CMD_Decode:u5
iRXD_DATA[0] => CMD_Tmp[0].DATAIN
iRXD_DATA[1] => CMD_Tmp[1].DATAIN
iRXD_DATA[2] => CMD_Tmp[2].DATAIN
iRXD_DATA[3] => CMD_Tmp[3].DATAIN
iRXD_DATA[4] => CMD_Tmp[4].DATAIN
iRXD_DATA[5] => CMD_Tmp[5].DATAIN
iRXD_DATA[6] => CMD_Tmp[6].DATAIN
iRXD_DATA[7] => CMD_Tmp[7].DATAIN
oTXD_DATA[0] <= oSR_TXD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
oTXD_DATA[1] <= oSR_TXD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
oTXD_DATA[2] <= oSR_TXD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
oTXD_DATA[3] <= oSR_TXD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
oTXD_DATA[4] <= oSR_TXD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
oTXD_DATA[5] <= oSR_TXD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
oTXD_DATA[6] <= oSR_TXD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
oTXD_DATA[7] <= oSR_TXD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
iRXD_Ready => oHOLD.OUTPUTSELECT
iRXD_Ready => timer.OUTPUTSELECT
iRXD_Ready => timer.OUTPUTSELECT
iRXD_Ready => timer.OUTPUTSELECT
iRXD_Ready => timer.OUTPUTSELECT
iRXD_Ready => timer.OUTPUTSELECT
iRXD_Ready => timer.OUTPUTSELECT
iRXD_Ready => timer.OUTPUTSELECT
iRXD_Ready => timer.OUTPUTSELECT
iRXD_Ready => always3.IN1
iRXD_Ready => CMD_Tmp[63].ENA
iRXD_Ready => CMD_Tmp[62].ENA
iRXD_Ready => CMD_Tmp[61].ENA
iRXD_Ready => CMD_Tmp[60].ENA
iRXD_Ready => CMD_Tmp[59].ENA
iRXD_Ready => CMD_Tmp[58].ENA
iRXD_Ready => CMD_Tmp[57].ENA
iRXD_Ready => CMD_Tmp[56].ENA
iRXD_Ready => CMD_Tmp[55].ENA
iRXD_Ready => CMD_Tmp[54].ENA
iRXD_Ready => CMD_Tmp[53].ENA
iRXD_Ready => CMD_Tmp[52].ENA
iRXD_Ready => CMD_Tmp[51].ENA
iRXD_Ready => CMD_Tmp[50].ENA
iRXD_Ready => CMD_Tmp[49].ENA
iRXD_Ready => CMD_Tmp[48].ENA
iRXD_Ready => CMD_Tmp[47].ENA
iRXD_Ready => CMD_Tmp[46].ENA
iRXD_Ready => CMD_Tmp[45].ENA
iRXD_Ready => CMD_Tmp[44].ENA
iRXD_Ready => CMD_Tmp[43].ENA
iRXD_Ready => CMD_Tmp[42].ENA
iRXD_Ready => CMD_Tmp[41].ENA
iRXD_Ready => CMD_Tmp[40].ENA
iRXD_Ready => CMD_Tmp[39].ENA
iRXD_Ready => CMD_Tmp[38].ENA
iRXD_Ready => CMD_Tmp[37].ENA
iRXD_Ready => CMD_Tmp[36].ENA
iRXD_Ready => CMD_Tmp[35].ENA
iRXD_Ready => CMD_Tmp[34].ENA
iRXD_Ready => CMD_Tmp[33].ENA
iRXD_Ready => CMD_Tmp[32].ENA
iRXD_Ready => CMD_Tmp[31].ENA
iRXD_Ready => CMD_Tmp[30].ENA
iRXD_Ready => CMD_Tmp[29].ENA
iRXD_Ready => CMD_Tmp[28].ENA
iRXD_Ready => CMD_Tmp[27].ENA
iRXD_Ready => CMD_Tmp[26].ENA
iRXD_Ready => CMD_Tmp[25].ENA
iRXD_Ready => CMD_Tmp[24].ENA
iRXD_Ready => CMD_Tmp[23].ENA
iRXD_Ready => CMD_Tmp[22].ENA
iRXD_Ready => CMD_Tmp[21].ENA
iRXD_Ready => CMD_Tmp[20].ENA
iRXD_Ready => CMD_Tmp[19].ENA
iRXD_Ready => CMD_Tmp[18].ENA
iRXD_Ready => CMD_Tmp[17].ENA
iRXD_Ready => CMD_Tmp[16].ENA
iRXD_Ready => CMD_Tmp[15].ENA
iRXD_Ready => CMD_Tmp[14].ENA
iRXD_Ready => CMD_Tmp[13].ENA
iRXD_Ready => CMD_Tmp[12].ENA
iRXD_Ready => CMD_Tmp[11].ENA
iRXD_Ready => CMD_Tmp[10].ENA
iRXD_Ready => CMD_Tmp[9].ENA
iRXD_Ready => CMD_Tmp[8].ENA
iRXD_Ready => CMD_Tmp[7].ENA
iRXD_Ready => CMD_Tmp[6].ENA
iRXD_Ready => CMD_Tmp[5].ENA
iRXD_Ready => CMD_Tmp[4].ENA
iRXD_Ready => CMD_Tmp[3].ENA
iRXD_Ready => CMD_Tmp[2].ENA
iRXD_Ready => CMD_Tmp[1].ENA
iRXD_Ready => CMD_Tmp[0].ENA
iTXD_Done => oSR_TXD_Start.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_Start.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => mSR_ST.OUTPUTSELECT
iTXD_Done => f_SRAM.OUTPUTSELECT
oTXD_Start <= oSR_TXD_Start.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[0] <= oSR_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[1] <= oSR_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[2] <= oSR_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[3] <= oSR_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[4] <= oSR_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[5] <= oSR_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[6] <= oSR_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[7] <= oSR_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[8] <= oSR_DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[9] <= oSR_DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[10] <= oSR_DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[11] <= oSR_DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[12] <= oSR_DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[13] <= oSR_DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[14] <= oSR_DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_DATA[15] <= oSR_DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iSR_DATA[0] => sram_idata_latch.DATAB
iSR_DATA[1] => sram_idata_latch.DATAB
iSR_DATA[2] => sram_idata_latch.DATAB
iSR_DATA[3] => sram_idata_latch.DATAB
iSR_DATA[4] => sram_idata_latch.DATAB
iSR_DATA[5] => sram_idata_latch.DATAB
iSR_DATA[6] => sram_idata_latch.DATAB
iSR_DATA[7] => sram_idata_latch.DATAB
iSR_DATA[8] => sram_idata_latch.DATAB
iSR_DATA[9] => sram_idata_latch.DATAB
iSR_DATA[10] => sram_idata_latch.DATAB
iSR_DATA[11] => sram_idata_latch.DATAB
iSR_DATA[12] => sram_idata_latch.DATAB
iSR_DATA[13] => sram_idata_latch.DATAB
iSR_DATA[14] => sram_idata_latch.DATAB
iSR_DATA[15] => sram_idata_latch.DATAB
oSR_ADDR[0] <= oSR_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[1] <= oSR_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[2] <= oSR_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[3] <= oSR_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[4] <= oSR_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[5] <= oSR_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[6] <= oSR_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[7] <= oSR_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[8] <= oSR_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[9] <= oSR_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[10] <= oSR_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[11] <= oSR_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[12] <= oSR_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[13] <= oSR_ADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[14] <= oSR_ADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[15] <= oSR_ADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[16] <= oSR_ADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_ADDR[17] <= oSR_ADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSR_WE_N <= oSR_WE_N.DB_MAX_OUTPUT_PORT_TYPE
oSR_OE_N <= oSR_OE_N.DB_MAX_OUTPUT_PORT_TYPE
oJTAG_SEL <= always3.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oSR_TXD_DATA[0].CLK
iCLK => oSR_TXD_DATA[1].CLK
iCLK => oSR_TXD_DATA[2].CLK
iCLK => oSR_TXD_DATA[3].CLK
iCLK => oSR_TXD_DATA[4].CLK
iCLK => oSR_TXD_DATA[5].CLK
iCLK => oSR_TXD_DATA[6].CLK
iCLK => oSR_TXD_DATA[7].CLK
iCLK => sram_idata_latch[0].CLK
iCLK => sram_idata_latch[1].CLK
iCLK => sram_idata_latch[2].CLK
iCLK => sram_idata_latch[3].CLK
iCLK => sram_idata_latch[4].CLK
iCLK => sram_idata_latch[5].CLK
iCLK => sram_idata_latch[6].CLK
iCLK => sram_idata_latch[7].CLK
iCLK => sram_idata_latch[8].CLK
iCLK => sram_idata_latch[9].CLK
iCLK => sram_idata_latch[10].CLK
iCLK => sram_idata_latch[11].CLK
iCLK => sram_idata_latch[12].CLK
iCLK => sram_idata_latch[13].CLK
iCLK => sram_idata_latch[14].CLK
iCLK => sram_idata_latch[15].CLK
iCLK => oSR_DATA[0]~reg0.CLK
iCLK => oSR_DATA[1]~reg0.CLK
iCLK => oSR_DATA[2]~reg0.CLK
iCLK => oSR_DATA[3]~reg0.CLK
iCLK => oSR_DATA[4]~reg0.CLK
iCLK => oSR_DATA[5]~reg0.CLK
iCLK => oSR_DATA[6]~reg0.CLK
iCLK => oSR_DATA[7]~reg0.CLK
iCLK => oSR_DATA[8]~reg0.CLK
iCLK => oSR_DATA[9]~reg0.CLK
iCLK => oSR_DATA[10]~reg0.CLK
iCLK => oSR_DATA[11]~reg0.CLK
iCLK => oSR_DATA[12]~reg0.CLK
iCLK => oSR_DATA[13]~reg0.CLK
iCLK => oSR_DATA[14]~reg0.CLK
iCLK => oSR_DATA[15]~reg0.CLK
iCLK => oSR_ADDR[0]~reg0.CLK
iCLK => oSR_ADDR[1]~reg0.CLK
iCLK => oSR_ADDR[2]~reg0.CLK
iCLK => oSR_ADDR[3]~reg0.CLK
iCLK => oSR_ADDR[4]~reg0.CLK
iCLK => oSR_ADDR[5]~reg0.CLK
iCLK => oSR_ADDR[6]~reg0.CLK
iCLK => oSR_ADDR[7]~reg0.CLK
iCLK => oSR_ADDR[8]~reg0.CLK
iCLK => oSR_ADDR[9]~reg0.CLK
iCLK => oSR_ADDR[10]~reg0.CLK
iCLK => oSR_ADDR[11]~reg0.CLK
iCLK => oSR_ADDR[12]~reg0.CLK
iCLK => oSR_ADDR[13]~reg0.CLK
iCLK => oSR_ADDR[14]~reg0.CLK
iCLK => oSR_ADDR[15]~reg0.CLK
iCLK => oSR_ADDR[16]~reg0.CLK
iCLK => oSR_ADDR[17]~reg0.CLK
iCLK => f_SRAM.CLK
iCLK => mSR_Start.CLK
iCLK => mSR_WRn.CLK
iCLK => oSR_TXD_Start.CLK
iCLK => CMD_Tmp[0].CLK
iCLK => CMD_Tmp[1].CLK
iCLK => CMD_Tmp[2].CLK
iCLK => CMD_Tmp[3].CLK
iCLK => CMD_Tmp[4].CLK
iCLK => CMD_Tmp[5].CLK
iCLK => CMD_Tmp[6].CLK
iCLK => CMD_Tmp[7].CLK
iCLK => CMD_Tmp[8].CLK
iCLK => CMD_Tmp[9].CLK
iCLK => CMD_Tmp[10].CLK
iCLK => CMD_Tmp[11].CLK
iCLK => CMD_Tmp[12].CLK
iCLK => CMD_Tmp[13].CLK
iCLK => CMD_Tmp[14].CLK
iCLK => CMD_Tmp[15].CLK
iCLK => CMD_Tmp[16].CLK
iCLK => CMD_Tmp[17].CLK
iCLK => CMD_Tmp[18].CLK
iCLK => CMD_Tmp[19].CLK
iCLK => CMD_Tmp[20].CLK
iCLK => CMD_Tmp[21].CLK
iCLK => CMD_Tmp[22].CLK
iCLK => CMD_Tmp[23].CLK
iCLK => CMD_Tmp[24].CLK
iCLK => CMD_Tmp[25].CLK
iCLK => CMD_Tmp[26].CLK
iCLK => CMD_Tmp[27].CLK
iCLK => CMD_Tmp[28].CLK
iCLK => CMD_Tmp[29].CLK
iCLK => CMD_Tmp[30].CLK
iCLK => CMD_Tmp[31].CLK
iCLK => CMD_Tmp[32].CLK
iCLK => CMD_Tmp[33].CLK
iCLK => CMD_Tmp[34].CLK
iCLK => CMD_Tmp[35].CLK
iCLK => CMD_Tmp[36].CLK
iCLK => CMD_Tmp[37].CLK
iCLK => CMD_Tmp[38].CLK
iCLK => CMD_Tmp[39].CLK
iCLK => CMD_Tmp[40].CLK
iCLK => CMD_Tmp[41].CLK
iCLK => CMD_Tmp[42].CLK
iCLK => CMD_Tmp[43].CLK
iCLK => CMD_Tmp[44].CLK
iCLK => CMD_Tmp[45].CLK
iCLK => CMD_Tmp[46].CLK
iCLK => CMD_Tmp[47].CLK
iCLK => CMD_Tmp[48].CLK
iCLK => CMD_Tmp[49].CLK
iCLK => CMD_Tmp[50].CLK
iCLK => CMD_Tmp[51].CLK
iCLK => CMD_Tmp[52].CLK
iCLK => CMD_Tmp[53].CLK
iCLK => CMD_Tmp[54].CLK
iCLK => CMD_Tmp[55].CLK
iCLK => CMD_Tmp[56].CLK
iCLK => CMD_Tmp[57].CLK
iCLK => CMD_Tmp[58].CLK
iCLK => CMD_Tmp[59].CLK
iCLK => CMD_Tmp[60].CLK
iCLK => CMD_Tmp[61].CLK
iCLK => CMD_Tmp[62].CLK
iCLK => CMD_Tmp[63].CLK
iCLK => timer[0].CLK
iCLK => timer[1].CLK
iCLK => timer[2].CLK
iCLK => timer[3].CLK
iCLK => timer[4].CLK
iCLK => timer[5].CLK
iCLK => timer[6].CLK
iCLK => timer[7].CLK
iCLK => oHOLD~reg0.CLK
iCLK => mSR_ST~7.DATAIN
iRST_n => f_SRAM.ACLR
iRST_n => mSR_Start.ACLR
iRST_n => mSR_WRn.ACLR
iRST_n => oSR_TXD_Start.ACLR
iRST_n => oHOLD~reg0.ACLR
iRST_n => CMD_Tmp[0].ACLR
iRST_n => CMD_Tmp[1].ACLR
iRST_n => CMD_Tmp[2].ACLR
iRST_n => CMD_Tmp[3].ACLR
iRST_n => CMD_Tmp[4].ACLR
iRST_n => CMD_Tmp[5].ACLR
iRST_n => CMD_Tmp[6].ACLR
iRST_n => CMD_Tmp[7].ACLR
iRST_n => CMD_Tmp[8].ACLR
iRST_n => CMD_Tmp[9].ACLR
iRST_n => CMD_Tmp[10].ACLR
iRST_n => CMD_Tmp[11].ACLR
iRST_n => CMD_Tmp[12].ACLR
iRST_n => CMD_Tmp[13].ACLR
iRST_n => CMD_Tmp[14].ACLR
iRST_n => CMD_Tmp[15].ACLR
iRST_n => CMD_Tmp[16].ACLR
iRST_n => CMD_Tmp[17].ACLR
iRST_n => CMD_Tmp[18].ACLR
iRST_n => CMD_Tmp[19].ACLR
iRST_n => CMD_Tmp[20].ACLR
iRST_n => CMD_Tmp[21].ACLR
iRST_n => CMD_Tmp[22].ACLR
iRST_n => CMD_Tmp[23].ACLR
iRST_n => CMD_Tmp[24].ACLR
iRST_n => CMD_Tmp[25].ACLR
iRST_n => CMD_Tmp[26].ACLR
iRST_n => CMD_Tmp[27].ACLR
iRST_n => CMD_Tmp[28].ACLR
iRST_n => CMD_Tmp[29].ACLR
iRST_n => CMD_Tmp[30].ACLR
iRST_n => CMD_Tmp[31].ACLR
iRST_n => CMD_Tmp[32].ACLR
iRST_n => CMD_Tmp[33].ACLR
iRST_n => CMD_Tmp[34].ACLR
iRST_n => CMD_Tmp[35].ACLR
iRST_n => CMD_Tmp[36].ACLR
iRST_n => CMD_Tmp[37].ACLR
iRST_n => CMD_Tmp[38].ACLR
iRST_n => CMD_Tmp[39].ACLR
iRST_n => CMD_Tmp[40].ACLR
iRST_n => CMD_Tmp[41].ACLR
iRST_n => CMD_Tmp[42].ACLR
iRST_n => CMD_Tmp[43].ACLR
iRST_n => CMD_Tmp[44].ACLR
iRST_n => CMD_Tmp[45].ACLR
iRST_n => CMD_Tmp[46].ACLR
iRST_n => CMD_Tmp[47].ACLR
iRST_n => CMD_Tmp[48].ACLR
iRST_n => CMD_Tmp[49].ACLR
iRST_n => CMD_Tmp[50].ACLR
iRST_n => CMD_Tmp[51].ACLR
iRST_n => CMD_Tmp[52].ACLR
iRST_n => CMD_Tmp[53].ACLR
iRST_n => CMD_Tmp[54].ACLR
iRST_n => CMD_Tmp[55].ACLR
iRST_n => CMD_Tmp[56].ACLR
iRST_n => CMD_Tmp[57].ACLR
iRST_n => CMD_Tmp[58].ACLR
iRST_n => CMD_Tmp[59].ACLR
iRST_n => CMD_Tmp[60].ACLR
iRST_n => CMD_Tmp[61].ACLR
iRST_n => CMD_Tmp[62].ACLR
iRST_n => CMD_Tmp[63].ACLR
iRST_n => mSR_ST~9.DATAIN
iRST_n => timer[7].ENA
iRST_n => timer[6].ENA
iRST_n => timer[5].ENA
iRST_n => timer[4].ENA
iRST_n => timer[3].ENA
iRST_n => timer[2].ENA
iRST_n => timer[1].ENA
iRST_n => timer[0].ENA
iRST_n => oSR_TXD_DATA[0].ENA
iRST_n => oSR_ADDR[17]~reg0.ENA
iRST_n => oSR_ADDR[16]~reg0.ENA
iRST_n => oSR_ADDR[15]~reg0.ENA
iRST_n => oSR_ADDR[14]~reg0.ENA
iRST_n => oSR_ADDR[13]~reg0.ENA
iRST_n => oSR_ADDR[12]~reg0.ENA
iRST_n => oSR_ADDR[11]~reg0.ENA
iRST_n => oSR_ADDR[10]~reg0.ENA
iRST_n => oSR_ADDR[9]~reg0.ENA
iRST_n => oSR_ADDR[8]~reg0.ENA
iRST_n => oSR_ADDR[7]~reg0.ENA
iRST_n => oSR_ADDR[6]~reg0.ENA
iRST_n => oSR_ADDR[5]~reg0.ENA
iRST_n => oSR_ADDR[4]~reg0.ENA
iRST_n => oSR_ADDR[3]~reg0.ENA
iRST_n => oSR_ADDR[2]~reg0.ENA
iRST_n => oSR_ADDR[1]~reg0.ENA
iRST_n => oSR_ADDR[0]~reg0.ENA
iRST_n => oSR_DATA[15]~reg0.ENA
iRST_n => oSR_DATA[14]~reg0.ENA
iRST_n => oSR_DATA[13]~reg0.ENA
iRST_n => oSR_DATA[12]~reg0.ENA
iRST_n => oSR_DATA[11]~reg0.ENA
iRST_n => oSR_DATA[10]~reg0.ENA
iRST_n => oSR_DATA[9]~reg0.ENA
iRST_n => oSR_DATA[8]~reg0.ENA
iRST_n => oSR_DATA[7]~reg0.ENA
iRST_n => oSR_DATA[6]~reg0.ENA
iRST_n => oSR_DATA[5]~reg0.ENA
iRST_n => oSR_DATA[4]~reg0.ENA
iRST_n => oSR_DATA[3]~reg0.ENA
iRST_n => oSR_DATA[2]~reg0.ENA
iRST_n => oSR_DATA[1]~reg0.ENA
iRST_n => oSR_DATA[0]~reg0.ENA
iRST_n => sram_idata_latch[15].ENA
iRST_n => sram_idata_latch[14].ENA
iRST_n => sram_idata_latch[13].ENA
iRST_n => sram_idata_latch[12].ENA
iRST_n => sram_idata_latch[11].ENA
iRST_n => sram_idata_latch[10].ENA
iRST_n => sram_idata_latch[9].ENA
iRST_n => sram_idata_latch[8].ENA
iRST_n => sram_idata_latch[7].ENA
iRST_n => sram_idata_latch[6].ENA
iRST_n => sram_idata_latch[5].ENA
iRST_n => sram_idata_latch[4].ENA
iRST_n => sram_idata_latch[3].ENA
iRST_n => sram_idata_latch[2].ENA
iRST_n => sram_idata_latch[1].ENA
iRST_n => sram_idata_latch[0].ENA
iRST_n => oSR_TXD_DATA[7].ENA
iRST_n => oSR_TXD_DATA[6].ENA
iRST_n => oSR_TXD_DATA[5].ENA
iRST_n => oSR_TXD_DATA[4].ENA
iRST_n => oSR_TXD_DATA[3].ENA
iRST_n => oSR_TXD_DATA[2].ENA
iRST_n => oSR_TXD_DATA[1].ENA
oHOLD <= oHOLD~reg0.DB_MAX_OUTPUT_PORT_TYPE
iHLDA => always3.IN1


