
<html><head><title>Verilog-A Modules in SPICE Blocks</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668910" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Verilog-A Modules in SPICE Blocks" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="SPICE, SPICE," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668910" />
<meta name="NextFile" content="SPICE-on-Top.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Verilog-AMS_Connect_Modules_for_VHDL-SPICE_Connection.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Verilog-A Modules in SPICE Blocks" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="Verilog-AMS_Connect_Modules_for_VHDL-SPICE_Connection.html" title="Verilog-AMS_Connect_Modules_for_VHDL-SPICE_Connection">Verilog-AMS_Connect_Modules_fo ...</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="SPICE-on-Top.html" title="SPICE-on-Top">SPICE-on-Top</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>Verilog-A Modules in SPICE Blocks</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="VerilogAModulesinSPICEBlocks-1063178"></span></p>

<p>If you are using the AMS Designer simulator with the Spectre solver and the simulation front end (SFE) parser, you can use a<code> .ahdl_include </code>statement in a SPICE netlist to include behavioral or&#160;structural Verilog-A&#160;modules.</p>
<p align="left"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/475368258/475368259.png" data-linked-resource-container-id="475368258" data-linked-resource-container-version="4" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="chap4.11.1.1.png" data-linked-resource-id="475368259" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/475368258/475368259.png" width="640px" /></span></p>

<p>The<code> .ahdl_include </code>statement has the following format:</p>

<p><code>.ahdl_include &quot; filename &quot;</code></p>

<p>For<code> filename</code>, you can specify either a full or a relative path that resolves across your network to the file containing the Verilog-A modules. The file name must have a<code> .va </code>extension to indicate that the included modules Verilog-A language models.</p>
<div class="confluence-information-macro confluence-information-macro-information"><span class="aui-icon aui-icon-small aui-iconfont-info confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>When you use the <code>.ahdl_include</code> statement to include a Verilog-A module in a SPICE netlist, the name of the instance that instantiates the Verilog-A behavioral module must not begin with <code>Y</code>.&#160;</p>
</div>
</div>
<h2 id="VerilogAModulesinSPICEBlocks-Verilog-AMSVectorBuseswithSPICESubcircuits">Verilog-AMS Vector Buses with SPICE Subcircuits</h2>

<p>You can connect Verilog-AMS vector buses directly to SPICE buses using the<code><span>&#160;</span>sourcefile<span>&#160;</span></code>property to specify the name of the SPICE file and the<code><span>&#160;</span>sourcefile_opts<span>&#160;</span></code>property to specify the Verilog-AMS to SPICE bindings. For details, see &quot;sourcefile Property&quot;, &quot;sourcefile_opts Property&quot;, and &quot;The Port Mapping File&quot;.</p>
<h5 id="VerilogAModulesinSPICEBlocks-RelatedTopics">Related Topics</h5><ul><li><a href="Mixed-Signal_Design_Elaboration.html">Mixed-Signal Design Elaboration</a></li><li><a href="Analog_Primitives_and_Subcircuits.html">Analog Primitives and Subcircuits</a></li></ul>
<p><br /></p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Verilog-AMS_Connect_Modules_for_VHDL-SPICE_Connection.html" id="prev" title="Verilog-AMS_Connect_Modules_for_VHDL-SPICE_Connection">Verilog-AMS_Connect_Modules_fo ...</a></em></b><b><em><a href="SPICE-on-Top.html" id="nex" title="SPICE-on-Top">SPICE-on-Top</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>