verilog work "counter_clockwise.v"
