# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim work.tb_fpnew_top -voptargs="+acc" -do "source compile.tcl" 
# Start time: 23:51:35 on Dec 09,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fpnew_pkg(fast)
# Loading work.tb_fpnew_top(fast)
# Loading work.fpnew_top(fast)
# Loading work.fpnew_opgroup_block(fast)
# Loading work.fpnew_opgroup_fmt_slice(fast)
# Loading work.fpnew_fma(fast)
# Loading work.fpnew_classifier(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.lzc(fast)
# Loading work.fpnew_rounding(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.lzc(fast__1)
# Loading work.fpnew_opgroup_block(fast__1)
# Loading work.rr_arb_tree(fast__1)
# Loading work.fpnew_opgroup_block(fast__2)
# Loading work.rr_arb_tree(fast__2)
# Loading work.fpnew_opgroup_block(fast__3)
# Loading work.rr_arb_tree(fast__3)
# Loading work.rr_arb_tree(fast__4)
# Loading work.lzc(fast__2)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)#1
# Loading work.data_gen(beh)#1
# source compile.tcl
# End time: 01:05:39 on Dec 10,2022, Elapsed time: 1:14:04
# Errors: 0, Warnings: 0
