// Seed: 4070110687
module module_0 (
    output tri0 id_0,
    output supply1 id_1
);
  assign id_0 = 1;
  assign id_1 = -1;
  wire id_3;
  assign id_1 = id_3;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    output logic id_2,
    output wire id_3
);
  assign id_3 = id_0;
  logic id_5;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  final begin : LABEL_0
    release id_1;
  end
  logic id_6 = id_6(id_5, id_5);
  always begin : LABEL_1
    id_2 <= -1;
  end
endmodule
module module_2 #(
    parameter id_7 = 32'd80
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  assign module_3.id_11 = 0;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input logic [7:0] id_1;
  logic   _id_7;
  supply1 id_8;
  assign id_8 = 1 == id_1[(1)+:1];
  wire [-1 'b0 : -1  +  id_7] id_9;
  parameter id_10 = -1;
  wire id_11;
  wire id_12;
  assign id_8 = id_10;
  assign id_9 = id_9;
  wire id_13;
endmodule
module module_3 #(
    parameter id_1  = 32'd58,
    parameter id_11 = 32'd64,
    parameter id_13 = 32'd72,
    parameter id_4  = 32'd85,
    parameter id_6  = 32'd37
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    _id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  input wire _id_13;
  output wire id_12;
  inout wire _id_11;
  input logic [7:0] id_10;
  inout wire id_9;
  module_2 modCall_1 (
      id_10,
      id_5,
      id_3,
      id_9,
      id_3,
      id_5
  );
  output wire id_8;
  input wire id_7;
  inout wire _id_6;
  inout wire id_5;
  input wire _id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire _id_1;
  assign id_5 = id_10[id_4];
  logic [id_6 : id_11] id_16 = id_10;
  wire [1 'h0 : id_13] id_17;
  logic id_18;
  logic [id_1 : 1 'b0] id_19 = id_17;
endmodule
