{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688513356693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688513356693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul  4 23:29:16 2023 " "Processing started: Tue Jul  4 23:29:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688513356693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688513356693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off morseTranslator -c morseTranslator " "Command: quartus_map --read_settings_files=on --write_settings_files=off morseTranslator -c morseTranslator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688513356693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688513356916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688513356916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morseTranslator.v 1 1 " "Found 1 design units, including 1 entities, in source file morseTranslator.v" { { "Info" "ISGN_ENTITY_NAME" "1 morseTranslator " "Found entity 1: morseTranslator" {  } { { "morseTranslator.v" "" { Text "/home/aluno/Downloads/trabalho/morseTranslator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688513365265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688513365265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivisorDeFrequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file DivisorDeFrequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorDeFrequencia " "Found entity 1: DivisorDeFrequencia" {  } { { "DivisorDeFrequencia.v" "" { Text "/home/aluno/Downloads/trabalho/DivisorDeFrequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688513365266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688513365266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd2.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd2 " "Found entity 1: lcd2" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688513365268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688513365268 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "DATA packed lcd2.v(40) " "Verilog HDL Port Declaration warning at lcd2.v(40): data type declaration for \"DATA\" declares packed dimensions but the port declaration declaration does not" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 40 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1688513365269 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "DATA lcd2.v(30) " "HDL info at lcd2.v(30): see declaration for object \"DATA\"" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 30 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688513365269 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "OPER packed lcd2.v(41) " "Verilog HDL Port Declaration warning at lcd2.v(41): data type declaration for \"OPER\" declares packed dimensions but the port declaration declaration does not" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 41 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1688513365269 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "OPER lcd2.v(31) " "HDL info at lcd2.v(31): see declaration for object \"OPER\"" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 31 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688513365269 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "morseTranslator.v(162) " "Verilog HDL Instantiation warning at morseTranslator.v(162): instance has no name" {  } { { "morseTranslator.v" "" { Text "/home/aluno/Downloads/trabalho/morseTranslator.v" 162 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1688513365275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "morseTranslator " "Elaborating entity \"morseTranslator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688513365332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 morseTranslator.v(40) " "Verilog HDL assignment warning at morseTranslator.v(40): truncated value with size 32 to match size of target (16)" {  } { { "morseTranslator.v" "" { Text "/home/aluno/Downloads/trabalho/morseTranslator.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365333 "|morseTranslator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 morseTranslator.v(82) " "Verilog HDL assignment warning at morseTranslator.v(82): truncated value with size 32 to match size of target (16)" {  } { { "morseTranslator.v" "" { Text "/home/aluno/Downloads/trabalho/morseTranslator.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365334 "|morseTranslator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 morseTranslator.v(105) " "Verilog HDL assignment warning at morseTranslator.v(105): truncated value with size 32 to match size of target (4)" {  } { { "morseTranslator.v" "" { Text "/home/aluno/Downloads/trabalho/morseTranslator.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365335 "|morseTranslator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 morseTranslator.v(107) " "Verilog HDL assignment warning at morseTranslator.v(107): truncated value with size 32 to match size of target (4)" {  } { { "morseTranslator.v" "" { Text "/home/aluno/Downloads/trabalho/morseTranslator.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365335 "|morseTranslator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 morseTranslator.v(117) " "Verilog HDL assignment warning at morseTranslator.v(117): truncated value with size 32 to match size of target (16)" {  } { { "morseTranslator.v" "" { Text "/home/aluno/Downloads/trabalho/morseTranslator.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365335 "|morseTranslator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorDeFrequencia DivisorDeFrequencia:divide_lcd " "Elaborating entity \"DivisorDeFrequencia\" for hierarchy \"DivisorDeFrequencia:divide_lcd\"" {  } { { "morseTranslator.v" "divide_lcd" { Text "/home/aluno/Downloads/trabalho/morseTranslator.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688513365359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorDeFrequencia DivisorDeFrequencia:divide " "Elaborating entity \"DivisorDeFrequencia\" for hierarchy \"DivisorDeFrequencia:divide\"" {  } { { "morseTranslator.v" "divide" { Text "/home/aluno/Downloads/trabalho/morseTranslator.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688513365360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorDeFrequencia DivisorDeFrequencia:counter " "Elaborating entity \"DivisorDeFrequencia\" for hierarchy \"DivisorDeFrequencia:counter\"" {  } { { "morseTranslator.v" "counter" { Text "/home/aluno/Downloads/trabalho/morseTranslator.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688513365361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd2 lcd2:comb_994 " "Elaborating entity \"lcd2\" for hierarchy \"lcd2:comb_994\"" {  } { { "morseTranslator.v" "comb_994" { Text "/home/aluno/Downloads/trabalho/morseTranslator.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688513365362 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mod lcd2.v(51) " "Verilog HDL or VHDL warning at lcd2.v(51): object \"mod\" assigned a value but never read" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 lcd2.v(161) " "Verilog HDL assignment warning at lcd2.v(161): truncated value with size 32 to match size of target (20)" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd2.v(186) " "Verilog HDL assignment warning at lcd2.v(186): truncated value with size 32 to match size of target (4)" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lcd2.v(209) " "Verilog HDL assignment warning at lcd2.v(209): truncated value with size 32 to match size of target (2)" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd2.v(222) " "Verilog HDL assignment warning at lcd2.v(222): truncated value with size 32 to match size of target (4)" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lcd2.v(247) " "Verilog HDL assignment warning at lcd2.v(247): truncated value with size 32 to match size of target (2)" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd2.v(260) " "Verilog HDL assignment warning at lcd2.v(260): truncated value with size 32 to match size of target (4)" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lcd2.v(285) " "Verilog HDL assignment warning at lcd2.v(285): truncated value with size 32 to match size of target (2)" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd2.v(298) " "Verilog HDL assignment warning at lcd2.v(298): truncated value with size 32 to match size of target (4)" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lcd2.v(323) " "Verilog HDL assignment warning at lcd2.v(323): truncated value with size 32 to match size of target (2)" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd2.v(336) " "Verilog HDL assignment warning at lcd2.v(336): truncated value with size 32 to match size of target (4)" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lcd2.v(361) " "Verilog HDL assignment warning at lcd2.v(361): truncated value with size 32 to match size of target (2)" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd2.v(374) " "Verilog HDL assignment warning at lcd2.v(374): truncated value with size 32 to match size of target (4)" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lcd2.v(399) " "Verilog HDL assignment warning at lcd2.v(399): truncated value with size 32 to match size of target (2)" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd2.v(412) " "Verilog HDL assignment warning at lcd2.v(412): truncated value with size 32 to match size of target (4)" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lcd2.v(437) " "Verilog HDL assignment warning at lcd2.v(437): truncated value with size 32 to match size of target (2)" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd2.v(450) " "Verilog HDL assignment warning at lcd2.v(450): truncated value with size 32 to match size of target (4)" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lcd2.v(475) " "Verilog HDL assignment warning at lcd2.v(475): truncated value with size 32 to match size of target (2)" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lcd2.v(488) " "Verilog HDL assignment warning at lcd2.v(488): truncated value with size 32 to match size of target (4)" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lcd2.v(513) " "Verilog HDL assignment warning at lcd2.v(513): truncated value with size 32 to match size of target (2)" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lcd2.v(552) " "Verilog HDL assignment warning at lcd2.v(552): truncated value with size 32 to match size of target (2)" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lcd2.v(592) " "Verilog HDL assignment warning at lcd2.v(592): truncated value with size 32 to match size of target (2)" {  } { { "lcd2.v" "" { Text "/home/aluno/Downloads/trabalho/lcd2.v" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688513365364 "|morseTranslator|lcd2:comb_988"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1688513366159 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "morseTranslator.v" "" { Text "/home/aluno/Downloads/trabalho/morseTranslator.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688513366482 "|morseTranslator|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "morseTranslator.v" "" { Text "/home/aluno/Downloads/trabalho/morseTranslator.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688513366482 "|morseTranslator|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_db\[7\] GND " "Pin \"lcd_db\[7\]\" is stuck at GND" {  } { { "morseTranslator.v" "" { Text "/home/aluno/Downloads/trabalho/morseTranslator.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688513366482 "|morseTranslator|lcd_db[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1688513366482 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1688513366596 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688513367837 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688513367837 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "598 " "Implemented 598 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688513367909 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688513367909 ""} { "Info" "ICUT_CUT_TM_LCELLS" "567 " "Implemented 567 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688513367909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688513367909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688513367921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul  4 23:29:27 2023 " "Processing ended: Tue Jul  4 23:29:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688513367921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688513367921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688513367921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688513367921 ""}
