<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='180' type='bool llvm::SITargetLowering::isLegalMUBUFAddressingMode(const llvm::TargetLoweringBase::AddrMode &amp; AM) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1028' u='c' c='_ZNK4llvm16SITargetLowering27isLegalGlobalAddressingModeERKNS_18TargetLoweringBase8AddrModeE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1031' ll='1064' type='bool llvm::SITargetLowering::isLegalMUBUFAddressingMode(const llvm::TargetLoweringBase::AddrMode &amp; AM) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1083' u='c' c='_ZNK4llvm16SITargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1117' u='c' c='_ZNK4llvm16SITargetLowering21isLegalAddressingModeERKNS_10DataLayoutERKNS_18TargetLoweringBase8AddrModeEPNS_4TypeEjPNS_11InstructionE'/>
