v 20130925 2
C 9300 14900 1 90 1 in-1.sym
{
T 9000 14900 5 10 0 0 270 2 1
device=INPUT
T 8800 14900 5 10 0 0 270 2 1
footprint=anchor
T 9200 14900 5 10 1 1 270 7 1
refdes=I3#
}
C 9100 14900 1 90 1 in-1.sym
{
T 8800 14900 5 10 0 0 270 2 1
device=INPUT
T 8600 14900 5 10 0 0 270 2 1
footprint=anchor
T 9000 14900 5 10 1 1 270 7 1
refdes=I3
}
C 9700 14900 1 90 1 in-1.sym
{
T 9400 14900 5 10 0 0 270 2 1
device=INPUT
T 9600 14900 5 10 1 1 270 7 1
refdes=I4#
T 9200 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 9500 14900 1 90 1 in-1.sym
{
T 9200 14900 5 10 0 0 270 2 1
device=INPUT
T 9400 14900 5 10 1 1 270 7 1
refdes=I4
T 9000 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 9900 14900 1 90 1 in-1.sym
{
T 9600 14900 5 10 0 0 270 2 1
device=INPUT
T 9400 14900 5 10 0 0 270 2 1
footprint=anchor
T 9800 14900 5 10 1 1 270 7 1
refdes=I5
}
C 10100 14900 1 90 1 in-1.sym
{
T 9800 14900 5 10 0 0 270 2 1
device=INPUT
T 9600 14900 5 10 0 0 270 2 1
footprint=anchor
T 10000 14900 5 10 1 1 270 7 1
refdes=I5#
}
C 10300 14900 1 90 1 in-1.sym
{
T 10000 14900 5 10 0 0 270 2 1
device=INPUT
T 10200 14900 5 10 1 1 270 7 1
refdes=I6
T 9800 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 10500 14900 1 90 1 in-1.sym
{
T 10200 14900 5 10 0 0 270 2 1
device=INPUT
T 10400 14900 5 10 1 1 270 7 1
refdes=I6#
T 10000 14900 5 10 0 0 270 2 1
footprint=anchor
}
C 10700 14900 1 90 1 in-1.sym
{
T 10400 14900 5 10 0 0 270 2 1
device=INPUT
T 10200 14900 5 10 0 0 270 2 1
footprint=anchor
T 10600 14900 5 10 1 1 270 7 1
refdes=I7
}
C 10900 14900 1 90 1 in-1.sym
{
T 10600 14900 5 10 0 0 270 2 1
device=INPUT
T 10400 14900 5 10 0 0 270 2 1
footprint=anchor
T 10800 14900 5 10 1 1 270 7 1
refdes=I7#
}
N 9200 14300 9200 6100 4
N 9000 14300 9000 6100 4
N 9600 14300 9600 6100 4
N 9400 14300 9400 6100 4
N 9800 14300 9800 6100 4
N 10000 14300 10000 6100 4
N 10200 14300 10200 6100 4
N 10400 14300 10400 6100 4
N 10600 14300 10600 6100 4
N 10800 14300 10800 6100 4
N 10600 14000 8600 14000 4
N 10000 13400 8600 13400 4
N 9600 13800 8600 13800 4
N 9000 13600 8600 13600 4
C 8600 13200 1 0 1 nor4.sym
{
T 8200 13700 5 10 1 1 0 4 1
refdes=S1
}
C 7800 13600 1 0 1 out-1.sym
{
T 7800 13900 5 10 0 0 0 6 1
device=OUTPUT
T 7200 13700 5 10 1 1 0 7 1
refdes=AND
T 7800 14100 5 10 0 0 0 6 1
footprint=anchor
}
N 10800 14000 11200 14000 4
N 9800 14200 11200 14200 4
N 9600 13800 11200 13800 4
N 9200 13600 11200 13600 4
C 8400 12900 1 0 1 gnd-1.sym
C 11400 13100 1 0 0 gnd-1.sym
C 11300 14400 1 0 0 vdd-1.sym
C 8500 14200 1 0 1 vdd-1.sym
C 12000 11500 1 0 0 out-1.sym
{
T 12000 11800 5 10 0 0 0 0 1
device=OUTPUT
T 12000 12000 5 10 0 0 0 0 1
footprint=anchor
T 12600 11600 5 10 1 1 0 1 1
refdes=AS
}
N 10800 11800 11200 11800 4
N 11200 11600 10400 11600 4
C 11400 10800 1 0 0 gnd-1.sym
C 11300 12100 1 0 0 vdd-1.sym
C 12000 12600 1 0 0 out-1.sym
{
T 12000 12900 5 10 0 0 0 0 1
device=OUTPUT
T 12000 13100 5 10 0 0 0 0 1
footprint=anchor
T 12600 12700 5 10 1 1 0 1 1
refdes=AR#
}
C 12000 13800 1 0 0 out-1.sym
{
T 12000 14100 5 10 0 0 0 0 1
device=OUTPUT
T 12600 13900 5 10 1 1 0 1 1
refdes=OR#
T 12000 14300 5 10 0 0 0 0 1
footprint=anchor
}
C 7900 9400 1 0 1 vdd-1.sym
C 7200 8800 1 0 1 out-1.sym
{
T 7200 9100 5 10 0 0 0 6 1
device=OUTPUT
T 7200 9300 5 10 0 0 0 6 1
footprint=anchor
T 6600 8900 5 10 1 1 0 7 1
refdes=CR#
}
C 7400 9900 1 0 1 2n7002.sym
{
T 7175 10200 5 10 0 1 0 7 1
refdes=M5
T 7300 10700 5 10 0 1 0 6 1
value=2N7002P
T 6900 10500 5 10 0 1 0 6 1
footprint=sot23-nmos
T 5900 10500 5 10 0 1 0 6 1
device=NMOS
}
C 6900 9700 1 0 0 gnd-1.sym
C 6200 11600 1 0 1 out-1.sym
{
T 6200 11900 5 10 0 0 0 6 1
device=OUTPUT
T 6200 12100 5 10 0 0 0 6 1
footprint=anchor
T 5950 11725 5 10 1 1 0 3 1
refdes=CinS
}
N 8600 12000 10600 12000 4
N 9200 12400 8600 12400 4
N 9800 12200 8600 12200 4
C 8200 11400 1 0 0 gnd-1.sym
C 7700 12200 1 270 1 out-1.sym
{
T 8000 12200 5 10 0 0 270 6 1
device=OUTPUT
T 8200 12200 5 10 0 0 270 6 1
footprint=anchor
T 7800 12800 5 10 1 1 0 3 1
refdes=CinR#
}
C 12100 8100 1 0 0 2n7002.sym
{
T 12325 8400 5 10 0 1 0 1 1
refdes=M12
T 12200 8900 5 10 0 1 0 0 1
value=2N7002P
T 12600 8700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 13600 8700 5 10 0 1 0 0 1
device=NMOS
}
C 13100 8100 1 0 1 2n7002.sym
{
T 13000 8900 5 10 0 1 0 6 1
value=2N7002P
T 12600 8700 5 10 0 1 0 6 1
footprint=sot23-nmos
T 11600 8700 5 10 0 1 0 6 1
device=NMOS
T 12875 8400 5 10 0 1 0 7 1
refdes=M13
}
C 11400 7900 1 0 0 gnd-1.sym
C 12700 8600 1 0 0 out-1.sym
{
T 12700 8900 5 10 0 0 0 0 1
device=OUTPUT
T 12700 9100 5 10 0 0 0 0 1
footprint=anchor
T 13300 8700 5 10 1 1 0 1 1
refdes=N
}
C 11300 9200 1 0 0 vdd-1.sym
C 8100 12700 1 0 0 vdd-1.sym
C 13600 9400 1 0 0 in-1.sym
{
T 13600 9700 5 10 0 0 0 0 1
device=INPUT
T 13600 9500 5 10 1 1 0 7 1
refdes=Vdd
T 13600 9900 5 10 0 0 0 0 1
footprint=anchor
}
C 13600 9200 1 0 0 in-1.sym
{
T 13600 9500 5 10 0 0 0 0 1
device=INPUT
T 13600 9300 5 10 1 1 0 7 1
refdes=GND
T 13600 9700 5 10 0 0 0 0 1
footprint=anchor
}
C 14000 9500 1 0 0 vdd-1.sym
C 14100 9000 1 0 0 gnd-1.sym
C 7400 10500 1 0 1 2n7002.sym
{
T 7175 10800 5 10 0 1 0 7 1
refdes=M3
T 7300 11300 5 10 0 1 0 6 1
value=2N7002P
T 6900 11100 5 10 0 1 0 6 1
footprint=sot23-nmos
T 5900 11100 5 10 0 1 0 6 1
device=NMOS
}
C 7900 9900 1 0 1 2n7002.sym
{
T 7675 10200 5 10 0 1 0 7 1
refdes=M6
T 7800 10700 5 10 0 1 0 6 1
value=2N7002P
T 7400 10500 5 10 0 1 0 6 1
footprint=sot23-nmos
T 6400 10500 5 10 0 1 0 6 1
device=NMOS
}
C 7200 7900 1 0 0 2n7002.sym
{
T 7425 8200 5 10 0 1 0 1 1
refdes=M8
T 7300 8700 5 10 0 1 0 0 1
value=2N7002P
T 7700 8500 5 10 0 1 0 0 1
footprint=sot23-nmos
T 8700 8500 5 10 0 1 0 0 1
device=NMOS
}
C 7800 7700 1 0 1 gnd-1.sym
N 7200 7800 10800 7800 4
N 8200 8200 10400 8200 4
N 8000 9000 9600 9000 4
N 7200 7800 7200 8200 4
C 11200 11100 1 0 0 nor3.sym
{
T 11600 11600 5 10 1 1 0 4 1
refdes=S6
}
N 11200 11400 9800 11400 4
N 8000 8800 9800 8800 4
N 7600 8000 7800 8000 4
C 11200 8200 1 0 0 nand.sym
{
T 11600 8700 5 10 1 1 0 4 1
refdes=S7
}
N 12000 8700 12700 8700 4
N 12600 8700 12600 8600 4
N 12500 8600 12700 8600 4
N 12700 8200 12500 8200 4
C 12500 7900 1 0 0 gnd-1.sym
N 10600 8000 12100 8000 4
N 9600 7900 13100 7900 4
N 12100 8000 12100 8400 4
N 13100 8400 13100 7900 4
N 11200 8600 9200 8600 4
N 11200 8800 9800 8800 4
C 11400 9500 1 0 0 2n7002.sym
{
T 11625 9800 5 10 0 1 0 1 1
refdes=M10
T 11500 10300 5 10 0 1 0 0 1
value=2N7002P
T 11900 10100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 12900 10100 5 10 0 1 0 0 1
device=NMOS
}
C 12400 9500 1 0 1 2n7002.sym
{
T 12175 9800 5 10 0 1 0 7 1
refdes=M11
T 12300 10300 5 10 0 1 0 6 1
value=2N7002P
T 11900 10100 5 10 0 1 0 6 1
footprint=sot23-nmos
T 10900 10100 5 10 0 1 0 6 1
device=NMOS
}
N 11800 10100 11800 10000 4
N 12000 10000 12000 10100 4
N 11600 10100 13500 10100 4
N 11800 9600 12000 9600 4
C 13100 10100 1 0 0 not.sym
{
T 13450 10400 5 10 1 1 0 4 1
refdes=E3
}
C 11200 10100 1 0 0 not.sym
{
T 11550 10400 5 10 1 1 0 4 1
refdes=E4
}
C 11800 9300 1 0 0 gnd-1.sym
C 11400 10700 1 0 0 vdd-1.sym
C 13300 10700 1 0 0 vdd-1.sym
C 12000 10300 1 0 0 out-1.sym
{
T 12000 10600 5 10 0 0 0 0 1
device=OUTPUT
T 12000 10800 5 10 0 0 0 0 1
footprint=anchor
T 12600 10400 5 10 1 1 0 1 1
refdes=E4#
}
C 13900 10300 1 0 0 out-1.sym
{
T 13900 10600 5 10 0 0 0 0 1
device=OUTPUT
T 13900 10800 5 10 0 0 0 0 1
footprint=anchor
T 14500 10400 5 10 1 1 0 1 1
refdes=E3#
}
N 11400 9800 10600 9800 4
N 12400 9800 12400 9400 4
N 12400 9400 10400 9400 4
N 13100 10400 13100 10900 4
N 13100 10900 9000 10900 4
N 11200 10400 9400 10400 4
C 8000 8400 1 0 1 nand.sym
{
T 7600 8900 5 10 1 1 0 4 1
refdes=S5
}
C 8200 7900 1 0 1 2n7002.sym
{
T 7975 8200 5 10 0 1 0 7 1
refdes=M9
T 8100 8700 5 10 0 1 0 6 1
value=2N7002P
T 7700 8500 5 10 0 1 0 6 1
footprint=sot23-nmos
T 6700 8500 5 10 0 1 0 6 1
device=NMOS
}
N 7600 8400 7800 8400 4
C 7800 14000 1 0 1 cnot.sym
{
T 7475 14300 5 10 1 1 0 4 1
refdes=I1
}
N 7800 14300 7800 13700 4
C 7500 13700 1 0 1 gnd-1.sym
C 7600 14600 1 0 1 vdd-1.sym
C 7000 14200 1 0 1 out-1.sym
{
T 7000 14500 5 10 0 0 0 6 1
device=OUTPUT
T 6400 14300 5 10 1 1 0 7 1
refdes=CS#
T 7000 14700 5 10 0 0 0 6 1
footprint=anchor
}
C 11200 12400 1 0 0 cnot.sym
{
T 11525 12700 5 10 1 1 0 4 1
refdes=I2
}
N 11200 12700 10600 12700 4
C 11500 12100 1 0 0 gnd-1.sym
C 11400 13000 1 0 0 vdd-1.sym
C 11200 13400 1 0 0 nand4.sym
{
T 11600 13900 5 10 1 1 0 4 1
refdes=S4
}
C 11200 6600 1 0 0 nor4.sym
{
T 11600 7100 5 10 1 1 0 4 1
refdes=S8
}
C 11400 6300 1 0 0 gnd-1.sym
C 11300 7600 1 0 0 vdd-1.sym
N 11200 7400 10800 7400 4
N 11200 7200 10200 7200 4
N 11200 7000 10000 7000 4
N 11200 6800 9400 6800 4
N 12000 7100 12600 7100 4
{
T 12050 7150 5 10 1 1 0 0 1
netname=Special
}
C 8100 9700 1 0 1 gnd-1.sym
C 8400 9900 1 0 1 2n7002.sym
{
T 8175 10200 5 10 0 1 0 7 1
refdes=M7
T 8300 10700 5 10 0 1 0 6 1
value=2N7002P
T 7900 10500 5 10 0 1 0 6 1
footprint=sot23-nmos
T 6900 10500 5 10 0 1 0 6 1
device=NMOS
}
C 8600 11700 1 0 1 nor3.sym
{
T 8200 12200 5 10 1 1 0 4 1
refdes=S2
}
N 7400 10600 10000 10600 4
N 8000 11100 9600 11100 4
N 8000 11300 10800 11300 4
C 7600 9700 1 0 1 gnd-1.sym
N 7500 10400 7500 10500 4
N 8000 10400 8000 10500 4
N 8000 10500 7000 10500 4
N 7000 10600 7000 10400 4
N 8400 10200 10600 10200 4
N 7900 10200 7900 9800 4
N 7900 9800 9600 9800 4
N 7400 10200 7400 9700 4
N 7400 9700 9000 9700 4
N 7000 11000 6200 11000 4
N 6200 10400 6200 12000 4
C 6600 9900 1 0 1 2n7002.sym
{
T 6375 10200 5 10 0 1 0 7 1
refdes=M1
T 6500 10700 5 10 0 1 0 6 1
value=2N7002P
T 6100 10500 5 10 0 1 0 6 1
footprint=sot23-nmos
T 5100 10500 5 10 0 1 0 6 1
device=NMOS
}
C 6100 9700 1 0 0 gnd-1.sym
N 6600 10200 6600 9600 4
N 6600 9600 10400 9600 4
C 6900 12000 1 0 0 vdd-1.sym
N 6200 11700 7600 11700 4
N 7400 10600 7400 10800 4
C 8000 11200 1 0 1 2n7002.sym
{
T 7775 11500 5 10 0 1 0 7 1
refdes=M2
T 7900 12000 5 10 0 1 0 6 1
value=2N7002P
T 7500 11800 5 10 0 1 0 6 1
footprint=sot23-nmos
T 6500 11800 5 10 0 1 0 6 1
device=NMOS
}
C 8000 10600 1 0 1 2n7002.sym
{
T 7775 10900 5 10 0 1 0 7 1
refdes=M4
T 7900 11400 5 10 0 1 0 6 1
value=2N7002P
T 7500 11200 5 10 0 1 0 6 1
footprint=sot23-nmos
T 6500 11200 5 10 0 1 0 6 1
device=NMOS
}
N 8000 11100 8000 10900 4
C 7700 10400 1 0 1 gnd-1.sym
N 8000 11300 8000 11500 4
N 7600 11100 7600 11300 4
C 6200 11900 1 0 0 resistor-load.sym
{
T 6500 12300 5 10 0 0 0 0 1
device=RESISTOR
T 6450 12150 5 10 1 1 0 0 1
refdes=R1
T 6600 12000 5 10 0 1 0 0 1
footprint=0603-boxed
T 6600 12000 5 10 0 1 0 0 1
value=3.3k
}
