INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akash/Documents/Vivado/project_1/project_1.srcs/sources_1/new/sop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akash/Documents/Vivado/project_1/project_1.srcs/sim_1/new/sop_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sop_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/akash/Documents/Vivado/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
