
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 7.61

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: lfsr_reg[10]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     9    0.19    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ lfsr_reg[10]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lfsr_reg[10]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.09    0.09   library removal time
                                  0.09   data required time
-----------------------------------------------------------------------------
                                  0.09   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)


Startpoint: seed_in[13] (input port clocked by core_clock)
Endpoint: lfsr_reg[13]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    0.02    0.00    0.00    0.20 v seed_in[13] (in)
                                         seed_in[13] (net)
                  0.00    0.00    0.20 v _084_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.07    0.05    0.25 ^ _084_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _045_ (net)
                  0.07    0.00    0.25 ^ _087_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.00    0.05    0.05    0.29 v _087_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _004_ (net)
                  0.05    0.00    0.29 v lfsr_reg[13]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.29   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ lfsr_reg[13]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: lfsr_reg[12]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     9    0.19    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     9    0.21    1.59    1.68    1.88 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.59    0.00    1.88 ^ lfsr_reg[12]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.88   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ lfsr_reg[12]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.51    9.49   library recovery time
                                  9.49   data required time
-----------------------------------------------------------------------------
                                  9.49   data required time
                                 -1.88   data arrival time
-----------------------------------------------------------------------------
                                  7.61   slack (MET)


Startpoint: lfsr_reg[13]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lfsr_reg[13]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
     4    0.03    0.10    0.44    0.44 v lfsr_reg[13]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                         random[13] (net)
                  0.10    0.00    0.44 v _068_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.08    0.30    0.74 ^ _068_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _033_ (net)
                  0.08    0.00    0.74 ^ _069_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.09    0.25    0.43    1.17 v _069_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _034_ (net)
                  0.25    0.00    1.17 v _071_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.10    0.26    1.43 v _071_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _036_ (net)
                  0.10    0.00    1.43 v _073_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.25    0.13    1.56 ^ _073_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _000_ (net)
                  0.25    0.00    1.56 ^ lfsr_reg[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.56   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ lfsr_reg[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.21    9.79   library setup time
                                  9.79   data required time
-----------------------------------------------------------------------------
                                  9.79   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                  8.23   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: lfsr_reg[12]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     9    0.19    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
     9    0.21    1.59    1.68    1.88 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.59    0.00    1.88 ^ lfsr_reg[12]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.88   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ lfsr_reg[12]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.51    9.49   library recovery time
                                  9.49   data required time
-----------------------------------------------------------------------------
                                  9.49   data required time
                                 -1.88   data arrival time
-----------------------------------------------------------------------------
                                  7.61   slack (MET)


Startpoint: lfsr_reg[13]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: lfsr_reg[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ lfsr_reg[13]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
     4    0.03    0.10    0.44    0.44 v lfsr_reg[13]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                         random[13] (net)
                  0.10    0.00    0.44 v _068_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.08    0.30    0.74 ^ _068_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _033_ (net)
                  0.08    0.00    0.74 ^ _069_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
     1    0.09    0.25    0.43    1.17 v _069_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_2)
                                         _034_ (net)
                  0.25    0.00    1.17 v _071_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.10    0.26    1.43 v _071_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _036_ (net)
                  0.10    0.00    1.43 v _073_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.00    0.25    0.13    1.56 ^ _073_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _000_ (net)
                  0.25    0.00    1.56 ^ lfsr_reg[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.56   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ lfsr_reg[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                         -0.21    9.79   library setup time
                                  9.79   data required time
-----------------------------------------------------------------------------
                                  9.79   data required time
                                 -1.56   data arrival time
-----------------------------------------------------------------------------
                                  8.23   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.09e-03   1.69e-04   1.05e-08   2.26e-03  63.2%
Combinational          8.61e-04   4.54e-04   1.36e-08   1.31e-03  36.8%
Clock                  0.00e+00   0.00e+00   6.11e-08   6.11e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.95e-03   6.23e-04   8.52e-08   3.57e-03 100.0%
                          82.6%      17.4%       0.0%
