#  Copyright (C) 2017  Claire Xenia Wolf <claire@yosyshq.com>
#
#  Permission to use, copy, modify, and/or distribute this software for any
#  purpose with or without fee is hereby granted, provided that the above
#  copyright notice and this permission notice appear in all copies.
#
#  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
#  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
#  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
#  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
#  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
#  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
#  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.


# -----------------------------------------------------------------------------
# Implementation and Verification:
# The SCRV32I core was designed and formally verified using the RISC-V Formal
# Framework by Rohith V in 2024.
# LinkedIn: https://www.linkedin.com/in/v-rohith-km/
# Email: vrohithkattimani@gmail.com
# -----------------------------------------------------------------------------

[options]
isa rv32i

[depth]
insn            20
reg       15    25
pc_fwd    10    30
cover     1     15

[defines]
`define RISCV_FORMAL
`define RISCV_FORMAL_NRET 1
`define RISCV_FORMAL_XLEN 32
`define RISCV_FORMAL_ILEN 32
`define RISCV_FORMAL_ALIGNED_MEM
`define RISCV_FORMAL_ALTOPS

[defines liveness]
`define SCRV32I_FAIRNESS

[verilog-files]
@basedir@/cores/@core@/wrapper.sv
@basedir@/cores/@core@/@core@.sv

[cover]
always @* if (!reset) cover (channel[0].cnt_insns == 2);
always @* if (!reset) cover (channel[0].rd_addr != 0 && channel[0].rd_wdata != 0);
always @* if (!reset) cover (channel[0].pc_wdata != channel[0].pc_rdata + 4);
