
---------- Begin Simulation Statistics ----------
final_tick                               2542155408500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 231424                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   231422                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.14                       # Real time elapsed on the host
host_tick_rate                              669566852                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197854                       # Number of instructions simulated
sim_ops                                       4197854                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012146                       # Number of seconds simulated
sim_ticks                                 12145563500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             50.636280                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  372960                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               736547                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2711                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            111084                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            940886                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31061                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          206435                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           175374                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1142441                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70289                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29722                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197854                       # Number of instructions committed
system.cpu.committedOps                       4197854                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.783325                       # CPI: cycles per instruction
system.cpu.discardedOps                        302794                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   617242                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1476745                       # DTB hits
system.cpu.dtb.data_misses                       8259                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   415391                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       872713                       # DTB read hits
system.cpu.dtb.read_misses                       7385                       # DTB read misses
system.cpu.dtb.write_accesses                  201851                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      604032                       # DTB write hits
system.cpu.dtb.write_misses                       874                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18280                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3663568                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1149380                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           683554                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17074976                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172911                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  985233                       # ITB accesses
system.cpu.itb.fetch_acv                          453                       # ITB acv
system.cpu.itb.fetch_hits                      979072                       # ITB hits
system.cpu.itb.fetch_misses                      6161                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11189742000     92.10%     92.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9082000      0.07%     92.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19447000      0.16%     92.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               931689000      7.67%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12149960000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8186456000     67.38%     67.38% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3963504000     32.62%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24277555                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85425      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542518     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839775     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592853     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197854                       # Class of committed instruction
system.cpu.quiesceCycles                        13572                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7202579                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158344                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318294                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22829453                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22829453                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22829453                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22829453                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117074.117949                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117074.117949                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117074.117949                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117074.117949                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13068485                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13068485                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13068485                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13068485                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67017.871795                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67017.871795                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67017.871795                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67017.871795                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22479956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22479956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117083.104167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117083.104167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12868988                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12868988                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67025.979167                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67025.979167                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.295799                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539652497000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.295799                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205987                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205987                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130878                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34895                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88893                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34535                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28991                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28991                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89483                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41289                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267793                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11411840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11411840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6719616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6720057                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18143161                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               69                       # Total snoops (count)
system.membus.snoopTraffic                       4416                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160179                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002747                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052339                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159739     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     440      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160179                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836844035                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378069000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474559500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5722688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4497600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10220288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5722688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5722688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34895                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34895                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471175174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370308055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841483230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471175174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471175174                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183876195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183876195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183876195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471175174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370308055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1025359424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69762.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000211536750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7477                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7477                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414283                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114145                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159692                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123563                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159692                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123563                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10479                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1990                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5802                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2045326250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4843070000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13707.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32457.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105556                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82049                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159692                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123563                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.388169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.188176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.733098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35243     42.39%     42.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24746     29.76%     72.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10153     12.21%     84.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4681      5.63%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2427      2.92%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1513      1.82%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          933      1.12%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          610      0.73%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2833      3.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83139                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7477                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.954661                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.368870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.498056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1365     18.26%     18.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5621     75.18%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           305      4.08%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            88      1.18%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            35      0.47%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.21%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.13%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.13%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7477                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255718                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.239064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.770048                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6636     88.75%     88.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              114      1.52%     90.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              465      6.22%     96.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              187      2.50%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               69      0.92%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7477                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9549632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  670656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7778816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10220288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7908032                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12145558500                       # Total gap between requests
system.mem_ctrls.avgGap                      42878.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5084864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4464768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7778816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418660196.375409007072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367604845.999940633774                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640465631.751050472260                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89417                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123563                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2582211500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2260858500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298162444000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28878.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32171.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2413039.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318929520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169492290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568079820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314437140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958223760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5316034320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        187236000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7832432850                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.880153                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    434003500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11306220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274775760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146020215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497301000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320022540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958223760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5251910460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        241235040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7689488775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.110911                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    572878000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11167345500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1008453                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              135000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12138363500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1701444                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1701444                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1701444                       # number of overall hits
system.cpu.icache.overall_hits::total         1701444                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89484                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89484                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89484                       # number of overall misses
system.cpu.icache.overall_misses::total         89484                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5509160000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5509160000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5509160000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5509160000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1790928                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1790928                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1790928                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1790928                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049965                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049965                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049965                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049965                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61565.866524                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61565.866524                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61565.866524                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61565.866524                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88893                       # number of writebacks
system.cpu.icache.writebacks::total             88893                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89484                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89484                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89484                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89484                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5419677000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5419677000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5419677000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5419677000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049965                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049965                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049965                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049965                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60565.877699                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60565.877699                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60565.877699                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60565.877699                       # average overall mshr miss latency
system.cpu.icache.replacements                  88893                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1701444                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1701444                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89484                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89484                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5509160000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5509160000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1790928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1790928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049965                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049965                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61565.866524                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61565.866524                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5419677000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5419677000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049965                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049965                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60565.877699                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60565.877699                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.857719                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1756926                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88971                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.747176                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.857719                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995816                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995816                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3671339                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3671339                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1334008                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1334008                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1334008                       # number of overall hits
system.cpu.dcache.overall_hits::total         1334008                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106059                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106059                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106059                       # number of overall misses
system.cpu.dcache.overall_misses::total        106059                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6797990500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6797990500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6797990500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6797990500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1440067                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1440067                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1440067                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1440067                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073649                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073649                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073649                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073649                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64096.309601                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64096.309601                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64096.309601                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64096.309601                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34719                       # number of writebacks
system.cpu.dcache.writebacks::total             34719                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36662                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36662                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36662                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36662                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4421530500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4421530500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4421530500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4421530500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048190                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048190                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048190                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048190                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63713.568310                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63713.568310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63713.568310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63713.568310                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69251                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       802852                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          802852                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49598                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49598                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3321771500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3321771500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       852450                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       852450                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058183                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058183                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66973.900157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66973.900157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9206                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9206                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40392                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40392                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2700041500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2700041500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66845.947217                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66845.947217                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531156                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531156                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56461                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56461                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3476219000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3476219000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587617                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587617                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096085                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61568.498610                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61568.498610                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27456                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29005                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29005                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1721489000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1721489000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59351.456645                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59351.456645                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10290                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10290                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          896                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63570000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63570000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080100                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080100                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70948.660714                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70948.660714                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          896                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62674000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62674000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080100                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080100                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69948.660714                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69948.660714                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542155408500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.413171                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1395652                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69251                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.153528                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.413171                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978919                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978919                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2995021                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2995021                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548931379500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1060749                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                  1060727                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.86                       # Real time elapsed on the host
host_tick_rate                              763668421                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6215316                       # Number of instructions simulated
sim_ops                                       6215316                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004475                       # Number of seconds simulated
sim_ticks                                  4474718000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             38.924005                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  101854                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               261674                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                894                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             35392                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            292141                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              13675                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          105913                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            92238                       # Number of indirect misses.
system.cpu.branchPred.lookups                  370409                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   30058                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12968                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1278237                       # Number of instructions committed
system.cpu.committedOps                       1278237                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.941185                       # CPI: cycles per instruction
system.cpu.discardedOps                         98419                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57562                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       422914                       # DTB hits
system.cpu.dtb.data_misses                       1678                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    37085                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       256155                       # DTB read hits
system.cpu.dtb.read_misses                       1403                       # DTB read misses
system.cpu.dtb.write_accesses                   20477                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166759                       # DTB write hits
system.cpu.dtb.write_misses                       275                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 783                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1100517                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            325330                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           188894                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6663901                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.144068                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  159298                       # ITB accesses
system.cpu.itb.fetch_acv                           75                       # ITB acv
system.cpu.itb.fetch_hits                      157821                       # ITB hits
system.cpu.itb.fetch_misses                      1477                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.33%      4.33% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.54% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2999     79.61%     84.15% # number of callpals executed
system.cpu.kern.callpal::rdps                     106      2.81%     86.97% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.99% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     87.02% # number of callpals executed
system.cpu.kern.callpal::rti                      232      6.16%     93.18% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.19%     94.37% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.48% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.50%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3767                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5472                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1325     40.66%     40.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       5      0.15%     41.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1906     58.48%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3259                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1324     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        5      0.19%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1324     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2676                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2944447500     65.76%     65.76% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                41599500      0.93%     66.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 6562000      0.15%     66.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1484771500     33.16%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4477380500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999245                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.694648                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.821111                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 206                      
system.cpu.kern.mode_good::user                   206                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               395                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 206                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.521519                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.685524                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3944607000     88.10%     88.10% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            532773500     11.90%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8872480                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21471      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  804334     62.93%     64.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2351      0.18%     64.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251499     19.68%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165680     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.53% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30660      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1278237                       # Class of committed instruction
system.cpu.quiesceCycles                        76956                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2208579                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76299                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        152525                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2202528174                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2202528174                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2202528174                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2202528174                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118003.116743                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118003.116743                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118003.116743                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118003.116743                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            92                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1268228226                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1268228226                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1268228226                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1268228226                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67946.864506                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67946.864506                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67946.864506                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67946.864506                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4717483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4717483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115060.560976                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115060.560976                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2667483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2667483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65060.560976                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65060.560976                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2197810691                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2197810691                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118009.594663                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118009.594663                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1265560743                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1265560743                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67953.218589                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67953.218589                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              51638                       # Transaction distribution
system.membus.trans_dist::WriteReq                421                       # Transaction distribution
system.membus.trans_dist::WriteResp               421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27379                       # Transaction distribution
system.membus.trans_dist::WritebackClean        42631                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6211                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6429                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6429                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          42632                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8538                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       127895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       127895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46560                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 211785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5456832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5456832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1515392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1516879                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8165647                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             77118                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001452                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038082                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   77006     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     112      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               77118                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1473000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           439506067                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           82102250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          226568250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2728448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         955072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3683520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2728448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2728448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1752256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1752256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           42632                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27379                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27379                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         609747475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         213437361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             823184835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    609747475                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        609747475                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      391590263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            391590263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      391590263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        609747475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        213437361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1214775099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     69255.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000091378750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4249                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4249                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              157220                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65548                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57555                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69971                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57555                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69971                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2796                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   716                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5039                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3364                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    866466000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  273795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1893197250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15823.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34573.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        76                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38908                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   49084                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57555                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69971                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    258                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36019                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.356590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.846515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.489660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14615     40.58%     40.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10864     30.16%     70.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4570     12.69%     83.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1968      5.46%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1103      3.06%     91.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          576      1.60%     93.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          364      1.01%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          284      0.79%     95.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1675      4.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36019                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.885385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.884111                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.356059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1169     27.51%     27.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              33      0.78%     28.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            102      2.40%     30.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           425     10.00%     40.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2100     49.42%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           254      5.98%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            77      1.81%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            29      0.68%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            23      0.54%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            14      0.33%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             7      0.16%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             4      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.09%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             1      0.02%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             5      0.12%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4249                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.297011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.275523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.902389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3632     85.48%     85.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              243      5.72%     91.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              236      5.55%     96.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               88      2.07%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.56%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.21%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.09%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.14%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4249                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3504576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  178944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4431744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3683520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4478144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       990.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    823.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1000.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4474718000                       # Total gap between requests
system.mem_ctrls.avgGap                      35088.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2552448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       952128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4431744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 570415387.070201992989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 212779442.190546989441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 990396266.312201142311                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        42632                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14923                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        69971                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1362554750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    530642500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 113533454750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31960.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35558.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1622578.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            147369600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78321210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           221325720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          189261540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     353418000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1945986270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         80532960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3016215300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        674.057069                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    192426750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    149500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4135308750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            109998840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             58461975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           169953420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          172453140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     353418000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1921186140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        101621760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2887093275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.201167                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    247433000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    149500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4080834000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19045                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19045                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1487                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193751                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               116500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1359000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97237174                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              783000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              510500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6735171000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       484930                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           484930                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       484930                       # number of overall hits
system.cpu.icache.overall_hits::total          484930                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        42632                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42632                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        42632                       # number of overall misses
system.cpu.icache.overall_misses::total         42632                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2789278000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2789278000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2789278000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2789278000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       527562                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       527562                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       527562                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       527562                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080809                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.080809                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080809                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.080809                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65426.862451                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65426.862451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65426.862451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65426.862451                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        42631                       # number of writebacks
system.cpu.icache.writebacks::total             42631                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        42632                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42632                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42632                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42632                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2746646000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2746646000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2746646000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2746646000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.080809                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.080809                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.080809                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.080809                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64426.862451                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64426.862451                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64426.862451                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64426.862451                       # average overall mshr miss latency
system.cpu.icache.replacements                  42631                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       484930                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          484930                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        42632                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42632                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2789278000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2789278000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       527562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       527562                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080809                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.080809                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65426.862451                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65426.862451                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42632                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42632                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2746646000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2746646000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.080809                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.080809                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64426.862451                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64426.862451                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997490                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              574146                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42631                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.467805                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997490                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1097756                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1097756                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       386135                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           386135                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       386135                       # number of overall hits
system.cpu.dcache.overall_hits::total          386135                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21877                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21877                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21877                       # number of overall misses
system.cpu.dcache.overall_misses::total         21877                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1453047000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1453047000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1453047000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1453047000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       408012                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       408012                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       408012                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       408012                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053619                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053619                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053619                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053619                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66418.933126                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66418.933126                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66418.933126                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66418.933126                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8755                       # number of writebacks
system.cpu.dcache.writebacks::total              8755                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7248                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14629                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14629                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14629                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14629                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    983925000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    983925000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    983925000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    983925000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91253500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91253500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035854                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035854                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035854                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035854                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67258.527582                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67258.527582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67258.527582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67258.527582                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102532.022472                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102532.022472                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14925                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       238626                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          238626                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9591                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9591                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    690321500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    690321500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       248217                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       248217                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038640                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038640                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71975.967052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71975.967052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1395                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1395                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8196                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    595716000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    595716000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91253500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91253500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033019                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033019                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72683.748170                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72683.748170                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194570.362473                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194570.362473                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12286                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12286                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    762725500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    762725500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.076886                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.076886                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62080.864399                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62080.864399                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5853                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5853                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6433                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6433                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    388209000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    388209000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040258                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040258                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60346.494637                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60346.494637                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5020                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5020                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          302                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          302                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     22859500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     22859500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.056746                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.056746                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75693.708609                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75693.708609                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          302                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          302                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     22557500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22557500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.056746                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.056746                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74693.708609                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74693.708609                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5203                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5203                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5203                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5203                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6775971000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              375981                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14925                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.191357                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          755                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            851999                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           851999                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2948933451500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 297138                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   297138                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1770.66                       # Real time elapsed on the host
host_tick_rate                              225905339                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   526130436                       # Number of instructions simulated
sim_ops                                     526130436                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.400002                       # Number of seconds simulated
sim_ticks                                400002072000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             34.488335                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                44859485                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            130071473                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4316                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8808509                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         153236856                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           12371434                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        53707607                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         41336173                       # Number of indirect misses.
system.cpu.branchPred.lookups               168686488                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7051580                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       105097                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   519915120                       # Number of instructions committed
system.cpu.committedOps                     519915120                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.538270                       # CPI: cycles per instruction
system.cpu.discardedOps                      34445688                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                185637421                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    188722160                       # DTB hits
system.cpu.dtb.data_misses                       3350                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                124417553                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    126131575                       # DTB read hits
system.cpu.dtb.read_misses                       1812                       # DTB read misses
system.cpu.dtb.write_accesses                61219868                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    62590585                       # DTB write hits
system.cpu.dtb.write_misses                      1538                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1874                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          340779593                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         151971263                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         76447301                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        91689175                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.650081                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               194100760                       # ITB accesses
system.cpu.itb.fetch_acv                          144                       # ITB acv
system.cpu.itb.fetch_hits                   194069625                       # ITB hits
system.cpu.itb.fetch_misses                     31135                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    41      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15667      0.27%      0.27% # number of callpals executed
system.cpu.kern.callpal::rdps                    1076      0.02%      0.29% # number of callpals executed
system.cpu.kern.callpal::rti                     2354      0.04%      0.33% # number of callpals executed
system.cpu.kern.callpal::callsys                 1176      0.02%      0.35% # number of callpals executed
system.cpu.kern.callpal::rdunique             5769635     99.65%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5789950                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5792449                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      154                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6539     35.38%     35.38% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      53      0.29%     35.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     409      2.21%     37.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11481     62.12%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                18482                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6538     48.29%     48.29% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       53      0.39%     48.68% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      409      3.02%     51.70% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6539     48.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13539                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             390587892500     97.70%     97.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               100976500      0.03%     97.73% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               452416500      0.11%     97.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8627464000      2.16%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         399768749500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999847                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.569550                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.732551                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2295                      
system.cpu.kern.mode_good::user                  2294                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch::kernel              2393                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2294                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.959047                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.978887                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        34400783500      8.61%      8.61% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         365326637000     91.38%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             41329000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       41                       # number of times the context was actually changed
system.cpu.numCycles                        799769842                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       154                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            23882963      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               289726430     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14995      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1421      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              137810739     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              62587493     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              1062      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             1030      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5888979      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                519915120                       # Class of committed instruction
system.cpu.quiesceCycles                       234302                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       708080667                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4919296                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 599                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        602                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          132                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       777871                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1555496                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        77023                       # number of demand (read+write) misses
system.iocache.demand_misses::total             77023                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        77023                       # number of overall misses
system.iocache.overall_misses::total            77023                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   9087109641                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   9087109641                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   9087109641                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   9087109641                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        77023                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           77023                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        77023                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          77023                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117979.170391                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117979.170391                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117979.170391                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117979.170391                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           660                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   20                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          76864                       # number of writebacks
system.iocache.writebacks::total                76864                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        77023                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        77023                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        77023                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        77023                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   5231666174                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   5231666174                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   5231666174                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   5231666174                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67923.427729                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67923.427729                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67923.427729                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67923.427729                       # average overall mshr miss latency
system.iocache.replacements                     77023                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          159                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              159                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     22038698                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     22038698                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          159                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            159                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 138608.163522                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 138608.163522                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          159                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          159                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     14088698                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     14088698                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 88608.163522                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 88608.163522                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        76864                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        76864                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   9065070943                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   9065070943                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        76864                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        76864                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117936.497489                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117936.497489                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        76864                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        76864                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   5217577476                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   5217577476                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67880.639519                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67880.639519                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  77039                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                77039                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               693207                       # Number of tag accesses
system.iocache.tags.data_accesses              693207                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 524                       # Transaction distribution
system.membus.trans_dist::ReadResp             575450                       # Transaction distribution
system.membus.trans_dist::WriteReq               1289                       # Transaction distribution
system.membus.trans_dist::WriteResp              1289                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       366590                       # Transaction distribution
system.membus.trans_dist::WritebackClean       269044                       # Transaction distribution
system.membus.trans_dist::CleanEvict           141990                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125834                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125834                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         269044                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        305883                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         76864                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       154074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       154074                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       807132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       807132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3626                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1294681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1298309                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2259515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4921088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4921088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     34437632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     34437632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6075                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     46162112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     46168187                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                85526907                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              131                       # Total snoops (count)
system.membus.snoopTraffic                       8384                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            779448                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000169                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013012                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  779316     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     132      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              779448                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3674000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4189494335                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             858198                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2326043500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1435897750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       17218816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       27619648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44840256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     17218816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17218816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23461760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23461760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          269044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          431557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              700629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       366590                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             366590                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          43046817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          69048762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           4480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112100059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     43046817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         43046817                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       58654096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             58654096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       58654096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         43046817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         69048762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          4480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            170754155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    634342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    255779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    420208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        28.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000690751750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        38105                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        38105                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1968961                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             598574                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      700629                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     635634                       # Number of write requests accepted
system.mem_ctrls.readBursts                    700629                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   635634                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  24614                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1292                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             38661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             38344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             48824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             46587                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             40075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            49097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            68113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            47304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            56201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            39893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            38372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             35737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             31155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             54586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             40734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             40637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             48069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            44959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            49827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            35222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            31549                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10410801250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3380075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23086082500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15400.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34150.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       237                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   395769                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  430192                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                700629                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               635634                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  617547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   57249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  34630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  34823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  36264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  37391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  38681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  37998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  38060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  38370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  38436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  38916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    799                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       484387                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.130460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.744919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   206.215695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       251584     51.94%     51.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       138978     28.69%     80.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        42477      8.77%     89.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17775      3.67%     93.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8221      1.70%     94.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4865      1.00%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2880      0.59%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2159      0.45%     96.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15448      3.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       484387                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        38105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.740533                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.369021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4367     11.46%     11.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4028     10.57%     22.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         23416     61.45%     83.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          4224     11.09%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1552      4.07%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           381      1.00%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            95      0.25%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            19      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            12      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         38105                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        38105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.647080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.525848                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.335884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         37464     98.32%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           413      1.08%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            57      0.15%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            23      0.06%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            27      0.07%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            10      0.03%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            12      0.03%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             9      0.02%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            12      0.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             6      0.02%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             6      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            13      0.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            10      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             6      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             3      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             9      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             5      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-187            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         38105                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               43264960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1575296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                40597568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44840256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             40680576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       108.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       101.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    112.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    101.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  400001753000                       # Total gap between requests
system.mem_ctrls.avgGap                     299343.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16369856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     26893312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         1792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     40597568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 40924428.011462904513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 67232931.733413621783                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 4479.976793720209                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 101493394.264217719436                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       269044                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       431557                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           28                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       635634                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8848171250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14234688750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      3222500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9465125979750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32887.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32984.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    115089.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14890842.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2109734340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1121342805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2753483880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1807080480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31575286080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     121580066910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      51217581600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       212164576095                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        530.408693                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 132009166000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13356720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 254636186000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1348817400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            716905860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2073263220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1504158660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31575286080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      72142280850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      92849401440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       202210113510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.522665                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 240652369750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13356720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 145992982250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  683                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 683                       # Transaction distribution
system.iobus.trans_dist::WriteReq               78153                       # Transaction distribution
system.iobus.trans_dist::WriteResp              78153                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1130                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2452                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3626                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       154046                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       154046                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  157672                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1379                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6075                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4920568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4920568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4926643                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1301000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            77182000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2337000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           401358641                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2334500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 308                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           154                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     794808.441558                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284612.965030                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          154    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             154                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    399879671500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    122400500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    197532296                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        197532296                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    197532296                       # number of overall hits
system.cpu.icache.overall_hits::total       197532296                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       269043                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         269043                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       269043                       # number of overall misses
system.cpu.icache.overall_misses::total        269043                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  17864284000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17864284000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  17864284000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17864284000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    197801339                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    197801339                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    197801339                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    197801339                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001360                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001360                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001360                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001360                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66399.363670                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66399.363670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66399.363670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66399.363670                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       269044                       # number of writebacks
system.cpu.icache.writebacks::total            269044                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       269043                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       269043                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       269043                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       269043                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  17595240000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17595240000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  17595240000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17595240000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001360                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001360                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001360                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001360                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65399.359954                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65399.359954                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65399.359954                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65399.359954                       # average overall mshr miss latency
system.cpu.icache.replacements                 269044                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    197532296                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       197532296                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       269043                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        269043                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  17864284000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17864284000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    197801339                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    197801339                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001360                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001360                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66399.363670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66399.363670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       269043                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       269043                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  17595240000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17595240000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001360                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001360                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65399.359954                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65399.359954                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           197809462                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            269556                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            733.834387                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          189                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          264                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           59                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         395871722                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        395871722                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    167364817                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        167364817                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    167364817                       # number of overall hits
system.cpu.dcache.overall_hits::total       167364817                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       534102                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         534102                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       534102                       # number of overall misses
system.cpu.dcache.overall_misses::total        534102                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34464264500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34464264500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34464264500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34464264500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    167898919                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    167898919                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    167898919                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    167898919                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003181                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003181                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003181                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003181                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64527.495684                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64527.495684                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64527.495684                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64527.495684                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       289726                       # number of writebacks
system.cpu.dcache.writebacks::total            289726                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       105674                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       105674                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       105674                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       105674                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       428428                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       428428                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       428428                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       428428                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1813                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1813                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27565571500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27565571500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  27565571500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  27565571500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     81864000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     81864000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002552                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002552                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002552                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002552                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64341.199688                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64341.199688                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64341.199688                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64341.199688                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 45153.888582                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 45153.888582                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 431557                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    116578625                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       116578625                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       303112                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        303112                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20542810000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20542810000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    116881737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    116881737                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67773.001399                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67773.001399                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          522                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          522                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       302590                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       302590                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          524                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          524                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  20203462500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20203462500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     81864000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     81864000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66768.440794                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66768.440794                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156229.007634                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156229.007634                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     50786192                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       50786192                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       230990                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       230990                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13921454500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13921454500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     51017182                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     51017182                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004528                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004528                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60268.645829                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60268.645829                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       105152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       105152                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       125838                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125838                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1289                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1289                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7362109000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7362109000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002467                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002467                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58504.656781                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58504.656781                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     11560208                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     11560208                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3146                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3146                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    249307000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    249307000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     11563354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     11563354                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000272                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000272                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79245.708837                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79245.708837                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3140                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3140                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    245538500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    245538500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000272                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000272                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78196.974522                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78196.974522                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     11563328                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     11563328                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     11563328                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     11563328                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 400002072000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           190986758                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            432581                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            441.505193                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          557                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          413                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         382482759                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        382482759                       # Number of data accesses

---------- End Simulation Statistics   ----------
