#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Mar 14 09:17:35 2025
# Process ID: 18156
# Current directory: c:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_line_tx_ex
# Command line: vivado.exe -notrace -source c:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_tx_demo/gtwizard_tx_demo.gen/sources_1/ip/gtwizard_line_tx/gtwizard_line_tx_ex.tcl
# Log file: c:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_line_tx_ex/vivado.log
# Journal file: c:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_line_tx_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source c:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_tx_demo/gtwizard_tx_demo.gen/sources_1/ip/gtwizard_line_tx/gtwizard_line_tx_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2021.1/Vivado/2021.1/data/ip'.
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1220.477 ; gain = 0.000
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'gtwizard_line_tx'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'gtwizard_line_tx'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'gtwizard_line_tx'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'gtwizard_line_tx'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Sourcing extension script: tcl/set_top.tcl
INFO: [open_example_project] Sourcing extension script: gtwizard_line_tx/tcl/xci.tcl
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2021.1/Vivado/2021.1/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_line_tx_ex/gtwizard_line_tx_ex.ip_user_files/sim_scripts/gtwizard_line_tx/xsim/gtwizard_line_tx.sh'
INFO: [SIM-utils-43] Exported 'C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_line_tx_ex/gtwizard_line_tx_ex.ip_user_files/sim_scripts/gtwizard_line_tx/xsim/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_line_tx_ex/gtwizard_line_tx_ex.ip_user_files/sim_scripts/gtwizard_line_tx/modelsim/gtwizard_line_tx.sh'
INFO: [SIM-utils-43] Exported 'C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_line_tx_ex/gtwizard_line_tx_ex.ip_user_files/sim_scripts/gtwizard_line_tx/modelsim/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_line_tx_ex/gtwizard_line_tx_ex.ip_user_files/sim_scripts/gtwizard_line_tx/questa/gtwizard_line_tx.sh'
INFO: [SIM-utils-43] Exported 'C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_line_tx_ex/gtwizard_line_tx_ex.ip_user_files/sim_scripts/gtwizard_line_tx/questa/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_line_tx_ex/gtwizard_line_tx_ex.ip_user_files/sim_scripts/gtwizard_line_tx/ies/gtwizard_line_tx.sh'
INFO: [SIM-utils-43] Exported 'C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_line_tx_ex/gtwizard_line_tx_ex.ip_user_files/sim_scripts/gtwizard_line_tx/ies/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_line_tx_ex/gtwizard_line_tx_ex.ip_user_files/sim_scripts/gtwizard_line_tx/xcelium/gtwizard_line_tx.sh'
INFO: [SIM-utils-43] Exported 'C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_line_tx_ex/gtwizard_line_tx_ex.ip_user_files/sim_scripts/gtwizard_line_tx/xcelium/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_line_tx_ex/gtwizard_line_tx_ex.ip_user_files/sim_scripts/gtwizard_line_tx/vcs/gtwizard_line_tx.sh'
INFO: [SIM-utils-43] Exported 'C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_line_tx_ex/gtwizard_line_tx_ex.ip_user_files/sim_scripts/gtwizard_line_tx/vcs/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_line_tx_ex/gtwizard_line_tx_ex.ip_user_files/sim_scripts/gtwizard_line_tx/riviera/gtwizard_line_tx.sh'
INFO: [SIM-utils-43] Exported 'C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_line_tx_ex/gtwizard_line_tx_ex.ip_user_files/sim_scripts/gtwizard_line_tx/riviera/v7ht.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_line_tx_ex/gtwizard_line_tx_ex.ip_user_files/sim_scripts/gtwizard_line_tx/activehdl/gtwizard_line_tx.sh'
INFO: [SIM-utils-43] Exported 'C:/Work/Codes/Realtime/gtwizard_tx_demo/gtwizard_line_tx_ex/gtwizard_line_tx_ex.ip_user_files/sim_scripts/gtwizard_line_tx/activehdl/v7ht.tcl'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
