// Seed: 728461631
module module_0 (
    input tri0 id_0,
    output wand id_1,
    output wire id_2,
    input uwire id_3,
    input uwire id_4,
    output supply1 id_5,
    output wand id_6,
    input uwire id_7,
    input tri id_8,
    output supply1 id_9,
    output tri id_10
);
  assign id_9 = -1;
  wire id_12;
  wire id_13;
  final id_6 = id_4;
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1
);
  supply1 id_3 = 1, id_4;
  wire id_5;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0
  );
  assign modCall_1.id_7 = 0;
  wire id_6;
endmodule
