var namespacexpcc =
[
    [ "accessor", null, [
      [ "Flash", "classxpcc_1_1accessor_1_1_flash.html", "classxpcc_1_1accessor_1_1_flash" ],
      [ "Ram", "classxpcc_1_1accessor_1_1_ram.html", "classxpcc_1_1accessor_1_1_ram" ]
    ] ],
    [ "ad7280a", null, [
      [ "ConversionValue", "structxpcc_1_1ad7280a_1_1_conversion_value.html", "structxpcc_1_1ad7280a_1_1_conversion_value" ],
      [ "RegisterValue", "structxpcc_1_1ad7280a_1_1_register_value.html", "structxpcc_1_1ad7280a_1_1_register_value" ]
    ] ],
    [ "allocator", null, [
      [ "AllocatorBase", "classxpcc_1_1allocator_1_1_allocator_base.html", "classxpcc_1_1allocator_1_1_allocator_base" ],
      [ "Block", "classxpcc_1_1allocator_1_1_block.html", "classxpcc_1_1allocator_1_1_block" ],
      [ "Dynamic", "classxpcc_1_1allocator_1_1_dynamic.html", "classxpcc_1_1allocator_1_1_dynamic" ],
      [ "Static", "classxpcc_1_1allocator_1_1_static.html", "classxpcc_1_1allocator_1_1_static" ]
    ] ],
    [ "amnb", null, [
      [ "Action", "structxpcc_1_1amnb_1_1_action.html", "structxpcc_1_1amnb_1_1_action" ],
      [ "Callable", "group__amnb.html#structxpcc_1_1amnb_1_1_callable", null ],
      [ "Clock", "classxpcc_1_1amnb_1_1_clock.html", null ],
      [ "ErrorHandler", "structxpcc_1_1amnb_1_1_error_handler.html", "structxpcc_1_1amnb_1_1_error_handler" ],
      [ "Interface", "classxpcc_1_1amnb_1_1_interface.html", null ],
      [ "Listener", "structxpcc_1_1amnb_1_1_listener.html", "structxpcc_1_1amnb_1_1_listener" ],
      [ "Node", "classxpcc_1_1amnb_1_1_node.html", "classxpcc_1_1amnb_1_1_node" ],
      [ "Response", "classxpcc_1_1amnb_1_1_response.html", "classxpcc_1_1amnb_1_1_response" ],
      [ "Transmitter", "classxpcc_1_1amnb_1_1_transmitter.html", "classxpcc_1_1amnb_1_1_transmitter" ]
    ] ],
    [ "atmega", null, [
      [ "TypeId", null, [
        [ "I2cMasterScl", "structxpcc_1_1atmega_1_1_type_id_1_1_i2c_master_scl.html", null ],
        [ "I2cMasterSda", "structxpcc_1_1atmega_1_1_type_id_1_1_i2c_master_sda.html", null ],
        [ "SpiMasterMiso", "structxpcc_1_1atmega_1_1_type_id_1_1_spi_master_miso.html", null ],
        [ "SpiMasterMosi", "structxpcc_1_1atmega_1_1_type_id_1_1_spi_master_mosi.html", null ],
        [ "SpiMasterSck", "structxpcc_1_1atmega_1_1_type_id_1_1_spi_master_sck.html", null ],
        [ "SpiMasterSs", "structxpcc_1_1atmega_1_1_type_id_1_1_spi_master_ss.html", null ],
        [ "SpiSlaveSck", "structxpcc_1_1atmega_1_1_type_id_1_1_spi_slave_sck.html", null ],
        [ "SpiSlaveSimo", "structxpcc_1_1atmega_1_1_type_id_1_1_spi_slave_simo.html", null ],
        [ "SpiSlaveSomi", "structxpcc_1_1atmega_1_1_type_id_1_1_spi_slave_somi.html", null ],
        [ "SpiSlaveSs", "structxpcc_1_1atmega_1_1_type_id_1_1_spi_slave_ss.html", null ],
        [ "Uart0Rxd", "structxpcc_1_1atmega_1_1_type_id_1_1_uart0_rxd.html", null ],
        [ "Uart0Txd", "structxpcc_1_1atmega_1_1_type_id_1_1_uart0_txd.html", null ],
        [ "Uart0Xck", "structxpcc_1_1atmega_1_1_type_id_1_1_uart0_xck.html", null ],
        [ "Uart1Rxd", "structxpcc_1_1atmega_1_1_type_id_1_1_uart1_rxd.html", null ],
        [ "Uart1Txd", "structxpcc_1_1atmega_1_1_type_id_1_1_uart1_txd.html", null ],
        [ "Uart1Xck", "structxpcc_1_1atmega_1_1_type_id_1_1_uart1_xck.html", null ],
        [ "Uart2Rxd", "structxpcc_1_1atmega_1_1_type_id_1_1_uart2_rxd.html", null ],
        [ "Uart2Txd", "structxpcc_1_1atmega_1_1_type_id_1_1_uart2_txd.html", null ],
        [ "Uart2Xck", "structxpcc_1_1atmega_1_1_type_id_1_1_uart2_xck.html", null ],
        [ "Uart3Rxd", "structxpcc_1_1atmega_1_1_type_id_1_1_uart3_rxd.html", null ],
        [ "Uart3Txd", "structxpcc_1_1atmega_1_1_type_id_1_1_uart3_txd.html", null ],
        [ "Uart3Xck", "structxpcc_1_1atmega_1_1_type_id_1_1_uart3_xck.html", null ],
        [ "UartSpiMaster0Miso", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master0_miso.html", null ],
        [ "UartSpiMaster0Mosi", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master0_mosi.html", null ],
        [ "UartSpiMaster0Sck", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master0_sck.html", null ],
        [ "UartSpiMaster1Miso", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master1_miso.html", null ],
        [ "UartSpiMaster1Mosi", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master1_mosi.html", null ],
        [ "UartSpiMaster1Sck", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master1_sck.html", null ],
        [ "UartSpiMaster2Miso", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master2_miso.html", null ],
        [ "UartSpiMaster2Mosi", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master2_mosi.html", null ],
        [ "UartSpiMaster2Sck", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master2_sck.html", null ],
        [ "UartSpiMaster3Miso", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master3_miso.html", null ],
        [ "UartSpiMaster3Mosi", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master3_mosi.html", null ],
        [ "UartSpiMaster3Sck", "structxpcc_1_1atmega_1_1_type_id_1_1_uart_spi_master3_sck.html", null ],
        [ "UsiDi", "structxpcc_1_1atmega_1_1_type_id_1_1_usi_di.html", null ],
        [ "UsiDo", "structxpcc_1_1atmega_1_1_type_id_1_1_usi_do.html", null ],
        [ "UsiUsck", "structxpcc_1_1atmega_1_1_type_id_1_1_usi_usck.html", null ]
      ] ],
      [ "Adc", "classxpcc_1_1atmega_1_1_adc.html", "classxpcc_1_1atmega_1_1_adc" ],
      [ "AdcInterrupt", "classxpcc_1_1atmega_1_1_adc_interrupt.html", null ],
      [ "Gpio", "structxpcc_1_1atmega_1_1_gpio.html", "structxpcc_1_1atmega_1_1_gpio" ],
      [ "GpioB0", "structxpcc_1_1atmega_1_1_gpio_b0.html", null ],
      [ "GpioB1", "structxpcc_1_1atmega_1_1_gpio_b1.html", null ],
      [ "GpioB2", "structxpcc_1_1atmega_1_1_gpio_b2.html", null ],
      [ "GpioB3", "structxpcc_1_1atmega_1_1_gpio_b3.html", null ],
      [ "GpioB4", "structxpcc_1_1atmega_1_1_gpio_b4.html", null ],
      [ "GpioB5", "structxpcc_1_1atmega_1_1_gpio_b5.html", null ],
      [ "GpioB6", "structxpcc_1_1atmega_1_1_gpio_b6.html", null ],
      [ "GpioB7", "structxpcc_1_1atmega_1_1_gpio_b7.html", null ],
      [ "GpioC0", "structxpcc_1_1atmega_1_1_gpio_c0.html", null ],
      [ "GpioC1", "structxpcc_1_1atmega_1_1_gpio_c1.html", null ],
      [ "GpioC2", "structxpcc_1_1atmega_1_1_gpio_c2.html", null ],
      [ "GpioC3", "structxpcc_1_1atmega_1_1_gpio_c3.html", null ],
      [ "GpioC4", "structxpcc_1_1atmega_1_1_gpio_c4.html", null ],
      [ "GpioC5", "structxpcc_1_1atmega_1_1_gpio_c5.html", null ],
      [ "GpioC6", "structxpcc_1_1atmega_1_1_gpio_c6.html", null ],
      [ "GpioD0", "structxpcc_1_1atmega_1_1_gpio_d0.html", null ],
      [ "GpioD1", "structxpcc_1_1atmega_1_1_gpio_d1.html", null ],
      [ "GpioD2", "structxpcc_1_1atmega_1_1_gpio_d2.html", null ],
      [ "GpioD3", "structxpcc_1_1atmega_1_1_gpio_d3.html", null ],
      [ "GpioD4", "structxpcc_1_1atmega_1_1_gpio_d4.html", null ],
      [ "GpioD5", "structxpcc_1_1atmega_1_1_gpio_d5.html", null ],
      [ "GpioD6", "structxpcc_1_1atmega_1_1_gpio_d6.html", null ],
      [ "GpioD7", "structxpcc_1_1atmega_1_1_gpio_d7.html", null ],
      [ "GpioInputB0", "structxpcc_1_1atmega_1_1_gpio_input_b0.html", null ],
      [ "GpioInputB1", "structxpcc_1_1atmega_1_1_gpio_input_b1.html", null ],
      [ "GpioInputB2", "structxpcc_1_1atmega_1_1_gpio_input_b2.html", null ],
      [ "GpioInputB3", "structxpcc_1_1atmega_1_1_gpio_input_b3.html", null ],
      [ "GpioInputB4", "structxpcc_1_1atmega_1_1_gpio_input_b4.html", null ],
      [ "GpioInputB5", "structxpcc_1_1atmega_1_1_gpio_input_b5.html", null ],
      [ "GpioInputB6", "structxpcc_1_1atmega_1_1_gpio_input_b6.html", null ],
      [ "GpioInputB7", "structxpcc_1_1atmega_1_1_gpio_input_b7.html", null ],
      [ "GpioInputC0", "structxpcc_1_1atmega_1_1_gpio_input_c0.html", null ],
      [ "GpioInputC1", "structxpcc_1_1atmega_1_1_gpio_input_c1.html", null ],
      [ "GpioInputC2", "structxpcc_1_1atmega_1_1_gpio_input_c2.html", null ],
      [ "GpioInputC3", "structxpcc_1_1atmega_1_1_gpio_input_c3.html", null ],
      [ "GpioInputC4", "structxpcc_1_1atmega_1_1_gpio_input_c4.html", null ],
      [ "GpioInputC5", "structxpcc_1_1atmega_1_1_gpio_input_c5.html", null ],
      [ "GpioInputC6", "structxpcc_1_1atmega_1_1_gpio_input_c6.html", null ],
      [ "GpioInputD0", "structxpcc_1_1atmega_1_1_gpio_input_d0.html", null ],
      [ "GpioInputD1", "structxpcc_1_1atmega_1_1_gpio_input_d1.html", null ],
      [ "GpioInputD2", "structxpcc_1_1atmega_1_1_gpio_input_d2.html", null ],
      [ "GpioInputD3", "structxpcc_1_1atmega_1_1_gpio_input_d3.html", null ],
      [ "GpioInputD4", "structxpcc_1_1atmega_1_1_gpio_input_d4.html", null ],
      [ "GpioInputD5", "structxpcc_1_1atmega_1_1_gpio_input_d5.html", null ],
      [ "GpioInputD6", "structxpcc_1_1atmega_1_1_gpio_input_d6.html", null ],
      [ "GpioInputD7", "structxpcc_1_1atmega_1_1_gpio_input_d7.html", null ],
      [ "GpioOpenDrain", "classxpcc_1_1atmega_1_1_gpio_open_drain.html", null ],
      [ "GpioOpenDrainWithPullUp", "classxpcc_1_1atmega_1_1_gpio_open_drain_with_pull_up.html", null ],
      [ "GpioOutputB0", "structxpcc_1_1atmega_1_1_gpio_output_b0.html", null ],
      [ "GpioOutputB1", "structxpcc_1_1atmega_1_1_gpio_output_b1.html", null ],
      [ "GpioOutputB2", "structxpcc_1_1atmega_1_1_gpio_output_b2.html", null ],
      [ "GpioOutputB3", "structxpcc_1_1atmega_1_1_gpio_output_b3.html", null ],
      [ "GpioOutputB4", "structxpcc_1_1atmega_1_1_gpio_output_b4.html", null ],
      [ "GpioOutputB5", "structxpcc_1_1atmega_1_1_gpio_output_b5.html", null ],
      [ "GpioOutputB6", "structxpcc_1_1atmega_1_1_gpio_output_b6.html", null ],
      [ "GpioOutputB7", "structxpcc_1_1atmega_1_1_gpio_output_b7.html", null ],
      [ "GpioOutputC0", "structxpcc_1_1atmega_1_1_gpio_output_c0.html", null ],
      [ "GpioOutputC1", "structxpcc_1_1atmega_1_1_gpio_output_c1.html", null ],
      [ "GpioOutputC2", "structxpcc_1_1atmega_1_1_gpio_output_c2.html", null ],
      [ "GpioOutputC3", "structxpcc_1_1atmega_1_1_gpio_output_c3.html", null ],
      [ "GpioOutputC4", "structxpcc_1_1atmega_1_1_gpio_output_c4.html", null ],
      [ "GpioOutputC5", "structxpcc_1_1atmega_1_1_gpio_output_c5.html", null ],
      [ "GpioOutputC6", "structxpcc_1_1atmega_1_1_gpio_output_c6.html", null ],
      [ "GpioOutputD0", "structxpcc_1_1atmega_1_1_gpio_output_d0.html", null ],
      [ "GpioOutputD1", "structxpcc_1_1atmega_1_1_gpio_output_d1.html", null ],
      [ "GpioOutputD2", "structxpcc_1_1atmega_1_1_gpio_output_d2.html", null ],
      [ "GpioOutputD3", "structxpcc_1_1atmega_1_1_gpio_output_d3.html", null ],
      [ "GpioOutputD4", "structxpcc_1_1atmega_1_1_gpio_output_d4.html", null ],
      [ "GpioOutputD5", "structxpcc_1_1atmega_1_1_gpio_output_d5.html", null ],
      [ "GpioOutputD6", "structxpcc_1_1atmega_1_1_gpio_output_d6.html", null ],
      [ "GpioOutputD7", "structxpcc_1_1atmega_1_1_gpio_output_d7.html", null ],
      [ "GpioPort", "classxpcc_1_1atmega_1_1_gpio_port.html", "classxpcc_1_1atmega_1_1_gpio_port" ],
      [ "I2c", "structxpcc_1_1atmega_1_1_i2c.html", "structxpcc_1_1atmega_1_1_i2c" ],
      [ "I2cMaster", "classxpcc_1_1atmega_1_1_i2c_master.html", null ],
      [ "Spi", "structxpcc_1_1atmega_1_1_spi.html", "structxpcc_1_1atmega_1_1_spi" ],
      [ "SpiMaster", "classxpcc_1_1atmega_1_1_spi_master.html", "classxpcc_1_1atmega_1_1_spi_master" ],
      [ "Uart0", "classxpcc_1_1atmega_1_1_uart0.html", null ],
      [ "UartSpiMaster0", "classxpcc_1_1atmega_1_1_uart_spi_master0.html", "classxpcc_1_1atmega_1_1_uart_spi_master0" ]
    ] ],
    [ "atomic", "namespacexpcc_1_1atomic.html", "namespacexpcc_1_1atomic" ],
    [ "attiny", null, [
      [ "Adc", "classxpcc_1_1attiny_1_1_adc.html", "classxpcc_1_1attiny_1_1_adc" ],
      [ "AdcInterrupt", "classxpcc_1_1attiny_1_1_adc_interrupt.html", null ],
      [ "Gpio", "structxpcc_1_1attiny_1_1_gpio.html", "structxpcc_1_1attiny_1_1_gpio" ],
      [ "GpioB0", "structxpcc_1_1attiny_1_1_gpio_b0.html", null ],
      [ "GpioB1", "structxpcc_1_1attiny_1_1_gpio_b1.html", null ],
      [ "GpioB2", "structxpcc_1_1attiny_1_1_gpio_b2.html", null ],
      [ "GpioB3", "structxpcc_1_1attiny_1_1_gpio_b3.html", null ],
      [ "GpioB4", "structxpcc_1_1attiny_1_1_gpio_b4.html", null ],
      [ "GpioB5", "structxpcc_1_1attiny_1_1_gpio_b5.html", null ],
      [ "GpioInputB0", "structxpcc_1_1attiny_1_1_gpio_input_b0.html", null ],
      [ "GpioInputB1", "structxpcc_1_1attiny_1_1_gpio_input_b1.html", null ],
      [ "GpioInputB2", "structxpcc_1_1attiny_1_1_gpio_input_b2.html", null ],
      [ "GpioInputB3", "structxpcc_1_1attiny_1_1_gpio_input_b3.html", null ],
      [ "GpioInputB4", "structxpcc_1_1attiny_1_1_gpio_input_b4.html", null ],
      [ "GpioInputB5", "structxpcc_1_1attiny_1_1_gpio_input_b5.html", null ],
      [ "GpioOpenDrain", "classxpcc_1_1attiny_1_1_gpio_open_drain.html", null ],
      [ "GpioOpenDrainWithPullUp", "classxpcc_1_1attiny_1_1_gpio_open_drain_with_pull_up.html", null ],
      [ "GpioOutputB0", "structxpcc_1_1attiny_1_1_gpio_output_b0.html", null ],
      [ "GpioOutputB1", "structxpcc_1_1attiny_1_1_gpio_output_b1.html", null ],
      [ "GpioOutputB2", "structxpcc_1_1attiny_1_1_gpio_output_b2.html", null ],
      [ "GpioOutputB3", "structxpcc_1_1attiny_1_1_gpio_output_b3.html", null ],
      [ "GpioOutputB4", "structxpcc_1_1attiny_1_1_gpio_output_b4.html", null ],
      [ "GpioOutputB5", "structxpcc_1_1attiny_1_1_gpio_output_b5.html", null ],
      [ "GpioPort", "classxpcc_1_1attiny_1_1_gpio_port.html", "classxpcc_1_1attiny_1_1_gpio_port" ]
    ] ],
    [ "avr", null, [
      [ "SystemClock", "classxpcc_1_1avr_1_1_system_clock.html", null ]
    ] ],
    [ "can", null, [
      [ "Message", "structxpcc_1_1can_1_1_message.html", "structxpcc_1_1can_1_1_message" ]
    ] ],
    [ "color", null, [
      [ "HsvT", "classxpcc_1_1color_1_1_hsv_t.html", "classxpcc_1_1color_1_1_hsv_t" ],
      [ "RgbT", "classxpcc_1_1color_1_1_rgb_t.html", "classxpcc_1_1color_1_1_rgb_t" ]
    ] ],
    [ "cortex", null, [
      [ "Core", "classxpcc_1_1cortex_1_1_core.html", "classxpcc_1_1cortex_1_1_core" ],
      [ "CycleCounter", "classxpcc_1_1cortex_1_1_cycle_counter.html", null ],
      [ "SysTickTimer", "classxpcc_1_1cortex_1_1_sys_tick_timer.html", null ]
    ] ],
    [ "fat", null, [
      [ "Directory", "classxpcc_1_1fat_1_1_directory.html", "classxpcc_1_1fat_1_1_directory" ],
      [ "File", "classxpcc_1_1fat_1_1_file.html", "classxpcc_1_1fat_1_1_file" ],
      [ "FileInfo", "classxpcc_1_1fat_1_1_file_info.html", "classxpcc_1_1fat_1_1_file_info" ],
      [ "FileSystem", "classxpcc_1_1fat_1_1_file_system.html", "classxpcc_1_1fat_1_1_file_system" ],
      [ "PhysicalVolume", "classxpcc_1_1fat_1_1_physical_volume.html", "classxpcc_1_1fat_1_1_physical_volume" ]
    ] ],
    [ "filter", "namespacexpcc_1_1filter.html", "namespacexpcc_1_1filter" ],
    [ "glcd", null, [
      [ "Color", "classxpcc_1_1glcd_1_1_color.html", "classxpcc_1_1glcd_1_1_color" ]
    ] ],
    [ "gui", null, [
      [ "ArrowButton", "classxpcc_1_1gui_1_1_arrow_button.html", "classxpcc_1_1gui_1_1_arrow_button" ],
      [ "AsyncEvent", "classxpcc_1_1gui_1_1_async_event.html", "classxpcc_1_1gui_1_1_async_event" ],
      [ "ButtonWidget", "classxpcc_1_1gui_1_1_button_widget.html", "classxpcc_1_1gui_1_1_button_widget" ],
      [ "CheckboxWidget", "classxpcc_1_1gui_1_1_checkbox_widget.html", "classxpcc_1_1gui_1_1_checkbox_widget" ],
      [ "ColorPalette", "classxpcc_1_1gui_1_1_color_palette.html", "classxpcc_1_1gui_1_1_color_palette" ],
      [ "Dimension", "structxpcc_1_1gui_1_1_dimension.html", "structxpcc_1_1gui_1_1_dimension" ],
      [ "FilledAreaButton", "classxpcc_1_1gui_1_1_filled_area_button.html", "classxpcc_1_1gui_1_1_filled_area_button" ],
      [ "FloatField", "classxpcc_1_1gui_1_1_float_field.html", "classxpcc_1_1gui_1_1_float_field" ],
      [ "GuiViewStack", "classxpcc_1_1gui_1_1_gui_view_stack.html", "classxpcc_1_1gui_1_1_gui_view_stack" ],
      [ "InputEvent", "classxpcc_1_1gui_1_1_input_event.html", "classxpcc_1_1gui_1_1_input_event" ],
      [ "Label", "classxpcc_1_1gui_1_1_label.html", "classxpcc_1_1gui_1_1_label" ],
      [ "NumberField", "classxpcc_1_1gui_1_1_number_field.html", "classxpcc_1_1gui_1_1_number_field" ],
      [ "NumberRocker", "classxpcc_1_1gui_1_1_number_rocker.html", "classxpcc_1_1gui_1_1_number_rocker" ],
      [ "StringField", "classxpcc_1_1gui_1_1_string_field.html", "classxpcc_1_1gui_1_1_string_field" ],
      [ "StringRocker", "classxpcc_1_1gui_1_1_string_rocker.html", "classxpcc_1_1gui_1_1_string_rocker" ],
      [ "TabPanel", "classxpcc_1_1gui_1_1_tab_panel.html", "classxpcc_1_1gui_1_1_tab_panel" ],
      [ "View", "classxpcc_1_1gui_1_1_view.html", "classxpcc_1_1gui_1_1_view" ],
      [ "Widget", "classxpcc_1_1gui_1_1_widget.html", "classxpcc_1_1gui_1_1_widget" ],
      [ "WidgetGroup", "classxpcc_1_1gui_1_1_widget_group.html", "classxpcc_1_1gui_1_1_widget_group" ]
    ] ],
    [ "hosted", null, [
      [ "CanUsb", "classxpcc_1_1hosted_1_1_can_usb.html", "classxpcc_1_1hosted_1_1_can_usb" ],
      [ "SerialInterface", "classxpcc_1_1hosted_1_1_serial_interface.html", "classxpcc_1_1hosted_1_1_serial_interface" ],
      [ "SerialPort", "classxpcc_1_1hosted_1_1_serial_port.html", "classxpcc_1_1hosted_1_1_serial_port" ],
      [ "StaticSerialInterface", "classxpcc_1_1hosted_1_1_static_serial_interface.html", null ]
    ] ],
    [ "interpolation", null, [
      [ "Lagrange", "classxpcc_1_1interpolation_1_1_lagrange.html", "classxpcc_1_1interpolation_1_1_lagrange" ],
      [ "Linear", "classxpcc_1_1interpolation_1_1_linear.html", "classxpcc_1_1interpolation_1_1_linear" ]
    ] ],
    [ "log", "namespacexpcc_1_1log.html", "namespacexpcc_1_1log" ],
    [ "lpc", "namespacexpcc_1_1lpc.html", "namespacexpcc_1_1lpc" ],
    [ "pc", null, [
      [ "Terminal", "classxpcc_1_1pc_1_1_terminal.html", "classxpcc_1_1pc_1_1_terminal" ]
    ] ],
    [ "pt", null, [
      [ "Protothread", "classxpcc_1_1pt_1_1_protothread.html", "classxpcc_1_1pt_1_1_protothread" ],
      [ "Semaphore", "classxpcc_1_1pt_1_1_semaphore.html", "classxpcc_1_1pt_1_1_semaphore" ]
    ] ],
    [ "rpr", null, [
      [ "Callable", "structxpcc_1_1rpr_1_1_callable.html", null ],
      [ "Error", "structxpcc_1_1rpr_1_1_error.html", "structxpcc_1_1rpr_1_1_error" ],
      [ "ErrorMessage", "structxpcc_1_1rpr_1_1_error_message.html", "structxpcc_1_1rpr_1_1_error_message" ],
      [ "Interface", "classxpcc_1_1rpr_1_1_interface.html", null ],
      [ "Listener", "structxpcc_1_1rpr_1_1_listener.html", "structxpcc_1_1rpr_1_1_listener" ],
      [ "Message", "structxpcc_1_1rpr_1_1_message.html", "structxpcc_1_1rpr_1_1_message" ],
      [ "Node", "classxpcc_1_1rpr_1_1_node.html", "classxpcc_1_1rpr_1_1_node" ],
      [ "Transmitter", "classxpcc_1_1rpr_1_1_transmitter.html", "classxpcc_1_1rpr_1_1_transmitter" ]
    ] ],
    [ "rtos", null, [
      [ "BinarySemaphore", "classxpcc_1_1rtos_1_1_binary_semaphore.html", "classxpcc_1_1rtos_1_1_binary_semaphore" ],
      [ "Mutex", "classxpcc_1_1rtos_1_1_mutex.html", "classxpcc_1_1rtos_1_1_mutex" ],
      [ "MutexGuard", "classxpcc_1_1rtos_1_1_mutex_guard.html", "classxpcc_1_1rtos_1_1_mutex_guard" ],
      [ "Queue", "classxpcc_1_1rtos_1_1_queue.html", "classxpcc_1_1rtos_1_1_queue" ],
      [ "QueueBase", "classxpcc_1_1rtos_1_1_queue_base.html", "classxpcc_1_1rtos_1_1_queue_base" ],
      [ "Scheduler", "classxpcc_1_1rtos_1_1_scheduler.html", null ],
      [ "Semaphore", "classxpcc_1_1rtos_1_1_semaphore.html", "classxpcc_1_1rtos_1_1_semaphore" ],
      [ "SemaphoreBase", "classxpcc_1_1rtos_1_1_semaphore_base.html", "classxpcc_1_1rtos_1_1_semaphore_base" ],
      [ "Thread", "classxpcc_1_1rtos_1_1_thread.html", "classxpcc_1_1rtos_1_1_thread" ]
    ] ],
    [ "sab", null, [
      [ "Action", "structxpcc_1_1sab_1_1_action.html", "structxpcc_1_1sab_1_1_action" ],
      [ "Callable", "group__sab.html#structxpcc_1_1sab_1_1_callable", null ],
      [ "Interface", "classxpcc_1_1sab_1_1_interface.html", null ],
      [ "Master", "classxpcc_1_1sab_1_1_master.html", "classxpcc_1_1sab_1_1_master" ],
      [ "Response", "classxpcc_1_1sab_1_1_response.html", "classxpcc_1_1sab_1_1_response" ],
      [ "Slave", "classxpcc_1_1sab_1_1_slave.html", "classxpcc_1_1sab_1_1_slave" ],
      [ "Transmitter", "classxpcc_1_1sab_1_1_transmitter.html", "classxpcc_1_1sab_1_1_transmitter" ]
    ] ],
    [ "sab2", null, [
      [ "Interface", "classxpcc_1_1sab2_1_1_interface.html", "classxpcc_1_1sab2_1_1_interface" ]
    ] ],
    [ "sevenSegment", null, [
      [ "SevenSegmentDisplay", "classxpcc_1_1seven_segment_1_1_seven_segment_display.html", null ]
    ] ],
    [ "stm32", null, [
      [ "fsmc", null, [
        [ "FsmcNand", "classxpcc_1_1stm32_1_1fsmc_1_1_fsmc_nand.html", null ],
        [ "FsmcPcCard", "classxpcc_1_1stm32_1_1fsmc_1_1_fsmc_pc_card.html", null ],
        [ "NorSram", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram.html", "classxpcc_1_1stm32_1_1fsmc_1_1_nor_sram" ]
      ] ],
      [ "TypeId", null, [
        [ "Adc1Channel0", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel0.html", null ],
        [ "Adc1Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel1.html", null ],
        [ "Adc1Channel10", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel10.html", null ],
        [ "Adc1Channel11", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel11.html", null ],
        [ "Adc1Channel12", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel12.html", null ],
        [ "Adc1Channel13", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel13.html", null ],
        [ "Adc1Channel14", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel14.html", null ],
        [ "Adc1Channel15", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel15.html", null ],
        [ "Adc1Channel16", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel16.html", null ],
        [ "Adc1Channel17", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel17.html", null ],
        [ "Adc1Channel18", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel18.html", null ],
        [ "Adc1Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel2.html", null ],
        [ "Adc1Channel3", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel3.html", null ],
        [ "Adc1Channel4", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel4.html", null ],
        [ "Adc1Channel5", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel5.html", null ],
        [ "Adc1Channel6", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel6.html", null ],
        [ "Adc1Channel7", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel7.html", null ],
        [ "Adc1Channel8", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel8.html", null ],
        [ "Adc1Channel9", "structxpcc_1_1stm32_1_1_type_id_1_1_adc1_channel9.html", null ],
        [ "Adc2Channel0", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel0.html", null ],
        [ "Adc2Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel1.html", null ],
        [ "Adc2Channel10", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel10.html", null ],
        [ "Adc2Channel11", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel11.html", null ],
        [ "Adc2Channel12", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel12.html", null ],
        [ "Adc2Channel13", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel13.html", null ],
        [ "Adc2Channel14", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel14.html", null ],
        [ "Adc2Channel15", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel15.html", null ],
        [ "Adc2Channel16", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel16.html", null ],
        [ "Adc2Channel17", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel17.html", null ],
        [ "Adc2Channel18", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel18.html", null ],
        [ "Adc2Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel2.html", null ],
        [ "Adc2Channel3", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel3.html", null ],
        [ "Adc2Channel4", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel4.html", null ],
        [ "Adc2Channel5", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel5.html", null ],
        [ "Adc2Channel6", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel6.html", null ],
        [ "Adc2Channel7", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel7.html", null ],
        [ "Adc2Channel8", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel8.html", null ],
        [ "Adc2Channel9", "structxpcc_1_1stm32_1_1_type_id_1_1_adc2_channel9.html", null ],
        [ "Adc3Channel0", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel0.html", null ],
        [ "Adc3Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel1.html", null ],
        [ "Adc3Channel10", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel10.html", null ],
        [ "Adc3Channel11", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel11.html", null ],
        [ "Adc3Channel12", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel12.html", null ],
        [ "Adc3Channel13", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel13.html", null ],
        [ "Adc3Channel14", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel14.html", null ],
        [ "Adc3Channel15", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel15.html", null ],
        [ "Adc3Channel16", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel16.html", null ],
        [ "Adc3Channel17", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel17.html", null ],
        [ "Adc3Channel18", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel18.html", null ],
        [ "Adc3Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel2.html", null ],
        [ "Adc3Channel3", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel3.html", null ],
        [ "Adc3Channel4", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel4.html", null ],
        [ "Adc3Channel5", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel5.html", null ],
        [ "Adc3Channel6", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel6.html", null ],
        [ "Adc3Channel7", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel7.html", null ],
        [ "Adc3Channel8", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel8.html", null ],
        [ "Adc3Channel9", "structxpcc_1_1stm32_1_1_type_id_1_1_adc3_channel9.html", null ],
        [ "Can1Rx", "structxpcc_1_1stm32_1_1_type_id_1_1_can1_rx.html", null ],
        [ "Can1Tx", "structxpcc_1_1stm32_1_1_type_id_1_1_can1_tx.html", null ],
        [ "Can2Rx", "structxpcc_1_1stm32_1_1_type_id_1_1_can2_rx.html", null ],
        [ "Can2Tx", "structxpcc_1_1stm32_1_1_type_id_1_1_can2_tx.html", null ],
        [ "CanRx", "structxpcc_1_1stm32_1_1_type_id_1_1_can_rx.html", null ],
        [ "CanTx", "structxpcc_1_1stm32_1_1_type_id_1_1_can_tx.html", null ],
        [ "ClockOutput", "structxpcc_1_1stm32_1_1_type_id_1_1_clock_output.html", null ],
        [ "ClockOutput1", "structxpcc_1_1stm32_1_1_type_id_1_1_clock_output1.html", null ],
        [ "ClockOutput2", "structxpcc_1_1stm32_1_1_type_id_1_1_clock_output2.html", null ],
        [ "ExternalClock", "structxpcc_1_1stm32_1_1_type_id_1_1_external_clock.html", null ],
        [ "ExternalCrystal", "structxpcc_1_1stm32_1_1_type_id_1_1_external_crystal.html", null ],
        [ "FsmcA0", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a0.html", null ],
        [ "FsmcA1", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a1.html", null ],
        [ "FsmcA10", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a10.html", null ],
        [ "FsmcA11", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a11.html", null ],
        [ "FsmcA12", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a12.html", null ],
        [ "FsmcA13", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a13.html", null ],
        [ "FsmcA14", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a14.html", null ],
        [ "FsmcA15", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a15.html", null ],
        [ "FsmcA16", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a16.html", null ],
        [ "FsmcA17", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a17.html", null ],
        [ "FsmcA18", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a18.html", null ],
        [ "FsmcA19", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a19.html", null ],
        [ "FsmcA2", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a2.html", null ],
        [ "FsmcA20", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a20.html", null ],
        [ "FsmcA21", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a21.html", null ],
        [ "FsmcA22", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a22.html", null ],
        [ "FsmcA23", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a23.html", null ],
        [ "FsmcA24", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a24.html", null ],
        [ "FsmcA25", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a25.html", null ],
        [ "FsmcA3", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a3.html", null ],
        [ "FsmcA4", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a4.html", null ],
        [ "FsmcA5", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a5.html", null ],
        [ "FsmcA6", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a6.html", null ],
        [ "FsmcA7", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a7.html", null ],
        [ "FsmcA8", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a8.html", null ],
        [ "FsmcA9", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_a9.html", null ],
        [ "FsmcAle", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_ale.html", null ],
        [ "FsmcCd", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_cd.html", null ],
        [ "FsmcCle", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_cle.html", null ],
        [ "FsmcClk", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_clk.html", null ],
        [ "FsmcD0", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d0.html", null ],
        [ "FsmcD1", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d1.html", null ],
        [ "FsmcD10", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d10.html", null ],
        [ "FsmcD11", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d11.html", null ],
        [ "FsmcD12", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d12.html", null ],
        [ "FsmcD13", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d13.html", null ],
        [ "FsmcD14", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d14.html", null ],
        [ "FsmcD15", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d15.html", null ],
        [ "FsmcD2", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d2.html", null ],
        [ "FsmcD3", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d3.html", null ],
        [ "FsmcD4", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d4.html", null ],
        [ "FsmcD5", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d5.html", null ],
        [ "FsmcD6", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d6.html", null ],
        [ "FsmcD7", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d7.html", null ],
        [ "FsmcD8", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d8.html", null ],
        [ "FsmcD9", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_d9.html", null ],
        [ "FsmcInt2", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_int2.html", null ],
        [ "FsmcInt3", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_int3.html", null ],
        [ "FsmcIntr", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_intr.html", null ],
        [ "FsmcNbl0", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_nbl0.html", null ],
        [ "FsmcNbl1", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_nbl1.html", null ],
        [ "FsmcNce2", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_nce2.html", null ],
        [ "FsmcNce3", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_nce3.html", null ],
        [ "FsmcNce4", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_nce4.html", null ],
        [ "FsmcNe1", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_ne1.html", null ],
        [ "FsmcNe2", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_ne2.html", null ],
        [ "FsmcNe3", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_ne3.html", null ],
        [ "FsmcNe4", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_ne4.html", null ],
        [ "FsmcNiord", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_niord.html", null ],
        [ "FsmcNios16", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_nios16.html", null ],
        [ "FsmcNiowr", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_niowr.html", null ],
        [ "FsmcNl", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_nl.html", null ],
        [ "FsmcNoe", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_noe.html", null ],
        [ "FsmcNreg", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_nreg.html", null ],
        [ "FsmcNwait", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_nwait.html", null ],
        [ "FsmcNwe", "structxpcc_1_1stm32_1_1_type_id_1_1_fsmc_nwe.html", null ],
        [ "I2cMaster1Scl", "structxpcc_1_1stm32_1_1_type_id_1_1_i2c_master1_scl.html", null ],
        [ "I2cMaster1Sda", "structxpcc_1_1stm32_1_1_type_id_1_1_i2c_master1_sda.html", null ],
        [ "I2cMaster2Scl", "structxpcc_1_1stm32_1_1_type_id_1_1_i2c_master2_scl.html", null ],
        [ "I2cMaster2Sda", "structxpcc_1_1stm32_1_1_type_id_1_1_i2c_master2_sda.html", null ],
        [ "I2cMaster3Scl", "structxpcc_1_1stm32_1_1_type_id_1_1_i2c_master3_scl.html", null ],
        [ "I2cMaster3Sda", "structxpcc_1_1stm32_1_1_type_id_1_1_i2c_master3_sda.html", null ],
        [ "I2cMaster4Scl", "structxpcc_1_1stm32_1_1_type_id_1_1_i2c_master4_scl.html", null ],
        [ "I2cMaster4Sda", "structxpcc_1_1stm32_1_1_type_id_1_1_i2c_master4_sda.html", null ],
        [ "InternalClock", "structxpcc_1_1stm32_1_1_type_id_1_1_internal_clock.html", null ],
        [ "Pll", "structxpcc_1_1stm32_1_1_type_id_1_1_pll.html", null ],
        [ "SpiMaster1Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master1_miso.html", null ],
        [ "SpiMaster1Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master1_mosi.html", null ],
        [ "SpiMaster1Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master1_nss.html", null ],
        [ "SpiMaster1Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master1_sck.html", null ],
        [ "SpiMaster2Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master2_miso.html", null ],
        [ "SpiMaster2Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master2_mosi.html", null ],
        [ "SpiMaster2Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master2_nss.html", null ],
        [ "SpiMaster2Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master2_sck.html", null ],
        [ "SpiMaster3Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master3_miso.html", null ],
        [ "SpiMaster3Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master3_mosi.html", null ],
        [ "SpiMaster3Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master3_nss.html", null ],
        [ "SpiMaster3Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master3_sck.html", null ],
        [ "SpiMaster4Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master4_miso.html", null ],
        [ "SpiMaster4Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master4_mosi.html", null ],
        [ "SpiMaster4Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master4_nss.html", null ],
        [ "SpiMaster4Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master4_sck.html", null ],
        [ "SpiMaster5Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master5_miso.html", null ],
        [ "SpiMaster5Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master5_mosi.html", null ],
        [ "SpiMaster5Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master5_nss.html", null ],
        [ "SpiMaster5Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master5_sck.html", null ],
        [ "SpiMaster6Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master6_miso.html", null ],
        [ "SpiMaster6Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master6_mosi.html", null ],
        [ "SpiMaster6Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master6_nss.html", null ],
        [ "SpiMaster6Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_master6_sck.html", null ],
        [ "SpiSlave1Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave1_nss.html", null ],
        [ "SpiSlave1Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave1_sck.html", null ],
        [ "SpiSlave1Simo", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave1_simo.html", null ],
        [ "SpiSlave1Somi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave1_somi.html", null ],
        [ "SpiSlave2Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave2_nss.html", null ],
        [ "SpiSlave2Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave2_sck.html", null ],
        [ "SpiSlave2Simo", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave2_simo.html", null ],
        [ "SpiSlave2Somi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave2_somi.html", null ],
        [ "SpiSlave3Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave3_nss.html", null ],
        [ "SpiSlave3Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave3_sck.html", null ],
        [ "SpiSlave3Simo", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave3_simo.html", null ],
        [ "SpiSlave3Somi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave3_somi.html", null ],
        [ "SpiSlave4Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave4_nss.html", null ],
        [ "SpiSlave4Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave4_sck.html", null ],
        [ "SpiSlave4Simo", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave4_simo.html", null ],
        [ "SpiSlave4Somi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave4_somi.html", null ],
        [ "SpiSlave5Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave5_nss.html", null ],
        [ "SpiSlave5Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave5_sck.html", null ],
        [ "SpiSlave5Simo", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave5_simo.html", null ],
        [ "SpiSlave5Somi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave5_somi.html", null ],
        [ "SpiSlave6Nss", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave6_nss.html", null ],
        [ "SpiSlave6Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave6_sck.html", null ],
        [ "SpiSlave6Simo", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave6_simo.html", null ],
        [ "SpiSlave6Somi", "structxpcc_1_1stm32_1_1_type_id_1_1_spi_slave6_somi.html", null ],
        [ "SystemClock", "structxpcc_1_1stm32_1_1_type_id_1_1_system_clock.html", null ],
        [ "Timer10Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer10_channel1.html", null ],
        [ "Timer11Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer11_channel1.html", null ],
        [ "Timer12Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer12_channel1.html", null ],
        [ "Timer12Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer12_channel2.html", null ],
        [ "Timer13Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer13_channel1.html", null ],
        [ "Timer14Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer14_channel1.html", null ],
        [ "Timer15BreakIn", "structxpcc_1_1stm32_1_1_type_id_1_1_timer15_break_in.html", null ],
        [ "Timer15Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer15_channel1.html", null ],
        [ "Timer15Channel1N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer15_channel1_n.html", null ],
        [ "Timer15Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer15_channel2.html", null ],
        [ "Timer16_0", "structxpcc_1_1stm32_1_1_type_id_1_1_timer16__0.html", null ],
        [ "Timer16_1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer16__1.html", null ],
        [ "Timer16BreakIn", "structxpcc_1_1stm32_1_1_type_id_1_1_timer16_break_in.html", null ],
        [ "Timer16Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer16_channel1.html", null ],
        [ "Timer16Channel1N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer16_channel1_n.html", null ],
        [ "Timer16Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer16_channel2.html", null ],
        [ "Timer17BreakIn", "structxpcc_1_1stm32_1_1_type_id_1_1_timer17_break_in.html", null ],
        [ "Timer17Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer17_channel1.html", null ],
        [ "Timer17Channel1N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer17_channel1_n.html", null ],
        [ "Timer17Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer17_channel2.html", null ],
        [ "Timer19Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer19_channel1.html", null ],
        [ "Timer19Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer19_channel2.html", null ],
        [ "Timer19Channel3", "structxpcc_1_1stm32_1_1_type_id_1_1_timer19_channel3.html", null ],
        [ "Timer19Channel4", "structxpcc_1_1stm32_1_1_type_id_1_1_timer19_channel4.html", null ],
        [ "Timer19ExternalTrigger", "structxpcc_1_1stm32_1_1_type_id_1_1_timer19_external_trigger.html", null ],
        [ "Timer1BreakIn", "structxpcc_1_1stm32_1_1_type_id_1_1_timer1_break_in.html", null ],
        [ "Timer1Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer1_channel1.html", null ],
        [ "Timer1Channel1N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer1_channel1_n.html", null ],
        [ "Timer1Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer1_channel2.html", null ],
        [ "Timer1Channel2N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer1_channel2_n.html", null ],
        [ "Timer1Channel3", "structxpcc_1_1stm32_1_1_type_id_1_1_timer1_channel3.html", null ],
        [ "Timer1Channel3N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer1_channel3_n.html", null ],
        [ "Timer1Channel4", "structxpcc_1_1stm32_1_1_type_id_1_1_timer1_channel4.html", null ],
        [ "Timer1Channel4N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer1_channel4_n.html", null ],
        [ "Timer1ExternalTrigger", "structxpcc_1_1stm32_1_1_type_id_1_1_timer1_external_trigger.html", null ],
        [ "Timer2Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer2_channel1.html", null ],
        [ "Timer2Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer2_channel2.html", null ],
        [ "Timer2Channel3", "structxpcc_1_1stm32_1_1_type_id_1_1_timer2_channel3.html", null ],
        [ "Timer2Channel4", "structxpcc_1_1stm32_1_1_type_id_1_1_timer2_channel4.html", null ],
        [ "Timer2ExternalTrigger", "structxpcc_1_1stm32_1_1_type_id_1_1_timer2_external_trigger.html", null ],
        [ "Timer32_0", "structxpcc_1_1stm32_1_1_type_id_1_1_timer32__0.html", null ],
        [ "Timer32_1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer32__1.html", null ],
        [ "Timer3Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer3_channel1.html", null ],
        [ "Timer3Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer3_channel2.html", null ],
        [ "Timer3Channel3", "structxpcc_1_1stm32_1_1_type_id_1_1_timer3_channel3.html", null ],
        [ "Timer3Channel4", "structxpcc_1_1stm32_1_1_type_id_1_1_timer3_channel4.html", null ],
        [ "Timer3ExternalTrigger", "structxpcc_1_1stm32_1_1_type_id_1_1_timer3_external_trigger.html", null ],
        [ "Timer4Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer4_channel1.html", null ],
        [ "Timer4Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer4_channel2.html", null ],
        [ "Timer4Channel3", "structxpcc_1_1stm32_1_1_type_id_1_1_timer4_channel3.html", null ],
        [ "Timer4Channel4", "structxpcc_1_1stm32_1_1_type_id_1_1_timer4_channel4.html", null ],
        [ "Timer4ExternalTrigger", "structxpcc_1_1stm32_1_1_type_id_1_1_timer4_external_trigger.html", null ],
        [ "Timer5Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer5_channel1.html", null ],
        [ "Timer5Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer5_channel2.html", null ],
        [ "Timer5Channel3", "structxpcc_1_1stm32_1_1_type_id_1_1_timer5_channel3.html", null ],
        [ "Timer5Channel4", "structxpcc_1_1stm32_1_1_type_id_1_1_timer5_channel4.html", null ],
        [ "Timer5ExternalTrigger", "structxpcc_1_1stm32_1_1_type_id_1_1_timer5_external_trigger.html", null ],
        [ "Timer8BreakIn", "structxpcc_1_1stm32_1_1_type_id_1_1_timer8_break_in.html", null ],
        [ "Timer8Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer8_channel1.html", null ],
        [ "Timer8Channel1N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer8_channel1_n.html", null ],
        [ "Timer8Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer8_channel2.html", null ],
        [ "Timer8Channel2N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer8_channel2_n.html", null ],
        [ "Timer8Channel3", "structxpcc_1_1stm32_1_1_type_id_1_1_timer8_channel3.html", null ],
        [ "Timer8Channel3N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer8_channel3_n.html", null ],
        [ "Timer8Channel4", "structxpcc_1_1stm32_1_1_type_id_1_1_timer8_channel4.html", null ],
        [ "Timer8Channel4N", "structxpcc_1_1stm32_1_1_type_id_1_1_timer8_channel4_n.html", null ],
        [ "Timer8ExternalTrigger", "structxpcc_1_1stm32_1_1_type_id_1_1_timer8_external_trigger.html", null ],
        [ "Timer9Channel1", "structxpcc_1_1stm32_1_1_type_id_1_1_timer9_channel1.html", null ],
        [ "Timer9Channel2", "structxpcc_1_1stm32_1_1_type_id_1_1_timer9_channel2.html", null ],
        [ "Uart1Ck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart1_ck.html", null ],
        [ "Uart1Cts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart1_cts.html", null ],
        [ "Uart1De", "structxpcc_1_1stm32_1_1_type_id_1_1_uart1_de.html", null ],
        [ "Uart1Rts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart1_rts.html", null ],
        [ "Uart1Rx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart1_rx.html", null ],
        [ "Uart1Tx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart1_tx.html", null ],
        [ "Uart2Ck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart2_ck.html", null ],
        [ "Uart2Cts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart2_cts.html", null ],
        [ "Uart2De", "structxpcc_1_1stm32_1_1_type_id_1_1_uart2_de.html", null ],
        [ "Uart2Rts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart2_rts.html", null ],
        [ "Uart2Rx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart2_rx.html", null ],
        [ "Uart2Tx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart2_tx.html", null ],
        [ "Uart3Ck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart3_ck.html", null ],
        [ "Uart3Cts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart3_cts.html", null ],
        [ "Uart3De", "structxpcc_1_1stm32_1_1_type_id_1_1_uart3_de.html", null ],
        [ "Uart3Rts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart3_rts.html", null ],
        [ "Uart3Rx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart3_rx.html", null ],
        [ "Uart3Tx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart3_tx.html", null ],
        [ "Uart4Ck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart4_ck.html", null ],
        [ "Uart4Cts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart4_cts.html", null ],
        [ "Uart4De", "structxpcc_1_1stm32_1_1_type_id_1_1_uart4_de.html", null ],
        [ "Uart4Rts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart4_rts.html", null ],
        [ "Uart4Rx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart4_rx.html", null ],
        [ "Uart4Tx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart4_tx.html", null ],
        [ "Uart5Ck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart5_ck.html", null ],
        [ "Uart5Cts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart5_cts.html", null ],
        [ "Uart5De", "structxpcc_1_1stm32_1_1_type_id_1_1_uart5_de.html", null ],
        [ "Uart5Rts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart5_rts.html", null ],
        [ "Uart5Rx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart5_rx.html", null ],
        [ "Uart5Tx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart5_tx.html", null ],
        [ "Uart6Ck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart6_ck.html", null ],
        [ "Uart6Cts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart6_cts.html", null ],
        [ "Uart6De", "structxpcc_1_1stm32_1_1_type_id_1_1_uart6_de.html", null ],
        [ "Uart6Rts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart6_rts.html", null ],
        [ "Uart6Rx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart6_rx.html", null ],
        [ "Uart6Tx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart6_tx.html", null ],
        [ "Uart7Ck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart7_ck.html", null ],
        [ "Uart7Cts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart7_cts.html", null ],
        [ "Uart7De", "structxpcc_1_1stm32_1_1_type_id_1_1_uart7_de.html", null ],
        [ "Uart7Rts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart7_rts.html", null ],
        [ "Uart7Rx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart7_rx.html", null ],
        [ "Uart7Tx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart7_tx.html", null ],
        [ "Uart8Ck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart8_ck.html", null ],
        [ "Uart8Cts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart8_cts.html", null ],
        [ "Uart8De", "structxpcc_1_1stm32_1_1_type_id_1_1_uart8_de.html", null ],
        [ "Uart8Rts", "structxpcc_1_1stm32_1_1_type_id_1_1_uart8_rts.html", null ],
        [ "Uart8Rx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart8_rx.html", null ],
        [ "Uart8Tx", "structxpcc_1_1stm32_1_1_type_id_1_1_uart8_tx.html", null ],
        [ "UartSpiMaster1Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master1_miso.html", null ],
        [ "UartSpiMaster1Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master1_mosi.html", null ],
        [ "UartSpiMaster1Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master1_sck.html", null ],
        [ "UartSpiMaster2Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master2_miso.html", null ],
        [ "UartSpiMaster2Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master2_mosi.html", null ],
        [ "UartSpiMaster2Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master2_sck.html", null ],
        [ "UartSpiMaster3Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master3_miso.html", null ],
        [ "UartSpiMaster3Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master3_mosi.html", null ],
        [ "UartSpiMaster3Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master3_sck.html", null ],
        [ "UartSpiMaster4Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master4_miso.html", null ],
        [ "UartSpiMaster4Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master4_mosi.html", null ],
        [ "UartSpiMaster4Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master4_sck.html", null ],
        [ "UartSpiMaster5Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master5_miso.html", null ],
        [ "UartSpiMaster5Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master5_mosi.html", null ],
        [ "UartSpiMaster5Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master5_sck.html", null ],
        [ "UartSpiMaster6Miso", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master6_miso.html", null ],
        [ "UartSpiMaster6Mosi", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master6_mosi.html", null ],
        [ "UartSpiMaster6Sck", "structxpcc_1_1stm32_1_1_type_id_1_1_uart_spi_master6_sck.html", null ],
        [ "UsbDm", "structxpcc_1_1stm32_1_1_type_id_1_1_usb_dm.html", null ],
        [ "UsbDp", "structxpcc_1_1stm32_1_1_type_id_1_1_usb_dp.html", null ]
      ] ],
      [ "Adc1", "classxpcc_1_1stm32_1_1_adc1.html", "classxpcc_1_1stm32_1_1_adc1" ],
      [ "Adc2", "classxpcc_1_1stm32_1_1_adc2.html", "classxpcc_1_1stm32_1_1_adc2" ],
      [ "Adc3", "classxpcc_1_1stm32_1_1_adc3.html", "classxpcc_1_1stm32_1_1_adc3" ],
      [ "AdcInterrupt1", "classxpcc_1_1stm32_1_1_adc_interrupt1.html", null ],
      [ "AdcInterrupt2", "classxpcc_1_1stm32_1_1_adc_interrupt2.html", null ],
      [ "AdcInterrupt3", "classxpcc_1_1stm32_1_1_adc_interrupt3.html", null ],
      [ "AdvancedControlTimer", "classxpcc_1_1stm32_1_1_advanced_control_timer.html", "classxpcc_1_1stm32_1_1_advanced_control_timer" ],
      [ "BasicTimer", "classxpcc_1_1stm32_1_1_basic_timer.html", "classxpcc_1_1stm32_1_1_basic_timer" ],
      [ "Can1", "classxpcc_1_1stm32_1_1_can1.html", "classxpcc_1_1stm32_1_1_can1" ],
      [ "Can2", "classxpcc_1_1stm32_1_1_can2.html", "classxpcc_1_1stm32_1_1_can2" ],
      [ "CanFilter", "classxpcc_1_1stm32_1_1_can_filter.html", "classxpcc_1_1stm32_1_1_can_filter" ],
      [ "ClockControl", "classxpcc_1_1stm32_1_1_clock_control.html", "classxpcc_1_1stm32_1_1_clock_control" ],
      [ "ClockOutput1", "classxpcc_1_1stm32_1_1_clock_output1.html", "classxpcc_1_1stm32_1_1_clock_output1" ],
      [ "ClockOutput2", "classxpcc_1_1stm32_1_1_clock_output2.html", "classxpcc_1_1stm32_1_1_clock_output2" ],
      [ "Dma1", "classxpcc_1_1stm32_1_1_dma1.html", null ],
      [ "Dma2", "classxpcc_1_1stm32_1_1_dma2.html", null ],
      [ "DmaBase", "classxpcc_1_1stm32_1_1_dma_base.html", "classxpcc_1_1stm32_1_1_dma_base" ],
      [ "ExternalClock", "classxpcc_1_1stm32_1_1_external_clock.html", null ],
      [ "ExternalCrystal", "classxpcc_1_1stm32_1_1_external_crystal.html", null ],
      [ "Fsmc", "classxpcc_1_1stm32_1_1_fsmc.html", null ],
      [ "GeneralPurposeTimer", "classxpcc_1_1stm32_1_1_general_purpose_timer.html", "classxpcc_1_1stm32_1_1_general_purpose_timer" ],
      [ "Gpio", "structxpcc_1_1stm32_1_1_gpio.html", "structxpcc_1_1stm32_1_1_gpio" ],
      [ "GpioA0", "structxpcc_1_1stm32_1_1_gpio_a0.html", null ],
      [ "GpioA1", "structxpcc_1_1stm32_1_1_gpio_a1.html", null ],
      [ "GpioA10", "structxpcc_1_1stm32_1_1_gpio_a10.html", null ],
      [ "GpioA11", "structxpcc_1_1stm32_1_1_gpio_a11.html", null ],
      [ "GpioA12", "structxpcc_1_1stm32_1_1_gpio_a12.html", null ],
      [ "GpioA13", "structxpcc_1_1stm32_1_1_gpio_a13.html", null ],
      [ "GpioA14", "structxpcc_1_1stm32_1_1_gpio_a14.html", null ],
      [ "GpioA15", "structxpcc_1_1stm32_1_1_gpio_a15.html", null ],
      [ "GpioA2", "structxpcc_1_1stm32_1_1_gpio_a2.html", null ],
      [ "GpioA3", "structxpcc_1_1stm32_1_1_gpio_a3.html", null ],
      [ "GpioA4", "structxpcc_1_1stm32_1_1_gpio_a4.html", null ],
      [ "GpioA5", "structxpcc_1_1stm32_1_1_gpio_a5.html", null ],
      [ "GpioA6", "structxpcc_1_1stm32_1_1_gpio_a6.html", null ],
      [ "GpioA7", "structxpcc_1_1stm32_1_1_gpio_a7.html", null ],
      [ "GpioA8", "structxpcc_1_1stm32_1_1_gpio_a8.html", null ],
      [ "GpioA9", "structxpcc_1_1stm32_1_1_gpio_a9.html", null ],
      [ "GpioB0", "structxpcc_1_1stm32_1_1_gpio_b0.html", null ],
      [ "GpioB1", "structxpcc_1_1stm32_1_1_gpio_b1.html", null ],
      [ "GpioB10", "structxpcc_1_1stm32_1_1_gpio_b10.html", null ],
      [ "GpioB11", "structxpcc_1_1stm32_1_1_gpio_b11.html", null ],
      [ "GpioB12", "structxpcc_1_1stm32_1_1_gpio_b12.html", null ],
      [ "GpioB13", "structxpcc_1_1stm32_1_1_gpio_b13.html", null ],
      [ "GpioB14", "structxpcc_1_1stm32_1_1_gpio_b14.html", null ],
      [ "GpioB15", "structxpcc_1_1stm32_1_1_gpio_b15.html", null ],
      [ "GpioB2", "structxpcc_1_1stm32_1_1_gpio_b2.html", null ],
      [ "GpioB3", "structxpcc_1_1stm32_1_1_gpio_b3.html", null ],
      [ "GpioB4", "structxpcc_1_1stm32_1_1_gpio_b4.html", null ],
      [ "GpioB5", "structxpcc_1_1stm32_1_1_gpio_b5.html", null ],
      [ "GpioB6", "structxpcc_1_1stm32_1_1_gpio_b6.html", null ],
      [ "GpioB7", "structxpcc_1_1stm32_1_1_gpio_b7.html", null ],
      [ "GpioB8", "structxpcc_1_1stm32_1_1_gpio_b8.html", null ],
      [ "GpioB9", "structxpcc_1_1stm32_1_1_gpio_b9.html", null ],
      [ "GpioC0", "structxpcc_1_1stm32_1_1_gpio_c0.html", null ],
      [ "GpioC1", "structxpcc_1_1stm32_1_1_gpio_c1.html", null ],
      [ "GpioC10", "structxpcc_1_1stm32_1_1_gpio_c10.html", null ],
      [ "GpioC11", "structxpcc_1_1stm32_1_1_gpio_c11.html", null ],
      [ "GpioC12", "structxpcc_1_1stm32_1_1_gpio_c12.html", null ],
      [ "GpioC13", "structxpcc_1_1stm32_1_1_gpio_c13.html", null ],
      [ "GpioC14", "structxpcc_1_1stm32_1_1_gpio_c14.html", null ],
      [ "GpioC15", "structxpcc_1_1stm32_1_1_gpio_c15.html", null ],
      [ "GpioC2", "structxpcc_1_1stm32_1_1_gpio_c2.html", null ],
      [ "GpioC3", "structxpcc_1_1stm32_1_1_gpio_c3.html", null ],
      [ "GpioC4", "structxpcc_1_1stm32_1_1_gpio_c4.html", null ],
      [ "GpioC5", "structxpcc_1_1stm32_1_1_gpio_c5.html", null ],
      [ "GpioC6", "structxpcc_1_1stm32_1_1_gpio_c6.html", null ],
      [ "GpioC7", "structxpcc_1_1stm32_1_1_gpio_c7.html", null ],
      [ "GpioC8", "structxpcc_1_1stm32_1_1_gpio_c8.html", null ],
      [ "GpioC9", "structxpcc_1_1stm32_1_1_gpio_c9.html", null ],
      [ "GpioD0", "structxpcc_1_1stm32_1_1_gpio_d0.html", null ],
      [ "GpioD1", "structxpcc_1_1stm32_1_1_gpio_d1.html", null ],
      [ "GpioD10", "structxpcc_1_1stm32_1_1_gpio_d10.html", null ],
      [ "GpioD11", "structxpcc_1_1stm32_1_1_gpio_d11.html", null ],
      [ "GpioD12", "structxpcc_1_1stm32_1_1_gpio_d12.html", null ],
      [ "GpioD13", "structxpcc_1_1stm32_1_1_gpio_d13.html", null ],
      [ "GpioD14", "structxpcc_1_1stm32_1_1_gpio_d14.html", null ],
      [ "GpioD15", "structxpcc_1_1stm32_1_1_gpio_d15.html", null ],
      [ "GpioD2", "structxpcc_1_1stm32_1_1_gpio_d2.html", null ],
      [ "GpioD3", "structxpcc_1_1stm32_1_1_gpio_d3.html", null ],
      [ "GpioD4", "structxpcc_1_1stm32_1_1_gpio_d4.html", null ],
      [ "GpioD5", "structxpcc_1_1stm32_1_1_gpio_d5.html", null ],
      [ "GpioD6", "structxpcc_1_1stm32_1_1_gpio_d6.html", null ],
      [ "GpioD7", "structxpcc_1_1stm32_1_1_gpio_d7.html", null ],
      [ "GpioD8", "structxpcc_1_1stm32_1_1_gpio_d8.html", null ],
      [ "GpioD9", "structxpcc_1_1stm32_1_1_gpio_d9.html", null ],
      [ "GpioE0", "structxpcc_1_1stm32_1_1_gpio_e0.html", null ],
      [ "GpioE1", "structxpcc_1_1stm32_1_1_gpio_e1.html", null ],
      [ "GpioE10", "structxpcc_1_1stm32_1_1_gpio_e10.html", null ],
      [ "GpioE11", "structxpcc_1_1stm32_1_1_gpio_e11.html", null ],
      [ "GpioE12", "structxpcc_1_1stm32_1_1_gpio_e12.html", null ],
      [ "GpioE13", "structxpcc_1_1stm32_1_1_gpio_e13.html", null ],
      [ "GpioE14", "structxpcc_1_1stm32_1_1_gpio_e14.html", null ],
      [ "GpioE15", "structxpcc_1_1stm32_1_1_gpio_e15.html", null ],
      [ "GpioE2", "structxpcc_1_1stm32_1_1_gpio_e2.html", null ],
      [ "GpioE3", "structxpcc_1_1stm32_1_1_gpio_e3.html", null ],
      [ "GpioE4", "structxpcc_1_1stm32_1_1_gpio_e4.html", null ],
      [ "GpioE5", "structxpcc_1_1stm32_1_1_gpio_e5.html", null ],
      [ "GpioE6", "structxpcc_1_1stm32_1_1_gpio_e6.html", null ],
      [ "GpioE7", "structxpcc_1_1stm32_1_1_gpio_e7.html", null ],
      [ "GpioE8", "structxpcc_1_1stm32_1_1_gpio_e8.html", null ],
      [ "GpioE9", "structxpcc_1_1stm32_1_1_gpio_e9.html", null ],
      [ "GpioH0", "structxpcc_1_1stm32_1_1_gpio_h0.html", null ],
      [ "GpioH1", "structxpcc_1_1stm32_1_1_gpio_h1.html", null ],
      [ "GpioInputA0", "structxpcc_1_1stm32_1_1_gpio_input_a0.html", null ],
      [ "GpioInputA1", "structxpcc_1_1stm32_1_1_gpio_input_a1.html", null ],
      [ "GpioInputA10", "structxpcc_1_1stm32_1_1_gpio_input_a10.html", null ],
      [ "GpioInputA11", "structxpcc_1_1stm32_1_1_gpio_input_a11.html", null ],
      [ "GpioInputA12", "structxpcc_1_1stm32_1_1_gpio_input_a12.html", null ],
      [ "GpioInputA13", "structxpcc_1_1stm32_1_1_gpio_input_a13.html", null ],
      [ "GpioInputA14", "structxpcc_1_1stm32_1_1_gpio_input_a14.html", null ],
      [ "GpioInputA15", "structxpcc_1_1stm32_1_1_gpio_input_a15.html", null ],
      [ "GpioInputA2", "structxpcc_1_1stm32_1_1_gpio_input_a2.html", null ],
      [ "GpioInputA3", "structxpcc_1_1stm32_1_1_gpio_input_a3.html", null ],
      [ "GpioInputA4", "structxpcc_1_1stm32_1_1_gpio_input_a4.html", null ],
      [ "GpioInputA5", "structxpcc_1_1stm32_1_1_gpio_input_a5.html", null ],
      [ "GpioInputA6", "structxpcc_1_1stm32_1_1_gpio_input_a6.html", null ],
      [ "GpioInputA7", "structxpcc_1_1stm32_1_1_gpio_input_a7.html", null ],
      [ "GpioInputA8", "structxpcc_1_1stm32_1_1_gpio_input_a8.html", null ],
      [ "GpioInputA9", "structxpcc_1_1stm32_1_1_gpio_input_a9.html", null ],
      [ "GpioInputB0", "structxpcc_1_1stm32_1_1_gpio_input_b0.html", null ],
      [ "GpioInputB1", "structxpcc_1_1stm32_1_1_gpio_input_b1.html", null ],
      [ "GpioInputB10", "structxpcc_1_1stm32_1_1_gpio_input_b10.html", null ],
      [ "GpioInputB11", "structxpcc_1_1stm32_1_1_gpio_input_b11.html", null ],
      [ "GpioInputB12", "structxpcc_1_1stm32_1_1_gpio_input_b12.html", null ],
      [ "GpioInputB13", "structxpcc_1_1stm32_1_1_gpio_input_b13.html", null ],
      [ "GpioInputB14", "structxpcc_1_1stm32_1_1_gpio_input_b14.html", null ],
      [ "GpioInputB15", "structxpcc_1_1stm32_1_1_gpio_input_b15.html", null ],
      [ "GpioInputB2", "structxpcc_1_1stm32_1_1_gpio_input_b2.html", null ],
      [ "GpioInputB3", "structxpcc_1_1stm32_1_1_gpio_input_b3.html", null ],
      [ "GpioInputB4", "structxpcc_1_1stm32_1_1_gpio_input_b4.html", null ],
      [ "GpioInputB5", "structxpcc_1_1stm32_1_1_gpio_input_b5.html", null ],
      [ "GpioInputB6", "structxpcc_1_1stm32_1_1_gpio_input_b6.html", null ],
      [ "GpioInputB7", "structxpcc_1_1stm32_1_1_gpio_input_b7.html", null ],
      [ "GpioInputB8", "structxpcc_1_1stm32_1_1_gpio_input_b8.html", null ],
      [ "GpioInputB9", "structxpcc_1_1stm32_1_1_gpio_input_b9.html", null ],
      [ "GpioInputC0", "structxpcc_1_1stm32_1_1_gpio_input_c0.html", null ],
      [ "GpioInputC1", "structxpcc_1_1stm32_1_1_gpio_input_c1.html", null ],
      [ "GpioInputC10", "structxpcc_1_1stm32_1_1_gpio_input_c10.html", null ],
      [ "GpioInputC11", "structxpcc_1_1stm32_1_1_gpio_input_c11.html", null ],
      [ "GpioInputC12", "structxpcc_1_1stm32_1_1_gpio_input_c12.html", null ],
      [ "GpioInputC13", "structxpcc_1_1stm32_1_1_gpio_input_c13.html", null ],
      [ "GpioInputC14", "structxpcc_1_1stm32_1_1_gpio_input_c14.html", null ],
      [ "GpioInputC15", "structxpcc_1_1stm32_1_1_gpio_input_c15.html", null ],
      [ "GpioInputC2", "structxpcc_1_1stm32_1_1_gpio_input_c2.html", null ],
      [ "GpioInputC3", "structxpcc_1_1stm32_1_1_gpio_input_c3.html", null ],
      [ "GpioInputC4", "structxpcc_1_1stm32_1_1_gpio_input_c4.html", null ],
      [ "GpioInputC5", "structxpcc_1_1stm32_1_1_gpio_input_c5.html", null ],
      [ "GpioInputC6", "structxpcc_1_1stm32_1_1_gpio_input_c6.html", null ],
      [ "GpioInputC7", "structxpcc_1_1stm32_1_1_gpio_input_c7.html", null ],
      [ "GpioInputC8", "structxpcc_1_1stm32_1_1_gpio_input_c8.html", null ],
      [ "GpioInputC9", "structxpcc_1_1stm32_1_1_gpio_input_c9.html", null ],
      [ "GpioInputD0", "structxpcc_1_1stm32_1_1_gpio_input_d0.html", null ],
      [ "GpioInputD1", "structxpcc_1_1stm32_1_1_gpio_input_d1.html", null ],
      [ "GpioInputD10", "structxpcc_1_1stm32_1_1_gpio_input_d10.html", null ],
      [ "GpioInputD11", "structxpcc_1_1stm32_1_1_gpio_input_d11.html", null ],
      [ "GpioInputD12", "structxpcc_1_1stm32_1_1_gpio_input_d12.html", null ],
      [ "GpioInputD13", "structxpcc_1_1stm32_1_1_gpio_input_d13.html", null ],
      [ "GpioInputD14", "structxpcc_1_1stm32_1_1_gpio_input_d14.html", null ],
      [ "GpioInputD15", "structxpcc_1_1stm32_1_1_gpio_input_d15.html", null ],
      [ "GpioInputD2", "structxpcc_1_1stm32_1_1_gpio_input_d2.html", null ],
      [ "GpioInputD3", "structxpcc_1_1stm32_1_1_gpio_input_d3.html", null ],
      [ "GpioInputD4", "structxpcc_1_1stm32_1_1_gpio_input_d4.html", null ],
      [ "GpioInputD5", "structxpcc_1_1stm32_1_1_gpio_input_d5.html", null ],
      [ "GpioInputD6", "structxpcc_1_1stm32_1_1_gpio_input_d6.html", null ],
      [ "GpioInputD7", "structxpcc_1_1stm32_1_1_gpio_input_d7.html", null ],
      [ "GpioInputD8", "structxpcc_1_1stm32_1_1_gpio_input_d8.html", null ],
      [ "GpioInputD9", "structxpcc_1_1stm32_1_1_gpio_input_d9.html", null ],
      [ "GpioInputE0", "structxpcc_1_1stm32_1_1_gpio_input_e0.html", null ],
      [ "GpioInputE1", "structxpcc_1_1stm32_1_1_gpio_input_e1.html", null ],
      [ "GpioInputE10", "structxpcc_1_1stm32_1_1_gpio_input_e10.html", null ],
      [ "GpioInputE11", "structxpcc_1_1stm32_1_1_gpio_input_e11.html", null ],
      [ "GpioInputE12", "structxpcc_1_1stm32_1_1_gpio_input_e12.html", null ],
      [ "GpioInputE13", "structxpcc_1_1stm32_1_1_gpio_input_e13.html", null ],
      [ "GpioInputE14", "structxpcc_1_1stm32_1_1_gpio_input_e14.html", null ],
      [ "GpioInputE15", "structxpcc_1_1stm32_1_1_gpio_input_e15.html", null ],
      [ "GpioInputE2", "structxpcc_1_1stm32_1_1_gpio_input_e2.html", null ],
      [ "GpioInputE3", "structxpcc_1_1stm32_1_1_gpio_input_e3.html", null ],
      [ "GpioInputE4", "structxpcc_1_1stm32_1_1_gpio_input_e4.html", null ],
      [ "GpioInputE5", "structxpcc_1_1stm32_1_1_gpio_input_e5.html", null ],
      [ "GpioInputE6", "structxpcc_1_1stm32_1_1_gpio_input_e6.html", null ],
      [ "GpioInputE7", "structxpcc_1_1stm32_1_1_gpio_input_e7.html", null ],
      [ "GpioInputE8", "structxpcc_1_1stm32_1_1_gpio_input_e8.html", null ],
      [ "GpioInputE9", "structxpcc_1_1stm32_1_1_gpio_input_e9.html", null ],
      [ "GpioInputH0", "structxpcc_1_1stm32_1_1_gpio_input_h0.html", null ],
      [ "GpioInputH1", "structxpcc_1_1stm32_1_1_gpio_input_h1.html", null ],
      [ "GpioOutputA0", "structxpcc_1_1stm32_1_1_gpio_output_a0.html", null ],
      [ "GpioOutputA1", "structxpcc_1_1stm32_1_1_gpio_output_a1.html", null ],
      [ "GpioOutputA10", "structxpcc_1_1stm32_1_1_gpio_output_a10.html", null ],
      [ "GpioOutputA11", "structxpcc_1_1stm32_1_1_gpio_output_a11.html", null ],
      [ "GpioOutputA12", "structxpcc_1_1stm32_1_1_gpio_output_a12.html", null ],
      [ "GpioOutputA13", "structxpcc_1_1stm32_1_1_gpio_output_a13.html", null ],
      [ "GpioOutputA14", "structxpcc_1_1stm32_1_1_gpio_output_a14.html", null ],
      [ "GpioOutputA15", "structxpcc_1_1stm32_1_1_gpio_output_a15.html", null ],
      [ "GpioOutputA2", "structxpcc_1_1stm32_1_1_gpio_output_a2.html", null ],
      [ "GpioOutputA3", "structxpcc_1_1stm32_1_1_gpio_output_a3.html", null ],
      [ "GpioOutputA4", "structxpcc_1_1stm32_1_1_gpio_output_a4.html", null ],
      [ "GpioOutputA5", "structxpcc_1_1stm32_1_1_gpio_output_a5.html", null ],
      [ "GpioOutputA6", "structxpcc_1_1stm32_1_1_gpio_output_a6.html", null ],
      [ "GpioOutputA7", "structxpcc_1_1stm32_1_1_gpio_output_a7.html", null ],
      [ "GpioOutputA8", "structxpcc_1_1stm32_1_1_gpio_output_a8.html", null ],
      [ "GpioOutputA9", "structxpcc_1_1stm32_1_1_gpio_output_a9.html", null ],
      [ "GpioOutputB0", "structxpcc_1_1stm32_1_1_gpio_output_b0.html", null ],
      [ "GpioOutputB1", "structxpcc_1_1stm32_1_1_gpio_output_b1.html", null ],
      [ "GpioOutputB10", "structxpcc_1_1stm32_1_1_gpio_output_b10.html", null ],
      [ "GpioOutputB11", "structxpcc_1_1stm32_1_1_gpio_output_b11.html", null ],
      [ "GpioOutputB12", "structxpcc_1_1stm32_1_1_gpio_output_b12.html", null ],
      [ "GpioOutputB13", "structxpcc_1_1stm32_1_1_gpio_output_b13.html", null ],
      [ "GpioOutputB14", "structxpcc_1_1stm32_1_1_gpio_output_b14.html", null ],
      [ "GpioOutputB15", "structxpcc_1_1stm32_1_1_gpio_output_b15.html", null ],
      [ "GpioOutputB2", "structxpcc_1_1stm32_1_1_gpio_output_b2.html", null ],
      [ "GpioOutputB3", "structxpcc_1_1stm32_1_1_gpio_output_b3.html", null ],
      [ "GpioOutputB4", "structxpcc_1_1stm32_1_1_gpio_output_b4.html", null ],
      [ "GpioOutputB5", "structxpcc_1_1stm32_1_1_gpio_output_b5.html", null ],
      [ "GpioOutputB6", "structxpcc_1_1stm32_1_1_gpio_output_b6.html", null ],
      [ "GpioOutputB7", "structxpcc_1_1stm32_1_1_gpio_output_b7.html", null ],
      [ "GpioOutputB8", "structxpcc_1_1stm32_1_1_gpio_output_b8.html", null ],
      [ "GpioOutputB9", "structxpcc_1_1stm32_1_1_gpio_output_b9.html", null ],
      [ "GpioOutputC0", "structxpcc_1_1stm32_1_1_gpio_output_c0.html", null ],
      [ "GpioOutputC1", "structxpcc_1_1stm32_1_1_gpio_output_c1.html", null ],
      [ "GpioOutputC10", "structxpcc_1_1stm32_1_1_gpio_output_c10.html", null ],
      [ "GpioOutputC11", "structxpcc_1_1stm32_1_1_gpio_output_c11.html", null ],
      [ "GpioOutputC12", "structxpcc_1_1stm32_1_1_gpio_output_c12.html", null ],
      [ "GpioOutputC13", "structxpcc_1_1stm32_1_1_gpio_output_c13.html", null ],
      [ "GpioOutputC14", "structxpcc_1_1stm32_1_1_gpio_output_c14.html", null ],
      [ "GpioOutputC15", "structxpcc_1_1stm32_1_1_gpio_output_c15.html", null ],
      [ "GpioOutputC2", "structxpcc_1_1stm32_1_1_gpio_output_c2.html", null ],
      [ "GpioOutputC3", "structxpcc_1_1stm32_1_1_gpio_output_c3.html", null ],
      [ "GpioOutputC4", "structxpcc_1_1stm32_1_1_gpio_output_c4.html", null ],
      [ "GpioOutputC5", "structxpcc_1_1stm32_1_1_gpio_output_c5.html", null ],
      [ "GpioOutputC6", "structxpcc_1_1stm32_1_1_gpio_output_c6.html", null ],
      [ "GpioOutputC7", "structxpcc_1_1stm32_1_1_gpio_output_c7.html", null ],
      [ "GpioOutputC8", "structxpcc_1_1stm32_1_1_gpio_output_c8.html", null ],
      [ "GpioOutputC9", "structxpcc_1_1stm32_1_1_gpio_output_c9.html", null ],
      [ "GpioOutputD0", "structxpcc_1_1stm32_1_1_gpio_output_d0.html", null ],
      [ "GpioOutputD1", "structxpcc_1_1stm32_1_1_gpio_output_d1.html", null ],
      [ "GpioOutputD10", "structxpcc_1_1stm32_1_1_gpio_output_d10.html", null ],
      [ "GpioOutputD11", "structxpcc_1_1stm32_1_1_gpio_output_d11.html", null ],
      [ "GpioOutputD12", "structxpcc_1_1stm32_1_1_gpio_output_d12.html", null ],
      [ "GpioOutputD13", "structxpcc_1_1stm32_1_1_gpio_output_d13.html", null ],
      [ "GpioOutputD14", "structxpcc_1_1stm32_1_1_gpio_output_d14.html", null ],
      [ "GpioOutputD15", "structxpcc_1_1stm32_1_1_gpio_output_d15.html", null ],
      [ "GpioOutputD2", "structxpcc_1_1stm32_1_1_gpio_output_d2.html", null ],
      [ "GpioOutputD3", "structxpcc_1_1stm32_1_1_gpio_output_d3.html", null ],
      [ "GpioOutputD4", "structxpcc_1_1stm32_1_1_gpio_output_d4.html", null ],
      [ "GpioOutputD5", "structxpcc_1_1stm32_1_1_gpio_output_d5.html", null ],
      [ "GpioOutputD6", "structxpcc_1_1stm32_1_1_gpio_output_d6.html", null ],
      [ "GpioOutputD7", "structxpcc_1_1stm32_1_1_gpio_output_d7.html", null ],
      [ "GpioOutputD8", "structxpcc_1_1stm32_1_1_gpio_output_d8.html", null ],
      [ "GpioOutputD9", "structxpcc_1_1stm32_1_1_gpio_output_d9.html", null ],
      [ "GpioOutputE0", "structxpcc_1_1stm32_1_1_gpio_output_e0.html", null ],
      [ "GpioOutputE1", "structxpcc_1_1stm32_1_1_gpio_output_e1.html", null ],
      [ "GpioOutputE10", "structxpcc_1_1stm32_1_1_gpio_output_e10.html", null ],
      [ "GpioOutputE11", "structxpcc_1_1stm32_1_1_gpio_output_e11.html", null ],
      [ "GpioOutputE12", "structxpcc_1_1stm32_1_1_gpio_output_e12.html", null ],
      [ "GpioOutputE13", "structxpcc_1_1stm32_1_1_gpio_output_e13.html", null ],
      [ "GpioOutputE14", "structxpcc_1_1stm32_1_1_gpio_output_e14.html", null ],
      [ "GpioOutputE15", "structxpcc_1_1stm32_1_1_gpio_output_e15.html", null ],
      [ "GpioOutputE2", "structxpcc_1_1stm32_1_1_gpio_output_e2.html", null ],
      [ "GpioOutputE3", "structxpcc_1_1stm32_1_1_gpio_output_e3.html", null ],
      [ "GpioOutputE4", "structxpcc_1_1stm32_1_1_gpio_output_e4.html", null ],
      [ "GpioOutputE5", "structxpcc_1_1stm32_1_1_gpio_output_e5.html", null ],
      [ "GpioOutputE6", "structxpcc_1_1stm32_1_1_gpio_output_e6.html", null ],
      [ "GpioOutputE7", "structxpcc_1_1stm32_1_1_gpio_output_e7.html", null ],
      [ "GpioOutputE8", "structxpcc_1_1stm32_1_1_gpio_output_e8.html", null ],
      [ "GpioOutputE9", "structxpcc_1_1stm32_1_1_gpio_output_e9.html", null ],
      [ "GpioOutputH0", "structxpcc_1_1stm32_1_1_gpio_output_h0.html", null ],
      [ "GpioOutputH1", "structxpcc_1_1stm32_1_1_gpio_output_h1.html", null ],
      [ "GpioPort", "classxpcc_1_1stm32_1_1_gpio_port.html", "classxpcc_1_1stm32_1_1_gpio_port" ],
      [ "I2cMaster1", "classxpcc_1_1stm32_1_1_i2c_master1.html", null ],
      [ "I2cMaster2", "classxpcc_1_1stm32_1_1_i2c_master2.html", null ],
      [ "I2cMaster3", "classxpcc_1_1stm32_1_1_i2c_master3.html", null ],
      [ "InternalClock", "classxpcc_1_1stm32_1_1_internal_clock.html", null ],
      [ "InternalClock< MHz16 >", "classxpcc_1_1stm32_1_1_internal_clock_3_01_m_hz16_01_4.html", null ],
      [ "Pll", "classxpcc_1_1stm32_1_1_pll.html", null ],
      [ "Pll< ExternalClock< InputFrequency >, OutputFrequency, UsbFrequency >", "classxpcc_1_1stm32_1_1_pll_3_01_external_clock_3_01_input_frequency_01_4_00_01_output_frequency_00_01_usb_frequency_01_4.html", null ],
      [ "Pll< ExternalCrystal< InputFrequency >, OutputFrequency, UsbFrequency >", "classxpcc_1_1stm32_1_1_pll_3_01_external_crystal_3_01_input_frequency_01_4_00_01_output_frequency_00_01_usb_frequency_01_4.html", null ],
      [ "Pll< InternalClock< InputFrequency >, OutputFrequency, UsbFrequency >", "classxpcc_1_1stm32_1_1_pll_3_01_internal_clock_3_01_input_frequency_01_4_00_01_output_frequency_00_01_usb_frequency_01_4.html", null ],
      [ "PllSetup", "classxpcc_1_1stm32_1_1_pll_setup.html", null ],
      [ "RandomNumberGenerator", "classxpcc_1_1stm32_1_1_random_number_generator.html", null ],
      [ "SpiBase", "classxpcc_1_1stm32_1_1_spi_base.html", "classxpcc_1_1stm32_1_1_spi_base" ],
      [ "SpiHal1", "classxpcc_1_1stm32_1_1_spi_hal1.html", null ],
      [ "SpiHal2", "classxpcc_1_1stm32_1_1_spi_hal2.html", null ],
      [ "SpiHal3", "classxpcc_1_1stm32_1_1_spi_hal3.html", null ],
      [ "SpiMaster1", "classxpcc_1_1stm32_1_1_spi_master1.html", "classxpcc_1_1stm32_1_1_spi_master1" ],
      [ "SpiMaster2", "classxpcc_1_1stm32_1_1_spi_master2.html", "classxpcc_1_1stm32_1_1_spi_master2" ],
      [ "SpiMaster3", "classxpcc_1_1stm32_1_1_spi_master3.html", "classxpcc_1_1stm32_1_1_spi_master3" ],
      [ "Stm32F100PllSettings", "classxpcc_1_1stm32_1_1_stm32_f100_pll_settings.html", null ],
      [ "Stm32F2F4PllSettings", "classxpcc_1_1stm32_1_1_stm32_f2_f4_pll_settings.html", null ],
      [ "Stm32F3PllSettings", "classxpcc_1_1stm32_1_1_stm32_f3_pll_settings.html", null ],
      [ "SystemClock", "classxpcc_1_1stm32_1_1_system_clock.html", null ],
      [ "SystemClock< ExternalClock< OutputFrequency > >", "classxpcc_1_1stm32_1_1_system_clock_3_01_external_clock_3_01_output_frequency_01_4_01_4.html", null ],
      [ "SystemClock< ExternalCrystal< OutputFrequency > >", "classxpcc_1_1stm32_1_1_system_clock_3_01_external_crystal_3_01_output_frequency_01_4_01_4.html", null ],
      [ "SystemClock< InternalClock< OutputFrequency > >", "classxpcc_1_1stm32_1_1_system_clock_3_01_internal_clock_3_01_output_frequency_01_4_01_4.html", null ],
      [ "SystemClock< Pll< Input, OutputFrequency, UsbFrequency > >", "classxpcc_1_1stm32_1_1_system_clock_3_01_pll_3_01_input_00_01_output_frequency_00_01_usb_frequency_01_4_01_4.html", null ],
      [ "Timer1", "classxpcc_1_1stm32_1_1_timer1.html", null ],
      [ "Timer10", "classxpcc_1_1stm32_1_1_timer10.html", "classxpcc_1_1stm32_1_1_timer10" ],
      [ "Timer11", "classxpcc_1_1stm32_1_1_timer11.html", "classxpcc_1_1stm32_1_1_timer11" ],
      [ "Timer12", "classxpcc_1_1stm32_1_1_timer12.html", "classxpcc_1_1stm32_1_1_timer12" ],
      [ "Timer13", "classxpcc_1_1stm32_1_1_timer13.html", "classxpcc_1_1stm32_1_1_timer13" ],
      [ "Timer14", "classxpcc_1_1stm32_1_1_timer14.html", "classxpcc_1_1stm32_1_1_timer14" ],
      [ "Timer2", "classxpcc_1_1stm32_1_1_timer2.html", "classxpcc_1_1stm32_1_1_timer2" ],
      [ "Timer3", "classxpcc_1_1stm32_1_1_timer3.html", "classxpcc_1_1stm32_1_1_timer3" ],
      [ "Timer4", "classxpcc_1_1stm32_1_1_timer4.html", "classxpcc_1_1stm32_1_1_timer4" ],
      [ "Timer5", "classxpcc_1_1stm32_1_1_timer5.html", "classxpcc_1_1stm32_1_1_timer5" ],
      [ "Timer6", "classxpcc_1_1stm32_1_1_timer6.html", null ],
      [ "Timer7", "classxpcc_1_1stm32_1_1_timer7.html", null ],
      [ "Timer8", "classxpcc_1_1stm32_1_1_timer8.html", null ],
      [ "Timer9", "classxpcc_1_1stm32_1_1_timer9.html", "classxpcc_1_1stm32_1_1_timer9" ],
      [ "Uart4", "classxpcc_1_1stm32_1_1_uart4.html", null ],
      [ "Uart5", "classxpcc_1_1stm32_1_1_uart5.html", null ],
      [ "UartBase", "classxpcc_1_1stm32_1_1_uart_base.html", "classxpcc_1_1stm32_1_1_uart_base" ],
      [ "UartBaudrate", "classxpcc_1_1stm32_1_1_uart_baudrate.html", null ],
      [ "UartHal4", "classxpcc_1_1stm32_1_1_uart_hal4.html", null ],
      [ "UartHal5", "classxpcc_1_1stm32_1_1_uart_hal5.html", null ],
      [ "UartSpiMaster1", "classxpcc_1_1stm32_1_1_uart_spi_master1.html", "classxpcc_1_1stm32_1_1_uart_spi_master1" ],
      [ "UartSpiMaster2", "classxpcc_1_1stm32_1_1_uart_spi_master2.html", "classxpcc_1_1stm32_1_1_uart_spi_master2" ],
      [ "UartSpiMaster3", "classxpcc_1_1stm32_1_1_uart_spi_master3.html", "classxpcc_1_1stm32_1_1_uart_spi_master3" ],
      [ "UartSpiMaster6", "classxpcc_1_1stm32_1_1_uart_spi_master6.html", "classxpcc_1_1stm32_1_1_uart_spi_master6" ],
      [ "Usart1", "classxpcc_1_1stm32_1_1_usart1.html", null ],
      [ "Usart2", "classxpcc_1_1stm32_1_1_usart2.html", null ],
      [ "Usart3", "classxpcc_1_1stm32_1_1_usart3.html", null ],
      [ "Usart6", "classxpcc_1_1stm32_1_1_usart6.html", null ],
      [ "UsartHal1", "classxpcc_1_1stm32_1_1_usart_hal1.html", null ],
      [ "UsartHal2", "classxpcc_1_1stm32_1_1_usart_hal2.html", null ],
      [ "UsartHal3", "classxpcc_1_1stm32_1_1_usart_hal3.html", null ],
      [ "UsartHal6", "classxpcc_1_1stm32_1_1_usart_hal6.html", null ]
    ] ],
    [ "tipc", null, [
      [ "Header", "structxpcc_1_1tipc_1_1_header.html", "structxpcc_1_1tipc_1_1_header" ],
      [ "Receiver", "classxpcc_1_1tipc_1_1_receiver.html", "classxpcc_1_1tipc_1_1_receiver" ],
      [ "ReceiverSocket", "classxpcc_1_1tipc_1_1_receiver_socket.html", "classxpcc_1_1tipc_1_1_receiver_socket" ],
      [ "Transmitter", "classxpcc_1_1tipc_1_1_transmitter.html", "classxpcc_1_1tipc_1_1_transmitter" ],
      [ "TransmitterSocket", "classxpcc_1_1tipc_1_1_transmitter_socket.html", "classxpcc_1_1tipc_1_1_transmitter_socket" ]
    ] ],
    [ "tmp", "namespacexpcc_1_1tmp.html", "namespacexpcc_1_1tmp" ],
    [ "TypeId", null, [
      [ "SoftwareI2cMasterScl", "structxpcc_1_1_type_id_1_1_software_i2c_master_scl.html", null ],
      [ "SoftwareI2cMasterSda", "structxpcc_1_1_type_id_1_1_software_i2c_master_sda.html", null ],
      [ "SoftwareSpiMasterMiso", "structxpcc_1_1_type_id_1_1_software_spi_master_miso.html", null ],
      [ "SoftwareSpiMasterMosi", "structxpcc_1_1_type_id_1_1_software_spi_master_mosi.html", null ],
      [ "SoftwareSpiMasterSck", "structxpcc_1_1_type_id_1_1_software_spi_master_sck.html", null ]
    ] ],
    [ "ui", "namespacexpcc_1_1ui.html", "namespacexpcc_1_1ui" ],
    [ "xmega", null, [
      [ "TypeId", null, [
        [ "I2cMasterCScl", "structxpcc_1_1xmega_1_1_type_id_1_1_i2c_master_c_scl.html", null ],
        [ "I2cMasterCSda", "structxpcc_1_1xmega_1_1_type_id_1_1_i2c_master_c_sda.html", null ],
        [ "I2cMasterDScl", "structxpcc_1_1xmega_1_1_type_id_1_1_i2c_master_d_scl.html", null ],
        [ "I2cMasterDSda", "structxpcc_1_1xmega_1_1_type_id_1_1_i2c_master_d_sda.html", null ],
        [ "I2cMasterEScl", "structxpcc_1_1xmega_1_1_type_id_1_1_i2c_master_e_scl.html", null ],
        [ "I2cMasterESda", "structxpcc_1_1xmega_1_1_type_id_1_1_i2c_master_e_sda.html", null ],
        [ "I2cMasterFScl", "structxpcc_1_1xmega_1_1_type_id_1_1_i2c_master_f_scl.html", null ],
        [ "I2cMasterFSda", "structxpcc_1_1xmega_1_1_type_id_1_1_i2c_master_f_sda.html", null ]
      ] ],
      [ "UartBaudrate", "classxpcc_1_1xmega_1_1_uart_baudrate.html", null ]
    ] ],
    [ "AbstractComponent", "classxpcc_1_1_abstract_component.html", "classxpcc_1_1_abstract_component" ],
    [ "AbstractMenu", "classxpcc_1_1_abstract_menu.html", "classxpcc_1_1_abstract_menu" ],
    [ "AbstractView", "classxpcc_1_1_abstract_view.html", "classxpcc_1_1_abstract_view" ],
    [ "ActionResult", "classxpcc_1_1_action_result.html", "classxpcc_1_1_action_result" ],
    [ "ActionResult< void >", "classxpcc_1_1_action_result_3_01void_01_4.html", "classxpcc_1_1_action_result_3_01void_01_4" ],
    [ "Ad7280a", "classxpcc_1_1_ad7280a.html", "classxpcc_1_1_ad7280a" ],
    [ "AD840x", "classxpcc_1_1_a_d840x.html", null ],
    [ "Adc", "classxpcc_1_1_adc.html", "classxpcc_1_1_adc" ],
    [ "AdcInterrupt", "classxpcc_1_1_adc_interrupt.html", "classxpcc_1_1_adc_interrupt" ],
    [ "AdcSampler", "classxpcc_1_1_adc_sampler.html", "classxpcc_1_1_adc_sampler" ],
    [ "Ads7843", "classxpcc_1_1_ads7843.html", null ],
    [ "Adxl345", "classxpcc_1_1_adxl345.html", "classxpcc_1_1_adxl345" ],
    [ "Angle", "classxpcc_1_1_angle.html", "classxpcc_1_1_angle" ],
    [ "ArithmeticTraits", "group__arithmetic__trais.html#structxpcc_1_1_arithmetic_traits", null ],
    [ "ArithmeticTraits< char >", "structxpcc_1_1_arithmetic_traits_3_01char_01_4.html", "structxpcc_1_1_arithmetic_traits_3_01char_01_4" ],
    [ "ArithmeticTraits< double >", "structxpcc_1_1_arithmetic_traits_3_01double_01_4.html", "structxpcc_1_1_arithmetic_traits_3_01double_01_4" ],
    [ "ArithmeticTraits< float >", "structxpcc_1_1_arithmetic_traits_3_01float_01_4.html", "structxpcc_1_1_arithmetic_traits_3_01float_01_4" ],
    [ "ArithmeticTraits< int16_t >", "structxpcc_1_1_arithmetic_traits_3_01int16__t_01_4.html", "structxpcc_1_1_arithmetic_traits_3_01int16__t_01_4" ],
    [ "ArithmeticTraits< int32_t >", "structxpcc_1_1_arithmetic_traits_3_01int32__t_01_4.html", "structxpcc_1_1_arithmetic_traits_3_01int32__t_01_4" ],
    [ "ArithmeticTraits< int64_t >", "structxpcc_1_1_arithmetic_traits_3_01int64__t_01_4.html", "structxpcc_1_1_arithmetic_traits_3_01int64__t_01_4" ],
    [ "ArithmeticTraits< signed char >", "structxpcc_1_1_arithmetic_traits_3_01signed_01char_01_4.html", "structxpcc_1_1_arithmetic_traits_3_01signed_01char_01_4" ],
    [ "ArithmeticTraits< uint16_t >", "structxpcc_1_1_arithmetic_traits_3_01uint16__t_01_4.html", "structxpcc_1_1_arithmetic_traits_3_01uint16__t_01_4" ],
    [ "ArithmeticTraits< uint32_t >", "structxpcc_1_1_arithmetic_traits_3_01uint32__t_01_4.html", "structxpcc_1_1_arithmetic_traits_3_01uint32__t_01_4" ],
    [ "ArithmeticTraits< uint64_t >", "structxpcc_1_1_arithmetic_traits_3_01uint64__t_01_4.html", "structxpcc_1_1_arithmetic_traits_3_01uint64__t_01_4" ],
    [ "ArithmeticTraits< unsigned char >", "structxpcc_1_1_arithmetic_traits_3_01unsigned_01char_01_4.html", "structxpcc_1_1_arithmetic_traits_3_01unsigned_01char_01_4" ],
    [ "At45db0x1d", "classxpcc_1_1_at45db0x1d.html", "classxpcc_1_1_at45db0x1d" ],
    [ "BackendInterface", "classxpcc_1_1_backend_interface.html", "classxpcc_1_1_backend_interface" ],
    [ "BitbangMemoryInterface", "classxpcc_1_1_bitbang_memory_interface.html", null ],
    [ "BlockAllocator", "classxpcc_1_1_block_allocator.html", "classxpcc_1_1_block_allocator" ],
    [ "Bma180", "classxpcc_1_1_bma180.html", "classxpcc_1_1_bma180" ],
    [ "Bmp085", "classxpcc_1_1_bmp085.html", "classxpcc_1_1_bmp085" ],
    [ "bmp085", "structxpcc_1_1bmp085.html", "structxpcc_1_1bmp085" ],
    [ "BoundedDeque", "classxpcc_1_1_bounded_deque.html", "classxpcc_1_1_bounded_deque" ],
    [ "BoundedQueue", "classxpcc_1_1_bounded_queue.html", null ],
    [ "BoundedStack", "classxpcc_1_1_bounded_stack.html", null ],
    [ "BufferedGraphicDisplay", "classxpcc_1_1_buffered_graphic_display.html", "classxpcc_1_1_buffered_graphic_display" ],
    [ "Button", "classxpcc_1_1_button.html", null ],
    [ "ButtonGroup", "classxpcc_1_1_button_group.html", "classxpcc_1_1_button_group" ],
    [ "Can", "classxpcc_1_1_can.html", "classxpcc_1_1_can" ],
    [ "CanBitTiming", "classxpcc_1_1_can_bit_timing.html", null ],
    [ "CanConnector", "classxpcc_1_1_can_connector.html", "classxpcc_1_1_can_connector" ],
    [ "CanConnectorBase", "classxpcc_1_1_can_connector_base.html", null ],
    [ "CanLawicelFormatter", "classxpcc_1_1_can_lawicel_formatter.html", null ],
    [ "CharacterDisplay", "classxpcc_1_1_character_display.html", "classxpcc_1_1_character_display" ],
    [ "ChoiceMenu", "classxpcc_1_1_choice_menu.html", "classxpcc_1_1_choice_menu" ],
    [ "ChoiceMenuEntry", "classxpcc_1_1_choice_menu_entry.html", "classxpcc_1_1_choice_menu_entry" ],
    [ "Circle2D", "classxpcc_1_1_circle2_d.html", "classxpcc_1_1_circle2_d" ],
    [ "Clock", "classxpcc_1_1_clock.html", "classxpcc_1_1_clock" ],
    [ "ClockDummy", "classxpcc_1_1_clock_dummy.html", "classxpcc_1_1_clock_dummy" ],
    [ "Communicatable", "classxpcc_1_1_communicatable.html", null ],
    [ "CommunicatableTask", "classxpcc_1_1_communicatable_task.html", "classxpcc_1_1_communicatable_task" ],
    [ "CommunicatingView", "classxpcc_1_1_communicating_view.html", "classxpcc_1_1_communicating_view" ],
    [ "CommunicatingViewStack", "classxpcc_1_1_communicating_view_stack.html", "classxpcc_1_1_communicating_view_stack" ],
    [ "Communicator", "classxpcc_1_1_communicator.html", "classxpcc_1_1_communicator" ],
    [ "Configuration", "structxpcc_1_1_configuration.html", "structxpcc_1_1_configuration" ],
    [ "Date", "classxpcc_1_1_date.html", "classxpcc_1_1_date" ],
    [ "Dispatcher", "classxpcc_1_1_dispatcher.html", "classxpcc_1_1_dispatcher" ],
    [ "DogL128", "classxpcc_1_1_dog_l128.html", "classxpcc_1_1_dog_l128" ],
    [ "DogM081", "classxpcc_1_1_dog_m081.html", null ],
    [ "DogM128", "classxpcc_1_1_dog_m128.html", "classxpcc_1_1_dog_m128" ],
    [ "DogM132", "classxpcc_1_1_dog_m132.html", "classxpcc_1_1_dog_m132" ],
    [ "DogM162", "classxpcc_1_1_dog_m162.html", null ],
    [ "DogM163", "classxpcc_1_1_dog_m163.html", null ],
    [ "DogS102", "classxpcc_1_1_dog_s102.html", "classxpcc_1_1_dog_s102" ],
    [ "DoublyLinkedList", "classxpcc_1_1_doubly_linked_list.html", "classxpcc_1_1_doubly_linked_list" ],
    [ "ds1631", "structxpcc_1_1ds1631.html", "structxpcc_1_1ds1631" ],
    [ "Ds1631", "classxpcc_1_1_ds1631.html", "classxpcc_1_1_ds1631" ],
    [ "Ds18b20", "classxpcc_1_1_ds18b20.html", "classxpcc_1_1_ds18b20" ],
    [ "DynamicArray", "classxpcc_1_1_dynamic_array.html", "classxpcc_1_1_dynamic_array" ],
    [ "DynamicPostman", "classxpcc_1_1_dynamic_postman.html", "classxpcc_1_1_dynamic_postman" ],
    [ "ErrorReport", "classxpcc_1_1_error_report.html", "classxpcc_1_1_error_report" ],
    [ "Flags", "structxpcc_1_1_flags.html", "structxpcc_1_1_flags" ],
    [ "FlagsGroup< T... >", "structxpcc_1_1_flags_group_3_01_t_8_8_8_01_4.html", "structxpcc_1_1_flags_group_3_01_t_8_8_8_01_4" ],
    [ "Ft245", "classxpcc_1_1_ft245.html", null ],
    [ "GenericPeriodicTimer", "classxpcc_1_1_generic_periodic_timer.html", "classxpcc_1_1_generic_periodic_timer" ],
    [ "GenericTimeout", "classxpcc_1_1_generic_timeout.html", "classxpcc_1_1_generic_timeout" ],
    [ "GenericTimestamp", "classxpcc_1_1_generic_timestamp.html", "classxpcc_1_1_generic_timestamp" ],
    [ "GeometricTraits", "structxpcc_1_1_geometric_traits.html", null ],
    [ "GeometricTraits< double >", "structxpcc_1_1_geometric_traits_3_01double_01_4.html", "structxpcc_1_1_geometric_traits_3_01double_01_4" ],
    [ "GeometricTraits< float >", "structxpcc_1_1_geometric_traits_3_01float_01_4.html", "structxpcc_1_1_geometric_traits_3_01float_01_4" ],
    [ "GeometricTraits< int16_t >", "structxpcc_1_1_geometric_traits_3_01int16__t_01_4.html", "structxpcc_1_1_geometric_traits_3_01int16__t_01_4" ],
    [ "GeometricTraits< int32_t >", "structxpcc_1_1_geometric_traits_3_01int32__t_01_4.html", "structxpcc_1_1_geometric_traits_3_01int32__t_01_4" ],
    [ "GeometricTraits< int8_t >", "structxpcc_1_1_geometric_traits_3_01int8__t_01_4.html", "structxpcc_1_1_geometric_traits_3_01int8__t_01_4" ],
    [ "GeometricTraits< uint8_t >", "structxpcc_1_1_geometric_traits_3_01uint8__t_01_4.html", "structxpcc_1_1_geometric_traits_3_01uint8__t_01_4" ],
    [ "Gpio", "structxpcc_1_1_gpio.html", "structxpcc_1_1_gpio" ],
    [ "GpioExpander", "classxpcc_1_1_gpio_expander.html", "classxpcc_1_1_gpio_expander" ],
    [ "GpioExpanderPin", "classxpcc_1_1_gpio_expander_pin.html", null ],
    [ "GpioExpanderPort", "classxpcc_1_1_gpio_expander_port.html", null ],
    [ "GpioInput", "classxpcc_1_1_gpio_input.html", null ],
    [ "GpioInverted", "classxpcc_1_1_gpio_inverted.html", null ],
    [ "GpioIO", "classxpcc_1_1_gpio_i_o.html", null ],
    [ "GpioOutput", "classxpcc_1_1_gpio_output.html", null ],
    [ "GpioPort", "classxpcc_1_1_gpio_port.html", "classxpcc_1_1_gpio_port" ],
    [ "GpioUnused", "classxpcc_1_1_gpio_unused.html", null ],
    [ "GraphicDisplay", "classxpcc_1_1_graphic_display.html", "classxpcc_1_1_graphic_display" ],
    [ "HclaX", "classxpcc_1_1_hcla_x.html", "classxpcc_1_1_hcla_x" ],
    [ "hclax", "structxpcc_1_1hclax.html", [
      [ "Data", "structxpcc_1_1hclax_1_1_data.html", "structxpcc_1_1hclax_1_1_data" ]
    ] ],
    [ "Hd44780", "classxpcc_1_1_hd44780.html", "classxpcc_1_1_hd44780" ],
    [ "Hd44780Base", "classxpcc_1_1_hd44780_base.html", "classxpcc_1_1_hd44780_base" ],
    [ "Hd44780Dual", "classxpcc_1_1_hd44780_dual.html", "classxpcc_1_1_hd44780_dual" ],
    [ "Header", "structxpcc_1_1_header.html", "structxpcc_1_1_header" ],
    [ "hmc5843", "structxpcc_1_1hmc5843.html", "structxpcc_1_1hmc5843" ],
    [ "Hmc5843", "classxpcc_1_1_hmc5843.html", "classxpcc_1_1_hmc5843" ],
    [ "Hmc5883", "classxpcc_1_1_hmc5883.html", "classxpcc_1_1_hmc5883" ],
    [ "hmc5883", "structxpcc_1_1hmc5883.html", "structxpcc_1_1hmc5883" ],
    [ "Hmc58x3", "classxpcc_1_1_hmc58x3.html", "classxpcc_1_1_hmc58x3" ],
    [ "hmc58x3", "structxpcc_1_1hmc58x3.html", "structxpcc_1_1hmc58x3" ],
    [ "Hmc6343", "classxpcc_1_1_hmc6343.html", "classxpcc_1_1_hmc6343" ],
    [ "hmc6343", "structxpcc_1_1hmc6343.html", "structxpcc_1_1hmc6343" ],
    [ "I2c", "structxpcc_1_1_i2c.html", "structxpcc_1_1_i2c" ],
    [ "I2cDevice", "classxpcc_1_1_i2c_device.html", "classxpcc_1_1_i2c_device" ],
    [ "I2cEeprom", "classxpcc_1_1_i2c_eeprom.html", "classxpcc_1_1_i2c_eeprom" ],
    [ "I2cMaster", "classxpcc_1_1_i2c_master.html", "classxpcc_1_1_i2c_master" ],
    [ "I2cReadTransaction", "classxpcc_1_1_i2c_read_transaction.html", "classxpcc_1_1_i2c_read_transaction" ],
    [ "I2cTransaction", "classxpcc_1_1_i2c_transaction.html", "classxpcc_1_1_i2c_transaction" ],
    [ "I2cWriteReadTransaction", "classxpcc_1_1_i2c_write_read_transaction.html", "classxpcc_1_1_i2c_write_read_transaction" ],
    [ "I2cWriteTransaction", "classxpcc_1_1_i2c_write_transaction.html", "classxpcc_1_1_i2c_write_transaction" ],
    [ "IODevice", "classxpcc_1_1_i_o_device.html", "classxpcc_1_1_i_o_device" ],
    [ "IODeviceWrapper", "classxpcc_1_1_i_o_device_wrapper.html", "classxpcc_1_1_i_o_device_wrapper" ],
    [ "IOStream", "classxpcc_1_1_i_o_stream.html", "classxpcc_1_1_i_o_stream" ],
    [ "Itg3200", "classxpcc_1_1_itg3200.html", "classxpcc_1_1_itg3200" ],
    [ "itg3200", "structxpcc_1_1itg3200.html", "structxpcc_1_1itg3200" ],
    [ "Ks0108", "classxpcc_1_1_ks0108.html", "classxpcc_1_1_ks0108" ],
    [ "L3gd20", "classxpcc_1_1_l3gd20.html", "classxpcc_1_1_l3gd20" ],
    [ "l3gd20", "structxpcc_1_1l3gd20.html", "structxpcc_1_1l3gd20" ],
    [ "Line2D", "classxpcc_1_1_line2_d.html", "classxpcc_1_1_line2_d" ],
    [ "LineSegment2D", "classxpcc_1_1_line_segment2_d.html", "classxpcc_1_1_line_segment2_d" ],
    [ "LinkedList", "classxpcc_1_1_linked_list.html", "classxpcc_1_1_linked_list" ],
    [ "Lis302dl", "classxpcc_1_1_lis302dl.html", "classxpcc_1_1_lis302dl" ],
    [ "lis302dl", "structxpcc_1_1lis302dl.html", "structxpcc_1_1lis302dl" ],
    [ "Lis3dsh", "classxpcc_1_1_lis3dsh.html", "classxpcc_1_1_lis3dsh" ],
    [ "lis3dsh", "structxpcc_1_1lis3dsh.html", "structxpcc_1_1lis3dsh" ],
    [ "Lis3TransportI2c", "classxpcc_1_1_lis3_transport_i2c.html", "classxpcc_1_1_lis3_transport_i2c" ],
    [ "Lis3TransportSpi", "classxpcc_1_1_lis3_transport_spi.html", "classxpcc_1_1_lis3_transport_spi" ],
    [ "Lm75", "classxpcc_1_1_lm75.html", "classxpcc_1_1_lm75" ],
    [ "lm75", "structxpcc_1_1lm75.html", [
      [ "Data", "structxpcc_1_1lm75_1_1_data.html", "structxpcc_1_1lm75_1_1_data" ]
    ] ],
    [ "Location2D", "classxpcc_1_1_location2_d.html", "classxpcc_1_1_location2_d" ],
    [ "lsm303a", "structxpcc_1_1lsm303a.html", "structxpcc_1_1lsm303a" ],
    [ "Lsm303a", "classxpcc_1_1_lsm303a.html", "classxpcc_1_1_lsm303a" ],
    [ "LUDecomposition", "classxpcc_1_1_l_u_decomposition.html", null ],
    [ "Matrix", "classxpcc_1_1_matrix.html", "classxpcc_1_1_matrix" ],
    [ "MAX6966", "classxpcc_1_1_m_a_x6966.html", null ],
    [ "Max7219", "classxpcc_1_1_max7219.html", null ],
    [ "Max7219matrix", "classxpcc_1_1_max7219matrix.html", "classxpcc_1_1_max7219matrix" ],
    [ "Mcp23s08", "classxpcc_1_1_mcp23s08.html", "classxpcc_1_1_mcp23s08" ],
    [ "Mcp23TransportI2c", "classxpcc_1_1_mcp23_transport_i2c.html", "classxpcc_1_1_mcp23_transport_i2c" ],
    [ "Mcp23TransportSpi", "classxpcc_1_1_mcp23_transport_spi.html", "classxpcc_1_1_mcp23_transport_spi" ],
    [ "Mcp23x17", "classxpcc_1_1_mcp23x17.html", "classxpcc_1_1_mcp23x17" ],
    [ "mcp23x17", "structxpcc_1_1mcp23x17.html", "structxpcc_1_1mcp23x17" ],
    [ "Mcp2515", "classxpcc_1_1_mcp2515.html", "classxpcc_1_1_mcp2515" ],
    [ "Mcp4922", "classxpcc_1_1_mcp4922.html", "classxpcc_1_1_mcp4922" ],
    [ "MemoryBus", "classxpcc_1_1_memory_bus.html", null ],
    [ "MenuEntry", "structxpcc_1_1_menu_entry.html", "structxpcc_1_1_menu_entry" ],
    [ "MenuEntryCallback", "classxpcc_1_1_menu_entry_callback.html", "classxpcc_1_1_menu_entry_callback" ],
    [ "NestedResumable", "classxpcc_1_1_nested_resumable.html", "classxpcc_1_1_nested_resumable" ],
    [ "Nokia5110", "classxpcc_1_1_nokia5110.html", "classxpcc_1_1_nokia5110" ],
    [ "Nokia6610", "classxpcc_1_1_nokia6610.html", "classxpcc_1_1_nokia6610" ],
    [ "Nrf24Config", "classxpcc_1_1_nrf24_config.html", "classxpcc_1_1_nrf24_config" ],
    [ "Nrf24Data", "classxpcc_1_1_nrf24_data.html", "classxpcc_1_1_nrf24_data" ],
    [ "Nrf24Phy", "classxpcc_1_1_nrf24_phy.html", null ],
    [ "Nrf24Register", "structxpcc_1_1_nrf24_register.html", "structxpcc_1_1_nrf24_register" ],
    [ "Pair", "classxpcc_1_1_pair.html", "classxpcc_1_1_pair" ],
    [ "ParallelTft", "classxpcc_1_1_parallel_tft.html", "classxpcc_1_1_parallel_tft" ],
    [ "Pca8574", "classxpcc_1_1_pca8574.html", "classxpcc_1_1_pca8574" ],
    [ "pca8574", "structxpcc_1_1pca8574.html", "structxpcc_1_1pca8574" ],
    [ "pca9535", "structxpcc_1_1pca9535.html", "structxpcc_1_1pca9535" ],
    [ "Pca9535", "classxpcc_1_1_pca9535.html", "classxpcc_1_1_pca9535" ],
    [ "pca9685", "structxpcc_1_1pca9685.html", "structxpcc_1_1pca9685" ],
    [ "Pca9685", "classxpcc_1_1_pca9685.html", "classxpcc_1_1_pca9685" ],
    [ "Peripheral", "classxpcc_1_1_peripheral.html", null ],
    [ "Pid", "classxpcc_1_1_pid.html", "classxpcc_1_1_pid" ],
    [ "PointSet2D", "classxpcc_1_1_point_set2_d.html", "classxpcc_1_1_point_set2_d" ],
    [ "Polygon2D", "classxpcc_1_1_polygon2_d.html", "classxpcc_1_1_polygon2_d" ],
    [ "Postman", "classxpcc_1_1_postman.html", "classxpcc_1_1_postman" ],
    [ "Quaternion", "classxpcc_1_1_quaternion.html", "classxpcc_1_1_quaternion" ],
    [ "Queue", "classxpcc_1_1_queue.html", "classxpcc_1_1_queue" ],
    [ "Ray2D", "classxpcc_1_1_ray2_d.html", "classxpcc_1_1_ray2_d" ],
    [ "Register", "structxpcc_1_1_register.html", "structxpcc_1_1_register" ],
    [ "ResponseCallback", "classxpcc_1_1_response_callback.html", "classxpcc_1_1_response_callback" ],
    [ "ResponseHandle", "classxpcc_1_1_response_handle.html", "classxpcc_1_1_response_handle" ],
    [ "Resumable", "classxpcc_1_1_resumable.html", "classxpcc_1_1_resumable" ],
    [ "ResumableResult", "structxpcc_1_1_resumable_result.html", "structxpcc_1_1_resumable_result" ],
    [ "Saturated", "classxpcc_1_1_saturated.html", "classxpcc_1_1_saturated" ],
    [ "Scheduler", "classxpcc_1_1_scheduler.html", "classxpcc_1_1_scheduler" ],
    [ "Scp1000", "classxpcc_1_1_scp1000.html", null ],
    [ "ScrollableText", "classxpcc_1_1_scrollable_text.html", "classxpcc_1_1_scrollable_text" ],
    [ "SCurveController", "classxpcc_1_1_s_curve_controller.html", "classxpcc_1_1_s_curve_controller" ],
    [ "SCurveGenerator", "classxpcc_1_1_s_curve_generator.html", "classxpcc_1_1_s_curve_generator" ],
    [ "SDLDisplay", "classxpcc_1_1_s_d_l_display.html", "classxpcc_1_1_s_d_l_display" ],
    [ "ShiftRegisterInput", "classxpcc_1_1_shift_register_input.html", "classxpcc_1_1_shift_register_input" ],
    [ "ShiftRegisterOutput", "classxpcc_1_1_shift_register_output.html", "classxpcc_1_1_shift_register_output" ],
    [ "SiemensM55", "classxpcc_1_1_siemens_m55.html", "classxpcc_1_1_siemens_m55" ],
    [ "SiemensS65Common", "classxpcc_1_1_siemens_s65_common.html", "classxpcc_1_1_siemens_s65_common" ],
    [ "SiemensS65Landscape", "classxpcc_1_1_siemens_s65_landscape.html", "classxpcc_1_1_siemens_s65_landscape" ],
    [ "SiemensS65Portrait", "classxpcc_1_1_siemens_s65_portrait.html", "classxpcc_1_1_siemens_s65_portrait" ],
    [ "SiemensS75Common", "classxpcc_1_1_siemens_s75_common.html", "classxpcc_1_1_siemens_s75_common" ],
    [ "SiemensS75LandscapeLeft", "classxpcc_1_1_siemens_s75_landscape_left.html", "classxpcc_1_1_siemens_s75_landscape_left" ],
    [ "SiemensS75LandscapeRight", "classxpcc_1_1_siemens_s75_landscape_right.html", "classxpcc_1_1_siemens_s75_landscape_right" ],
    [ "SiemensS75Portrait", "classxpcc_1_1_siemens_s75_portrait.html", null ],
    [ "SiemensS75PortraitUpsideDown", "classxpcc_1_1_siemens_s75_portrait_upside_down.html", null ],
    [ "SmartPointer", "classxpcc_1_1_smart_pointer.html", "classxpcc_1_1_smart_pointer" ],
    [ "SoftwareGpioPort", "classxpcc_1_1_software_gpio_port.html", "classxpcc_1_1_software_gpio_port" ],
    [ "SoftwareI2cMaster", "classxpcc_1_1_software_i2c_master.html", null ],
    [ "SoftwareOneWireMaster", "classxpcc_1_1_software_one_wire_master.html", null ],
    [ "SoftwareSpiMaster", "classxpcc_1_1_software_spi_master.html", null ],
    [ "Spi", "structxpcc_1_1_spi.html", "structxpcc_1_1_spi" ],
    [ "SpiDevice", "classxpcc_1_1_spi_device.html", "classxpcc_1_1_spi_device" ],
    [ "SpiMaster", "classxpcc_1_1_spi_master.html", null ],
    [ "SpiRam", "classxpcc_1_1_spi_ram.html", "classxpcc_1_1_spi_ram" ],
    [ "ssd1306", "structxpcc_1_1ssd1306.html", "structxpcc_1_1ssd1306" ],
    [ "Ssd1306", "classxpcc_1_1_ssd1306.html", "classxpcc_1_1_ssd1306" ],
    [ "St7036", "classxpcc_1_1_st7036.html", "classxpcc_1_1_st7036" ],
    [ "St7565", "classxpcc_1_1_st7565.html", "classxpcc_1_1_st7565" ],
    [ "Stack", "classxpcc_1_1_stack.html", "classxpcc_1_1_stack" ],
    [ "StandardMenu", "classxpcc_1_1_standard_menu.html", "classxpcc_1_1_standard_menu" ],
    [ "Task", "classxpcc_1_1_task.html", "classxpcc_1_1_task" ],
    [ "tcs3414", "structxpcc_1_1tcs3414.html", "structxpcc_1_1tcs3414" ],
    [ "Tcs3414", "classxpcc_1_1_tcs3414.html", "classxpcc_1_1_tcs3414" ],
    [ "TftMemoryBus16Bit", "classxpcc_1_1_tft_memory_bus16_bit.html", "classxpcc_1_1_tft_memory_bus16_bit" ],
    [ "TftMemoryBus8Bit", "classxpcc_1_1_tft_memory_bus8_bit.html", "classxpcc_1_1_tft_memory_bus8_bit" ],
    [ "TftMemoryBus8BitGpio", "classxpcc_1_1_tft_memory_bus8_bit_gpio.html", "classxpcc_1_1_tft_memory_bus8_bit_gpio" ],
    [ "TipcConnector", "classxpcc_1_1_tipc_connector.html", "classxpcc_1_1_tipc_connector" ],
    [ "TLC594X", "classxpcc_1_1_t_l_c594_x.html", null ],
    [ "tmp102", "structxpcc_1_1tmp102.html", [
      [ "Data", "structxpcc_1_1tmp102_1_1_data.html", "structxpcc_1_1tmp102_1_1_data" ]
    ] ],
    [ "Tmp102", "classxpcc_1_1_tmp102.html", "classxpcc_1_1_tmp102" ],
    [ "Tmp175", "classxpcc_1_1_tmp175.html", "classxpcc_1_1_tmp175" ],
    [ "tmp175", "structxpcc_1_1tmp175.html", "structxpcc_1_1tmp175" ],
    [ "Tolerance", "classxpcc_1_1_tolerance.html", null ],
    [ "Uart", "classxpcc_1_1_uart.html", "classxpcc_1_1_uart" ],
    [ "unaligned_t", "structxpcc_1_1unaligned__t.html", "structxpcc_1_1unaligned__t" ],
    [ "UnixTime", "classxpcc_1_1_unix_time.html", "classxpcc_1_1_unix_time" ],
    [ "Value", "structxpcc_1_1_value.html", "structxpcc_1_1_value" ],
    [ "Vector", "classxpcc_1_1_vector.html", "classxpcc_1_1_vector" ],
    [ "Vector< T, 1 >", "classxpcc_1_1_vector_3_01_t_00_011_01_4.html", "classxpcc_1_1_vector_3_01_t_00_011_01_4" ],
    [ "Vector< T, 2 >", "classxpcc_1_1_vector_3_01_t_00_012_01_4.html", "classxpcc_1_1_vector_3_01_t_00_012_01_4" ],
    [ "Vector< T, 3 >", "classxpcc_1_1_vector_3_01_t_00_013_01_4.html", "classxpcc_1_1_vector_3_01_t_00_013_01_4" ],
    [ "Vector< T, 4 >", "classxpcc_1_1_vector_3_01_t_00_014_01_4.html", "classxpcc_1_1_vector_3_01_t_00_014_01_4" ],
    [ "ViewStack", "classxpcc_1_1_view_stack.html", "classxpcc_1_1_view_stack" ],
    [ "VirtualGraphicDisplay", "classxpcc_1_1_virtual_graphic_display.html", "classxpcc_1_1_virtual_graphic_display" ],
    [ "vl6180", "structxpcc_1_1vl6180.html", "structxpcc_1_1vl6180" ],
    [ "Vl6180", "classxpcc_1_1_vl6180.html", "classxpcc_1_1_vl6180" ],
    [ "Xilinx", "structxpcc_1_1_xilinx.html", "structxpcc_1_1_xilinx" ],
    [ "XilinxSpartan3", "classxpcc_1_1_xilinx_spartan3.html", null ],
    [ "XilinxSpartan6Parallel", "classxpcc_1_1_xilinx_spartan6_parallel.html", null ]
];