

================================================================
== Vitis HLS Report for 'RunDataFlow'
================================================================
* Date:           Wed Nov  2 23:06:05 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.257 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_352_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_357_2  |        ?|        ?|      1333|          -|          -|     ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 3 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.50>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%IACT_TEMP_BUFFER_V = alloca i64 1" [FC_Layer.cpp:442]   --->   Operation 9 'alloca' 'IACT_TEMP_BUFFER_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%first_processing_buffer_V = alloca i64 1" [FC_Layer.cpp:415]   --->   Operation 10 'alloca' 'first_processing_buffer_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 640> <Depth = 32> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%second_processing_buffer_V = alloca i64 1" [FC_Layer.cpp:416]   --->   Operation 11 'alloca' 'second_processing_buffer_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 640> <Depth = 32> <RAM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%first_bit_buffer_weights_V = alloca i64 1" [FC_Layer.cpp:420]   --->   Operation 12 'alloca' 'first_bit_buffer_weights_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%second_bit_buffer_weights_V = alloca i64 1" [FC_Layer.cpp:421]   --->   Operation 13 'alloca' 'second_bit_buffer_weights_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.50ns)   --->   "%call_ln351 = call void @CreateBitMask, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i640 %first_processing_buffer_V, i20 %first_bit_buffer_weights_V" [FC_Layer.cpp:351->FC_Layer.cpp:451]   --->   Operation 14 'call' 'call_ln351' <Predicate = true> <Delay = 0.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln352 = store i27 0, i27 %i" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 15 'store' 'store_ln352' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln352 = store i32 0, i32 %phi_mul" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 16 'store' 'store_ln352' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 4.55>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_31, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_30, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_29, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_28, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_27, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_26, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_25, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_24, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_23, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_22, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_21, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_20, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_18, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_17, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_16, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_15, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_14, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_13, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_11, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_10, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_8, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_1 = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %p_read1"   --->   Operation 49 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_2 = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %p_read"   --->   Operation 50 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln416 = specmemcore void @_ssdm_op_SpecMemCore, i640 %first_processing_buffer_V, i64 666, i64 30, i64 1" [FC_Layer.cpp:416]   --->   Operation 51 'specmemcore' 'specmemcore_ln416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln417 = specmemcore void @_ssdm_op_SpecMemCore, i640 %second_processing_buffer_V, i64 666, i64 30, i64 1" [FC_Layer.cpp:417]   --->   Operation 52 'specmemcore' 'specmemcore_ln417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%block_num_y_cast_i = sext i28 %p_read_1"   --->   Operation 53 'sext' 'block_num_y_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%block_num_x_cast_i = sext i28 %p_read_2"   --->   Operation 54 'sext' 'block_num_x_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i640 %second_processing_buffer_V, i64 666, i64 30, i64 1"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i640 %first_processing_buffer_V, i64 666, i64 30, i64 1"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %iacts_stream, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln351 = call void @CreateBitMask, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i640 %first_processing_buffer_V, i20 %first_bit_buffer_weights_V" [FC_Layer.cpp:351->FC_Layer.cpp:451]   --->   Operation 58 'call' 'call_ln351' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 59 [1/1] (3.40ns)   --->   "%mul2_i = mul i32 %block_num_y_cast_i, i32 %block_num_x_cast_i"   --->   Operation 59 'mul' 'mul2_i' <Predicate = true> <Delay = 3.40> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.14ns)   --->   "%sub_i = add i32 %mul2_i, i32 4294967295"   --->   Operation 60 'add' 'sub_i' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln352 = br void" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 61 'br' 'br_ln352' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.14>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%phi_mul_load = load i32 %phi_mul" [FC_Layer.cpp:358->FC_Layer.cpp:451]   --->   Operation 62 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%i_2 = load i27 %i" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 63 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.14ns)   --->   "%add_ln352 = add i32 %phi_mul_load, i32 %block_num_y_cast_i" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 64 'add' 'add_ln352' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln352 = zext i27 %i_2" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 65 'zext' 'zext_ln352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.83ns)   --->   "%icmp_ln352 = icmp_slt  i28 %zext_ln352, i28 %p_read_2" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 66 'icmp' 'icmp_ln352' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.13ns)   --->   "%i_3 = add i27 %i_2, i27 1" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 67 'add' 'i_3' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln352 = br i1 %icmp_ln352, void %RunDataFlow.exit, void %.split4.i" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 68 'br' 'br_ln352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 69 'wait' 'empty' <Predicate = (icmp_ln352)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RunDataFlow_Pipeline_VITIS_LOOP_341_1, i32 %iacts_stream, i32 %IACT_TEMP_BUFFER_V"   --->   Operation 70 'call' 'call_ln0' <Predicate = (icmp_ln352)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln451 = ret" [FC_Layer.cpp:451]   --->   Operation 71 'ret' 'ret_ln451' <Predicate = (!icmp_ln352)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.46>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln352 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 72 'specloopname' 'specloopname_ln352' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RunDataFlow_Pipeline_VITIS_LOOP_341_1, i32 %iacts_stream, i32 %IACT_TEMP_BUFFER_V"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 74 [1/1] (0.46ns)   --->   "%br_ln357 = br void" [FC_Layer.cpp:357->FC_Layer.cpp:451]   --->   Operation 74 'br' 'br_ln357' <Predicate = true> <Delay = 0.46>

State 5 <SV = 4> <Delay = 5.97>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%j = phi i27 0, void %.split4.i, i27 %j_1, void"   --->   Operation 75 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln357 = zext i27 %j" [FC_Layer.cpp:357->FC_Layer.cpp:451]   --->   Operation 76 'zext' 'zext_ln357' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln357_1 = zext i27 %j" [FC_Layer.cpp:357->FC_Layer.cpp:451]   --->   Operation 77 'zext' 'zext_ln357_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln357 = trunc i27 %j" [FC_Layer.cpp:357->FC_Layer.cpp:451]   --->   Operation 78 'trunc' 'trunc_ln357' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.83ns)   --->   "%icmp_ln357 = icmp_slt  i28 %zext_ln357_1, i28 %p_read_1" [FC_Layer.cpp:357->FC_Layer.cpp:451]   --->   Operation 79 'icmp' 'icmp_ln357' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (1.13ns)   --->   "%j_1 = add i27 %j, i27 1" [FC_Layer.cpp:357->FC_Layer.cpp:451]   --->   Operation 80 'add' 'j_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln357 = br i1 %icmp_ln357, void %._crit_edge.loopexit.i, void %.split2.i" [FC_Layer.cpp:357->FC_Layer.cpp:451]   --->   Operation 81 'br' 'br_ln357' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln357 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [FC_Layer.cpp:357->FC_Layer.cpp:451]   --->   Operation 82 'specloopname' 'specloopname_ln357' <Predicate = (icmp_ln357)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.14ns)   --->   "%batch = add i32 %phi_mul_load, i32 %zext_ln357" [FC_Layer.cpp:358->FC_Layer.cpp:451]   --->   Operation 83 'add' 'batch' <Predicate = (icmp_ln357)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln358 = trunc i32 %batch" [FC_Layer.cpp:358->FC_Layer.cpp:451]   --->   Operation 84 'trunc' 'trunc_ln358' <Predicate = (icmp_ln357)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.80ns)   --->   "%icmp_ln359 = icmp_eq  i32 %batch, i32 %sub_i" [FC_Layer.cpp:359->FC_Layer.cpp:451]   --->   Operation 85 'icmp' 'icmp_ln359' <Predicate = (icmp_ln357)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln359 = br i1 %icmp_ln359, void, void" [FC_Layer.cpp:359->FC_Layer.cpp:451]   --->   Operation 86 'br' 'br_ln359' <Predicate = (icmp_ln357)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln360 = br i1 %trunc_ln358, void, void" [FC_Layer.cpp:360->FC_Layer.cpp:451]   --->   Operation 87 'br' 'br_ln360' <Predicate = (icmp_ln357 & !icmp_ln359)> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (0.50ns)   --->   "%call_ln361 = call void @CreateBitMask, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i640 %second_processing_buffer_V, i20 %second_bit_buffer_weights_V" [FC_Layer.cpp:361->FC_Layer.cpp:451]   --->   Operation 88 'call' 'call_ln361' <Predicate = (icmp_ln357 & !icmp_ln359 & !trunc_ln358)> <Delay = 0.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 89 [2/2] (3.66ns)   --->   "%call_ln362 = call void @DPEComputation, i32 %IACT_TEMP_BUFFER_V, i27 %i_2, i6 %trunc_ln357, i640 %first_processing_buffer_V, i20 %first_bit_buffer_weights_V, i32 %output_buf_V" [FC_Layer.cpp:362->FC_Layer.cpp:451]   --->   Operation 89 'call' 'call_ln362' <Predicate = (icmp_ln357 & !icmp_ln359 & !trunc_ln358)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 90 [2/2] (0.50ns)   --->   "%call_ln364 = call void @CreateBitMask, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i640 %first_processing_buffer_V, i20 %first_bit_buffer_weights_V" [FC_Layer.cpp:364->FC_Layer.cpp:451]   --->   Operation 90 'call' 'call_ln364' <Predicate = (icmp_ln357 & !icmp_ln359 & trunc_ln358)> <Delay = 0.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 91 [2/2] (3.66ns)   --->   "%call_ln365 = call void @DPEComputation, i32 %IACT_TEMP_BUFFER_V, i27 %i_2, i6 %trunc_ln357, i640 %second_processing_buffer_V, i20 %second_bit_buffer_weights_V, i32 %output_buf_V" [FC_Layer.cpp:365->FC_Layer.cpp:451]   --->   Operation 91 'call' 'call_ln365' <Predicate = (icmp_ln357 & !icmp_ln359 & trunc_ln358)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 92 [2/2] (3.66ns)   --->   "%call_ln369 = call void @DPEComputation, i32 %IACT_TEMP_BUFFER_V, i27 %i_2, i6 %trunc_ln357, i640 %second_processing_buffer_V, i20 %second_bit_buffer_weights_V, i32 %output_buf_V" [FC_Layer.cpp:369->FC_Layer.cpp:451]   --->   Operation 92 'call' 'call_ln369' <Predicate = (icmp_ln357 & icmp_ln359)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 93 [1/1] (0.46ns)   --->   "%store_ln352 = store i27 %i_3, i27 %i" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 93 'store' 'store_ln352' <Predicate = (!icmp_ln357)> <Delay = 0.46>
ST_5 : Operation 94 [1/1] (0.46ns)   --->   "%store_ln352 = store i32 %add_ln352, i32 %phi_mul" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 94 'store' 'store_ln352' <Predicate = (!icmp_ln357)> <Delay = 0.46>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!icmp_ln357)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 96 [1/2] (0.00ns)   --->   "%call_ln361 = call void @CreateBitMask, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i640 %second_processing_buffer_V, i20 %second_bit_buffer_weights_V" [FC_Layer.cpp:361->FC_Layer.cpp:451]   --->   Operation 96 'call' 'call_ln361' <Predicate = (!icmp_ln359 & !trunc_ln358)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln362 = call void @DPEComputation, i32 %IACT_TEMP_BUFFER_V, i27 %i_2, i6 %trunc_ln357, i640 %first_processing_buffer_V, i20 %first_bit_buffer_weights_V, i32 %output_buf_V" [FC_Layer.cpp:362->FC_Layer.cpp:451]   --->   Operation 97 'call' 'call_ln362' <Predicate = (!icmp_ln359 & !trunc_ln358)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln363 = br void" [FC_Layer.cpp:363->FC_Layer.cpp:451]   --->   Operation 98 'br' 'br_ln363' <Predicate = (!icmp_ln359 & !trunc_ln358)> <Delay = 0.00>
ST_6 : Operation 99 [1/2] (0.00ns)   --->   "%call_ln364 = call void @CreateBitMask, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i640 %first_processing_buffer_V, i20 %first_bit_buffer_weights_V" [FC_Layer.cpp:364->FC_Layer.cpp:451]   --->   Operation 99 'call' 'call_ln364' <Predicate = (!icmp_ln359 & trunc_ln358)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln365 = call void @DPEComputation, i32 %IACT_TEMP_BUFFER_V, i27 %i_2, i6 %trunc_ln357, i640 %second_processing_buffer_V, i20 %second_bit_buffer_weights_V, i32 %output_buf_V" [FC_Layer.cpp:365->FC_Layer.cpp:451]   --->   Operation 100 'call' 'call_ln365' <Predicate = (!icmp_ln359 & trunc_ln358)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!icmp_ln359 & trunc_ln358)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln367 = br void" [FC_Layer.cpp:367->FC_Layer.cpp:451]   --->   Operation 102 'br' 'br_ln367' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_6 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln369 = call void @DPEComputation, i32 %IACT_TEMP_BUFFER_V, i27 %i_2, i6 %trunc_ln357, i640 %second_processing_buffer_V, i20 %second_bit_buffer_weights_V, i32 %output_buf_V" [FC_Layer.cpp:369->FC_Layer.cpp:451]   --->   Operation 103 'call' 'call_ln369' <Predicate = (icmp_ln359)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 104 'br' 'br_ln0' <Predicate = (icmp_ln359)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 105 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.502ns
The critical path consists of the following:
	'alloca' operation ('first_processing_buffer.V', FC_Layer.cpp:415) [74]  (0 ns)
	'call' operation ('call_ln351', FC_Layer.cpp:351->FC_Layer.cpp:451) to 'CreateBitMask' [85]  (0.502 ns)

 <State 2>: 4.55ns
The critical path consists of the following:
	wire read operation ('p_read_1') on port 'p_read1' [71]  (0 ns)
	'mul' operation ('mul2_i') [86]  (3.41 ns)
	'add' operation ('sub_i') [87]  (1.14 ns)

 <State 3>: 1.14ns
The critical path consists of the following:
	'load' operation ('phi_mul_load', FC_Layer.cpp:358->FC_Layer.cpp:451) on local variable 'phi_mul' [92]  (0 ns)
	'add' operation ('add_ln352', FC_Layer.cpp:352->FC_Layer.cpp:451) [94]  (1.14 ns)

 <State 4>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', FC_Layer.cpp:357->FC_Layer.cpp:451) [105]  (0.46 ns)

 <State 5>: 5.97ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', FC_Layer.cpp:357->FC_Layer.cpp:451) [105]  (0 ns)
	'call' operation ('call_ln369', FC_Layer.cpp:369->FC_Layer.cpp:451) to 'DPEComputation' [131]  (3.67 ns)
	blocking operation 2.31 ns on control path)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
