[00000.000000] 
[00000.000009]  /----------------------------------------------------------------------------\
[00000.000010]  |  yosys -- Yosys Open SYnthesis Suite                                       |
[00000.000010]  |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
[00000.000011]  |  Distributed under an ISC-like license, type "license" to see terms        |
[00000.000011]  \----------------------------------------------------------------------------/
[00000.000012]  Yosys 0.59+134 (git sha1 34fa8a4ff, clang++ 17.0.0 -fPIC -O3)
[00000.000376] 
[00000.000380] -- Running command `read_json "/Users/jiaheng/FDU_files/Tao_group/partition_with_cycle_detection/Implement/Parallelized Technology Mapping to General PLBs by Adaptive Circuit Partitioning/yosys_profile/current.json"; opt_clean; write_json "/Users/jiaheng/FDU_files/Tao_group/partition_with_cycle_detection/Implement/Parallelized Technology Mapping to General PLBs by Adaptive Circuit Partitioning/yosys_profile/current.json"' --
[00000.000386] 
[00000.000388] 1. Executing JSON frontend.
[00004.859391] Importing module top from JSON tree.
[00007.362646] 
[00007.362651] 2. Executing OPT_CLEAN pass (remove unused cells and wires).
[00007.363680] Finding unused cells or wires in module \top..
[00008.990426] Removed 0 unused cells and 214335 unused wires.
[00009.294761] <suppressed ~1 debug messages>
[00009.486299] 
[00009.486304] 3. Executing JSON backend.

End of script. Logfile hash: aa1e39591e, CPU: user 11.85s system 0.79s, MEM: 4794.78 MB peak
Yosys 0.59+134 (git sha1 34fa8a4ff, clang++ 17.0.0 -fPIC -O3)
Time spent:
   59%     2 calls    7.361 sec read_json
   23%     2 calls    2.986 sec write_json
   15%     1 calls    1.930 sec opt_clean
    1%     1 calls    0.173 sec id_gc
