[2025-09-17 00:23:15] START suite=qualcomm_srv trace=srv200_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv200_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 3336828 heartbeat IPC: 2.997 cumulative IPC: 2.997 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 6154854 heartbeat IPC: 3.549 cumulative IPC: 3.249 (Simulation time: 00 hr 01 min 22 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 6154854 cumulative IPC: 3.249 (Simulation time: 00 hr 01 min 22 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 6154854 cumulative IPC: 3.249 (Simulation time: 00 hr 01 min 22 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 11747127 heartbeat IPC: 1.788 cumulative IPC: 1.788 (Simulation time: 00 hr 02 min 14 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 40000005 cycles: 17790683 heartbeat IPC: 1.655 cumulative IPC: 1.719 (Simulation time: 00 hr 03 min 09 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 23498573 heartbeat IPC: 1.752 cumulative IPC: 1.73 (Simulation time: 00 hr 04 min 06 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 29179207 heartbeat IPC: 1.76 cumulative IPC: 1.737 (Simulation time: 00 hr 04 min 58 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 35068274 heartbeat IPC: 1.698 cumulative IPC: 1.729 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 40629654 heartbeat IPC: 1.798 cumulative IPC: 1.74 (Simulation time: 00 hr 06 min 42 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 46350496 heartbeat IPC: 1.748 cumulative IPC: 1.741 (Simulation time: 00 hr 07 min 37 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 51986868 heartbeat IPC: 1.774 cumulative IPC: 1.746 (Simulation time: 00 hr 08 min 32 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv200_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000021 cycles: 57604035 heartbeat IPC: 1.78 cumulative IPC: 1.749 (Simulation time: 00 hr 09 min 28 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 56888125 cumulative IPC: 1.758 (Simulation time: 00 hr 10 min 23 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 56888125 cumulative IPC: 1.758 (Simulation time: 00 hr 10 min 23 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv200_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.758 instructions: 100000003 cycles: 56888125
CPU 0 Branch Prediction Accuracy: 96.93% MPKI: 5.609 Average ROB Occupancy at Mispredict: 83.87
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00158
BRANCH_INDIRECT: 0.00693
BRANCH_CONDITIONAL: 5.592
BRANCH_DIRECT_CALL: 0.00421
BRANCH_INDIRECT_CALL: 0.00164
BRANCH_RETURN: 0.00269


====Backend Stall Breakdown====
ROB_STALL: 733023
LQ_STALL: 0
SQ_STALL: 1261347


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 127.95773
REPLAY_LOAD: 91.320755
NON_REPLAY_LOAD: 27.158728

== Total ==
ADDR_TRANS: 160459
REPLAY_LOAD: 140360
NON_REPLAY_LOAD: 432204

== Counts ==
ADDR_TRANS: 1254
REPLAY_LOAD: 1537
NON_REPLAY_LOAD: 15914

cpu0->cpu0_STLB TOTAL        ACCESS:     949487 HIT:     906475 MISS:      43012 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     949487 HIT:     906475 MISS:      43012 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 178.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     694843 HIT:     384707 MISS:     310136 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     458126 HIT:     280635 MISS:     177491 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      58350 HIT:       5903 MISS:      52447 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      81508 HIT:      80661 MISS:        847 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      96859 HIT:      17508 MISS:      79351 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 89.81 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15031479 HIT:   14631684 MISS:     399795 MSHR_MERGE:     124749
cpu0->cpu0_L1I LOAD         ACCESS:   15031479 HIT:   14631684 MISS:     399795 MSHR_MERGE:     124749
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.7 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27380414 HIT:   26597982 MISS:     782432 MSHR_MERGE:     444142
cpu0->cpu0_L1D LOAD         ACCESS:   15245215 HIT:   14867467 MISS:     377748 MSHR_MERGE:     194667
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12031770 HIT:   11724219 MISS:     307551 MSHR_MERGE:     249201
cpu0->cpu0_L1D TRANSLATION  ACCESS:     103429 HIT:       6296 MISS:      97133 MSHR_MERGE:        274
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 87.94 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12841142 HIT:   12739652 MISS:     101490 MSHR_MERGE:      58281
cpu0->cpu0_ITLB LOAD         ACCESS:   12841142 HIT:   12739652 MISS:     101490 MSHR_MERGE:      58281
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.93 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25251077 HIT:   23927881 MISS:    1323196 MSHR_MERGE:     416918
cpu0->cpu0_DTLB LOAD         ACCESS:   25251077 HIT:   23927881 MISS:    1323196 MSHR_MERGE:     416918
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 12.97 cycles
cpu0->LLC TOTAL        ACCESS:     381777 HIT:     166439 MISS:     215338 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     177491 HIT:      47943 MISS:     129548 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      52447 HIT:      16684 MISS:      35763 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      72488 HIT:      72204 MISS:        284 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      79351 HIT:      29608 MISS:      49743 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.71 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5046
  ROW_BUFFER_MISS:     209942
  AVG DBUS CONGESTED CYCLE: 6.641
Channel 0 WQ ROW_BUFFER_HIT:       9902
  ROW_BUFFER_MISS:      40198
  FULL:          0
Channel 0 REFRESHES ISSUED:       4741

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1038536        10154         7813        25508
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          252          428         2881         7740
  STLB miss resolved @ L2C                0          520         2591         5437        22394
  STLB miss resolved @ LLC                0          880         4444         5566        25440
  STLB miss resolved @ MEM                0         1166         7829        17261        45535

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27786         2106        49488         2783         1231
---------------------------------------------------------------
  STLB miss resolved @ L1D               35            5           49          603          337
  STLB miss resolved @ L2C               12           31           31          135           70
  STLB miss resolved @ LLC               45           22          140         1709          438
  STLB miss resolved @ MEM               27            5           75         1060          905
[2025-09-17 00:33:39] END   suite=qualcomm_srv trace=srv200_ap (rc=0)
