

================================================================
== Vitis HLS Report for 'MatStream2AxiStream'
================================================================
* Date:           Thu Mar 25 15:01:45 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_down_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.329 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        4|  2073603| 26.668 ns | 13.825 ms |    4|  2073603|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- MMIterOutRow_MMIterOutCol  |        1|  2073600|         2|          1|          1| 1 ~ 2073600 |    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+-------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_0 = alloca i32"   --->   Operation 6 'alloca' 'p_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%rows_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %rows" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1233]   --->   Operation 7 'read' 'rows_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (1.83ns)   --->   "%cols_bound_per_npc_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %cols_bound_per_npc" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1234]   --->   Operation 8 'read' 'cols_bound_per_npc_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.67ns)   --->   "%store_ln1241 = store i32, i32 %p_0" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1241->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 9 'store' 'store_ln1241' <Predicate = true> <Delay = 0.67>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%last_blk_width_read = read i4 @_ssdm_op_Read.ap_auto.volatile.i4P, i4 %last_blk_width" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1231->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 10 'read' 'last_blk_width_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pyr1_out_mat_432, void @empty_20, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata1, void @empty_20, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_bound_per_npc, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pyr1_out_mat_432, void @empty_20, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata1, void @empty_20, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.01ns)   --->   "%sub_i = add i32 %cols_bound_per_npc_1, i32" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1234]   --->   Operation 17 'add' 'sub_i' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1231 = zext i32 %rows_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1231->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 18 'zext' 'zext_ln1231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1231_1 = zext i32 %cols_bound_per_npc_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1231->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 19 'zext' 'zext_ln1231_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (3.42ns)   --->   "%mul_ln1231 = mul i64 %zext_ln1231_1, i64 %zext_ln1231" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1231->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 20 'mul' 'mul_ln1231' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.65ns)   --->   "%br_ln1241 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1241->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 21 'br' 'br_ln1241' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 3.93>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64, void %entry, i64 %add_ln1241, void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1241->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 22 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%j = phi i31, void %entry, i31 %j_2, void"   --->   Operation 23 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty = phi i6, void %entry, i6 %add_ln216, void"   --->   Operation 24 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1246 = zext i31 %j" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1246->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 25 'zext' 'zext_ln1246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.99ns)   --->   "%icmp_ln1246 = icmp_slt  i32 %zext_ln1246, i32 %cols_bound_per_npc_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1246->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 26 'icmp' 'icmp_ln1246' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.13ns)   --->   "%icmp_ln1241 = icmp_eq  i64 %indvar_flatten, i64 %mul_ln1231" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1241->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 27 'icmp' 'icmp_ln1241' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.08ns)   --->   "%add_ln1241 = add i64 %indvar_flatten, i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1241->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 28 'add' 'add_ln1241' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln1241 = br i1 %icmp_ln1241, void %._crit_edge.loopexit.i, void %._crit_edge252.loopexit.i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1241->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 29 'br' 'br_ln1241' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node bLast)   --->   "%select_ln1238 = select i1 %icmp_ln1246, i31 %j, i31" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1238->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 30 'select' 'select_ln1238' <Predicate = (!icmp_ln1241)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node bLast)   --->   "%zext_ln1239 = zext i31 %select_ln1238" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1239->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 31 'zext' 'zext_ln1239' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.99ns) (out node of the LUT)   --->   "%bLast = icmp_eq  i32 %zext_ln1239, i32 %sub_i" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1252->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 32 'icmp' 'bLast' <Predicate = (!icmp_ln1241)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.39ns)   --->   "%xf_bits_per_clock = select i1 %bLast, i4 %last_blk_width_read, i4" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1263->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 33 'select' 'xf_bits_per_clock' <Predicate = (!icmp_ln1241)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1253 = zext i4 %xf_bits_per_clock" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1253->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 34 'zext' 'zext_ln1253' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.78ns)   --->   "%sub_ln1258 = sub i6, i6 %zext_ln1253" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1258->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 35 'sub' 'sub_ln1258' <Predicate = (!icmp_ln1241)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.78ns)   --->   "%icmp_ln882 = icmp_ult  i6 %empty, i6 %sub_ln1258"   --->   Operation 36 'icmp' 'icmp_ln882' <Predicate = (!icmp_ln1241)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln1258 = br i1 %icmp_ln882, void %_ifconv, void %._crit_edge.loopexit.i._crit_edge" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1258->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 37 'br' 'br_ln1258' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2, i4 %xf_bits_per_clock"   --->   Operation 38 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.65ns)   --->   "%br_ln0 = br void"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.65>
ST_3 : Operation 40 [1/1] (0.65ns)   --->   "%br_ln1258 = br void" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1258->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 40 'br' 'br_ln1258' <Predicate = (!icmp_ln1241 & icmp_ln882)> <Delay = 0.65>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln216)   --->   "%conv_i9_i_i4_pn_i = phi i6 %or_ln, void %_ifconv, i6 %zext_ln1253, void %._crit_edge.loopexit.i._crit_edge"   --->   Operation 41 'phi' 'conv_i9_i_i4_pn_i' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln216 = add i6 %conv_i9_i_i4_pn_i, i6 %empty"   --->   Operation 42 'add' 'add_ln216' <Predicate = (!icmp_ln1241)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.00ns)   --->   "%add_ln1246 = add i31 %j, i31" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1246->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 43 'add' 'add_ln1246' <Predicate = (!icmp_ln1241)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.41ns)   --->   "%j_2 = select i1 %icmp_ln1246, i31 %add_ln1246, i31" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1246->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 44 'select' 'j_2' <Predicate = (!icmp_ln1241)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 45 'br' 'br_ln0' <Predicate = (!icmp_ln1241)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.32>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%p_0_load = load i32 %p_0, void %store_ln1241"   --->   Operation 46 'load' 'p_0_load' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MMIterOutRow_MMIterOutCol_str"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln1239 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1239->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 49 'specpipeline' 'specpipeline_ln1239' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln1239 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1239->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 50 'specloopname' 'specloopname_ln1239' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.75ns)   --->   "%pyr1_out_mat_432_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %pyr1_out_mat_432" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'read' 'pyr1_out_mat_432_read' <Predicate = (!icmp_ln1241)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1920> <FIFO>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i8 %pyr1_out_mat_432_read"   --->   Operation 52 'zext' 'zext_ln211' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%zext_ln550 = zext i6 %empty"   --->   Operation 53 'zext' 'zext_ln550' <Predicate = (!icmp_ln1241)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln1353)   --->   "%shl_ln785 = shl i32 %zext_ln211, i32 %zext_ln550"   --->   Operation 54 'shl' 'shl_ln785' <Predicate = (!icmp_ln1241)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.74ns) (out node of the LUT)   --->   "%or_ln1353 = or i32 %shl_ln785, i32 %p_0_load"   --->   Operation 55 'or' 'or_ln1353' <Predicate = (!icmp_ln1241)> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %ldata1, i32 %or_ln1353" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 56 'write' 'write_ln167' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1351 = zext i6 %empty"   --->   Operation 57 'zext' 'zext_ln1351' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.77ns)   --->   "%p_Val2_s = sub i7, i7 %zext_ln1351"   --->   Operation 58 'sub' 'p_Val2_s' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln791 = trunc i7 %p_Val2_s"   --->   Operation 59 'trunc' 'trunc_ln791' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %p_Val2_s, i32"   --->   Operation 60 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%sext_ln455 = sext i7 %p_Val2_s"   --->   Operation 61 'sext' 'sext_ln455' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.78ns)   --->   "%sub_ln550 = sub i5, i5 %trunc_ln791"   --->   Operation 62 'sub' 'sub_ln550' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%zext_ln785 = zext i5 %sub_ln550"   --->   Operation 63 'zext' 'zext_ln785' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%shl_ln785_1 = shl i32 %zext_ln211, i32 %zext_ln785"   --->   Operation 64 'shl' 'shl_ln785_1' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln791)   --->   "%lshr_ln803 = lshr i32 %zext_ln211, i32 %sext_ln455"   --->   Operation 65 'lshr' 'lshr_ln803' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.74ns) (out node of the LUT)   --->   "%select_ln791 = select i1 %p_Result_s, i32 %shl_ln785_1, i32 %lshr_ln803"   --->   Operation 66 'select' 'select_ln791' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.74> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.67ns)   --->   "%store_ln791 = store i32 %select_ln791, i32 %p_0, void %store_ln1241, i32 %p_0_load"   --->   Operation 67 'store' 'store_ln791' <Predicate = (!icmp_ln1241 & !icmp_ln882)> <Delay = 0.67>
ST_4 : Operation 68 [1/1] (0.67ns)   --->   "%store_ln1258 = store i32 %or_ln1353, i32 %p_0, void %store_ln1241, i32 %p_0_load" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1258->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 68 'store' 'store_ln1258' <Predicate = (!icmp_ln1241 & icmp_ln882)> <Delay = 0.67>

State 5 <SV = 3> <Delay = 2.97>
ST_5 : Operation 69 [1/1] (0.78ns)   --->   "%icmp_ln878 = icmp_eq  i6 %empty, i6"   --->   Operation 69 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln1269 = br i1 %icmp_ln878, void, void %.exit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1269->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 70 'br' 'br_ln1269' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%p_0_load_1 = load i32 %p_0, void %store_ln1241" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 71 'load' 'p_0_load_1' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %ldata1, i32 %p_0_load_1" [/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 72 'write' 'write_ln167' <Predicate = (!icmp_ln878)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln1271 = br void %.exit" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1271->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 73 'br' 'br_ln1271' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln1281 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281]   --->   Operation 74 'ret' 'ret_ln1281' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.67ns, clock uncertainty: 1.8ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	fifo read on port 'rows' (/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1233) [12]  (1.84 ns)

 <State 2>: 3.42ns
The critical path consists of the following:
	'mul' operation ('mul_ln1231', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1231->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281) [19]  (3.42 ns)

 <State 3>: 3.94ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1246->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281) [24]  (0 ns)
	'icmp' operation ('icmp_ln1246', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1246->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281) [27]  (0.991 ns)
	'select' operation ('select_ln1238', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1238->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281) [35]  (0 ns)
	'icmp' operation ('bLast', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1252->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281) [39]  (0.991 ns)
	'select' operation ('i_op', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1263->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281) [40]  (0.391 ns)
	'sub' operation ('op2', /tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1258->/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1281) [47]  (0.781 ns)
	'icmp' operation ('icmp_ln882') [48]  (0.785 ns)

 <State 4>: 4.33ns
The critical path consists of the following:
	fifo read on port 'pyr1_out_mat_432' (/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [42]  (1.75 ns)
	'shl' operation ('shl_ln785') [45]  (0 ns)
	'or' operation ('or_ln1353') [46]  (0.741 ns)
	fifo write on port 'ldata1' (/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [51]  (1.84 ns)

 <State 5>: 2.97ns
The critical path consists of the following:
	'load' operation ('p_0_load_1', /tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) on local variable 'p_0' [78]  (0 ns)
	fifo write on port 'ldata1' (/tools/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [79]  (1.84 ns)
	blocking operation 1.14 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
