# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../MiniProject.srcs/sources_1/new/FullAdd_oneBit.v" \
"../../../../MiniProject.srcs/sources_1/new/FullAddr_32.v" \
"../../../../MiniProject.srcs/sources_1/new/mult_32.v" \
"../../../../MiniProject.srcs/sources_1/new/testALU.v" \
"../../../../MiniProject.srcs/sim_1/new/tb_ALUTest.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
