###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-5)
#  Generated on:      Thu Nov 21 11:15:34 2013
#  Command:           report_timing -net -format {instance arc cell slew net...
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   outB[9]     (v) checked with  leading edge of 'CLK'
Beginpoint: addressB[4] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 3.50000
= Required Time               2.70000
- Arrival Time                2.61780
= Slack Time                  0.08220
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +----------------------------------------------------------------------------------------------------------------+ 
     |   Instance    |      Arc      |   Cell    |  Slew   |      Net      |    Arc     |  Load   |  Delay  | Arrival | 
     |               |               |           |         |               | Annotation |         |         |  Time   | 
     |---------------+---------------+-----------+---------+---------------+------------+---------+---------+---------| 
     |               | addressB[4] v |           | 1.00000 | addressB[4]   |            | 0.00861 |         | 0.80000 | 
     | U1119         |               | AND2_X1   | 1.00000 | addressB[4]   |            | 0.00861 | 0.00060 | 0.80060 | 
     | U1119         | A1 v -> ZN v  | AND2_X1   | 0.05860 | n878          |            | 0.00198 | 0.45350 | 1.25410 | 
     | U1118         |               | AND2_X1   | 0.05860 | n878          |            | 0.00198 | 0.00000 | 1.25410 | 
     | U1118         | A1 v -> ZN v  | AND2_X1   | 0.06580 | n873          |            | 0.00882 | 0.14480 | 1.39890 | 
     | U1110         |               | NAND2_X1  | 0.06580 | n873          |            | 0.00882 | 0.00020 | 1.39910 | 
     | U1110         | A1 v -> ZN ^  | NAND2_X1  | 0.06020 | n568          |            | 0.00104 | 0.06420 | 1.46330 | 
     | FE_OFC74_n568 |               | BUF_X1    | 0.06020 | n568          |            | 0.00104 | 0.00000 | 1.46330 | 
     | FE_OFC74_n568 | A ^ -> Z ^    | BUF_X1    | 0.26880 | FE_OFN74_n568 |            | 0.03206 | 0.33880 | 1.80210 | 
     | U820          |               | OAI221_X1 | 0.26880 | FE_OFN74_n568 |            | 0.03206 | 0.00200 | 1.80410 | 
     | U820          | B2 ^ -> ZN v  | OAI221_X1 | 0.09200 | n567          |            | 0.00397 | 0.17480 | 1.97890 | 
     | U819          |               | NOR4_X1   | 0.09200 | n567          |            | 0.00397 | 0.00020 | 1.97910 | 
     | U819          | A4 v -> ZN ^  | NOR4_X1   | 0.27840 | n563          |            | 0.00462 | 0.47440 | 2.45350 | 
     | U818          |               | NAND2_X1  | 0.27840 | n563          |            | 0.00462 | 0.00040 | 2.45390 | 
     | U818          | A2 ^ -> ZN v  | NAND2_X1  | 0.08870 | outB[9]       |            | 0.00935 | 0.16300 | 2.61690 | 
     |               |               | RegFile   | 0.08870 | outB[9]       |            | 0.00935 | 0.00090 | 2.61780 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   outB[9]     (v) checked with  leading edge of 'CLK'
Beginpoint: addressB[4] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 3.50000
= Required Time               2.70000
- Arrival Time                2.61140
= Slack Time                  0.08860
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +----------------------------------------------------------------------------------------------------------------+ 
     |   Instance    |      Arc      |   Cell    |  Slew   |      Net      |    Arc     |  Load   |  Delay  | Arrival | 
     |               |               |           |         |               | Annotation |         |         |  Time   | 
     |---------------+---------------+-----------+---------+---------------+------------+---------+---------+---------| 
     |               | addressB[4] v |           | 1.00000 | addressB[4]   |            | 0.00861 |         | 0.80000 | 
     | U1119         |               | AND2_X1   | 1.00000 | addressB[4]   |            | 0.00861 | 0.00060 | 0.80060 | 
     | U1119         | A1 v -> ZN v  | AND2_X1   | 0.05860 | n878          |            | 0.00198 | 0.45350 | 1.25410 | 
     | U1118         |               | AND2_X1   | 0.05860 | n878          |            | 0.00198 | 0.00000 | 1.25410 | 
     | U1118         | A1 v -> ZN v  | AND2_X1   | 0.06580 | n873          |            | 0.00882 | 0.14480 | 1.39890 | 
     | U1117         |               | NAND2_X1  | 0.06580 | n873          |            | 0.00882 | 0.00030 | 1.39920 | 
     | U1117         | A1 v -> ZN ^  | NAND2_X1  | 0.06230 | n573          |            | 0.00130 | 0.06710 | 1.46630 | 
     | FE_OFC72_n573 |               | BUF_X1    | 0.06230 | n573          |            | 0.00130 | 0.00000 | 1.46630 | 
     | FE_OFC72_n573 | A ^ -> Z ^    | BUF_X1    | 0.28900 | FE_OFN72_n573 |            | 0.03455 | 0.36060 | 1.82690 | 
     | U822          |               | OAI221_X1 | 0.28900 | FE_OFN72_n573 |            | 0.03455 | 0.00350 | 1.83040 | 
     | U822          | B2 ^ -> ZN v  | OAI221_X1 | 0.08470 | n566          |            | 0.00221 | 0.16140 | 1.99180 | 
     | U819          |               | NOR4_X1   | 0.08470 | n566          |            | 0.00221 | 0.00010 | 1.99190 | 
     | U819          | A3 v -> ZN ^  | NOR4_X1   | 0.27840 | n563          |            | 0.00462 | 0.45520 | 2.44710 | 
     | U818          |               | NAND2_X1  | 0.27840 | n563          |            | 0.00462 | 0.00040 | 2.44750 | 
     | U818          | A2 ^ -> ZN v  | NAND2_X1  | 0.08870 | outB[9]       |            | 0.00935 | 0.16300 | 2.61050 | 
     |               |               | RegFile   | 0.08870 | outB[9]       |            | 0.00935 | 0.00090 | 2.61140 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   outB[9]     (v) checked with  leading edge of 'CLK'
Beginpoint: addressB[2] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 3.50000
= Required Time               2.70000
- Arrival Time                2.61070
= Slack Time                  0.08930
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +----------------------------------------------------------------------------------------------------------------+ 
     |   Instance    |      Arc      |   Cell    |  Slew   |      Net      |    Arc     |  Load   |  Delay  | Arrival | 
     |               |               |           |         |               | Annotation |         |         |  Time   | 
     |---------------+---------------+-----------+---------+---------------+------------+---------+---------+---------| 
     |               | addressB[2] v |           | 1.00000 | addressB[2]   |            | 0.00965 |         | 0.80000 | 
     | U1170         |               | INV_X1    | 1.00000 | addressB[2]   |            | 0.00965 | 0.00070 | 0.80070 | 
     | U1170         | A v -> ZN ^   | INV_X1    | 0.22340 | n900          |            | 0.00514 | 0.41340 | 1.21410 | 
     | U1169         |               | NOR2_X2   | 0.22340 | n900          |            | 0.00514 | 0.00010 | 1.21420 | 
     | U1169         | A1 ^ -> ZN v  | NOR2_X2   | 0.20970 | n877          |            | 0.01950 | 0.11340 | 1.32760 | 
     | U1117         |               | NAND2_X1  | 0.20970 | n877          |            | 0.01950 | 0.00100 | 1.32860 | 
     | U1117         | A2 v -> ZN ^  | NAND2_X1  | 0.06230 | n573          |            | 0.00130 | 0.13700 | 1.46560 | 
     | FE_OFC72_n573 |               | BUF_X1    | 0.06230 | n573          |            | 0.00130 | 0.00000 | 1.46560 | 
     | FE_OFC72_n573 | A ^ -> Z ^    | BUF_X1    | 0.28900 | FE_OFN72_n573 |            | 0.03455 | 0.36060 | 1.82620 | 
     | U822          |               | OAI221_X1 | 0.28900 | FE_OFN72_n573 |            | 0.03455 | 0.00350 | 1.82970 | 
     | U822          | B2 ^ -> ZN v  | OAI221_X1 | 0.08470 | n566          |            | 0.00221 | 0.16140 | 1.99110 | 
     | U819          |               | NOR4_X1   | 0.08470 | n566          |            | 0.00221 | 0.00010 | 1.99120 | 
     | U819          | A3 v -> ZN ^  | NOR4_X1   | 0.27840 | n563          |            | 0.00462 | 0.45520 | 2.44640 | 
     | U818          |               | NAND2_X1  | 0.27840 | n563          |            | 0.00462 | 0.00040 | 2.44680 | 
     | U818          | A2 ^ -> ZN v  | NAND2_X1  | 0.08870 | outB[9]       |            | 0.00935 | 0.16300 | 2.60980 | 
     |               |               | RegFile   | 0.08870 | outB[9]       |            | 0.00935 | 0.00090 | 2.61070 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   outB[9]     (v) checked with  leading edge of 'CLK'
Beginpoint: addressB[4] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 3.50000
= Required Time               2.70000
- Arrival Time                2.60440
= Slack Time                  0.09560
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +----------------------------------------------------------------------------------------------------------------+ 
     |   Instance    |      Arc      |   Cell    |  Slew   |      Net      |    Arc     |  Load   |  Delay  | Arrival | 
     |               |               |           |         |               | Annotation |         |         |  Time   | 
     |---------------+---------------+-----------+---------+---------------+------------+---------+---------+---------| 
     |               | addressB[4] v |           | 1.00000 | addressB[4]   |            | 0.00861 |         | 0.80000 | 
     | U1119         |               | AND2_X1   | 1.00000 | addressB[4]   |            | 0.00861 | 0.00060 | 0.80060 | 
     | U1119         | A1 v -> ZN v  | AND2_X1   | 0.05860 | n878          |            | 0.00198 | 0.45350 | 1.25410 | 
     | U1118         |               | AND2_X1   | 0.05860 | n878          |            | 0.00198 | 0.00000 | 1.25410 | 
     | U1118         | A1 v -> ZN v  | AND2_X1   | 0.06580 | n873          |            | 0.00882 | 0.14480 | 1.39890 | 
     | U1110         |               | NAND2_X1  | 0.06580 | n873          |            | 0.00882 | 0.00020 | 1.39910 | 
     | U1110         | A1 v -> ZN ^  | NAND2_X1  | 0.06020 | n568          |            | 0.00104 | 0.06420 | 1.46330 | 
     | FE_OFC74_n568 |               | BUF_X1    | 0.06020 | n568          |            | 0.00104 | 0.00000 | 1.46330 | 
     | FE_OFC74_n568 | A ^ -> Z ^    | BUF_X1    | 0.26880 | FE_OFN74_n568 |            | 0.03206 | 0.33880 | 1.80210 | 
     | U820          |               | OAI221_X1 | 0.26880 | FE_OFN74_n568 |            | 0.03206 | 0.00200 | 1.80410 | 
     | U820          | B2 ^ -> ZN v  | OAI221_X1 | 0.09200 | n567          |            | 0.00397 | 0.16140 | 1.96550 | 
     | U819          |               | NOR4_X1   | 0.09200 | n567          |            | 0.00397 | 0.00020 | 1.96570 | 
     | U819          | A4 v -> ZN ^  | NOR4_X1   | 0.27840 | n563          |            | 0.00462 | 0.47440 | 2.44010 | 
     | U818          |               | NAND2_X1  | 0.27840 | n563          |            | 0.00462 | 0.00040 | 2.44050 | 
     | U818          | A2 ^ -> ZN v  | NAND2_X1  | 0.08870 | outB[9]       |            | 0.00935 | 0.16300 | 2.60350 | 
     |               |               | RegFile   | 0.08870 | outB[9]       |            | 0.00935 | 0.00090 | 2.60440 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   outB[9]     (v) checked with  leading edge of 'CLK'
Beginpoint: addressB[3] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 3.50000
= Required Time               2.70000
- Arrival Time                2.60250
= Slack Time                  0.09750
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +----------------------------------------------------------------------------------------------------------------+ 
     |   Instance    |      Arc      |   Cell    |  Slew   |      Net      |    Arc     |  Load   |  Delay  | Arrival | 
     |               |               |           |         |               | Annotation |         |         |  Time   | 
     |---------------+---------------+-----------+---------+---------------+------------+---------+---------+---------| 
     |               | addressB[3] v |           | 1.00000 | addressB[3]   |            | 0.00764 |         | 0.80000 | 
     | U1134         |               | AND2_X1   | 1.00000 | addressB[3]   |            | 0.00764 | 0.00050 | 0.80050 | 
     | U1134         | A2 v -> ZN v  | AND2_X1   | 0.05910 | n885          |            | 0.00224 | 0.48760 | 1.28810 | 
     | U1133         |               | AND2_X1   | 0.05910 | n885          |            | 0.00224 | 0.00000 | 1.28810 | 
     | U1133         | A2 v -> ZN v  | AND2_X1   | 0.07000 | n883          |            | 0.01004 | 0.15830 | 1.44640 | 
     | U1125         |               | NAND2_X1  | 0.07000 | n883          |            | 0.01004 | 0.00050 | 1.44690 | 
     | U1125         | A2 v -> ZN ^  | NAND2_X1  | 0.05980 | n578          |            | 0.00099 | 0.07570 | 1.52260 | 
     | FE_OFC66_n578 |               | BUF_X1    | 0.05980 | n578          |            | 0.00099 | 0.00000 | 1.52260 | 
     | FE_OFC66_n578 | A ^ -> Z ^    | BUF_X1    | 0.26760 | FE_OFN66_n578 |            | 0.03190 | 0.33730 | 1.85990 | 
     | U824          |               | OAI221_X1 | 0.26760 | FE_OFN66_n578 |            | 0.03190 | 0.00240 | 1.86230 | 
     | U824          | B2 ^ -> ZN v  | OAI221_X1 | 0.08480 | n565          |            | 0.00270 | 0.16210 | 2.02440 | 
     | U819          |               | NOR4_X1   | 0.08480 | n565          |            | 0.00270 | 0.00010 | 2.02450 | 
     | U819          | A2 v -> ZN ^  | NOR4_X1   | 0.27840 | n563          |            | 0.00462 | 0.41370 | 2.43820 | 
     | U818          |               | NAND2_X1  | 0.27840 | n563          |            | 0.00462 | 0.00040 | 2.43860 | 
     | U818          | A2 ^ -> ZN v  | NAND2_X1  | 0.08870 | outB[9]       |            | 0.00935 | 0.16300 | 2.60160 | 
     |               |               | RegFile   | 0.08870 | outB[9]       |            | 0.00935 | 0.00090 | 2.60250 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   outB[9]     (v) checked with  leading edge of 'CLK'
Beginpoint: addressB[4] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 3.50000
= Required Time               2.70000
- Arrival Time                2.59990
= Slack Time                  0.10010
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +----------------------------------------------------------------------------------------------------------------+ 
     |   Instance    |      Arc      |   Cell    |  Slew   |      Net      |    Arc     |  Load   |  Delay  | Arrival | 
     |               |               |           |         |               | Annotation |         |         |  Time   | 
     |---------------+---------------+-----------+---------+---------------+------------+---------+---------+---------| 
     |               | addressB[4] v |           | 1.00000 | addressB[4]   |            | 0.00861 |         | 0.80000 | 
     | U1119         |               | AND2_X1   | 1.00000 | addressB[4]   |            | 0.00861 | 0.00060 | 0.80060 | 
     | U1119         | A1 v -> ZN v  | AND2_X1   | 0.05860 | n878          |            | 0.00198 | 0.45350 | 1.25410 | 
     | U1118         |               | AND2_X1   | 0.05860 | n878          |            | 0.00198 | 0.00000 | 1.25410 | 
     | U1118         | A1 v -> ZN v  | AND2_X1   | 0.06580 | n873          |            | 0.00882 | 0.14480 | 1.39890 | 
     | U1110         |               | NAND2_X1  | 0.06580 | n873          |            | 0.00882 | 0.00020 | 1.39910 | 
     | U1110         | A1 v -> ZN ^  | NAND2_X1  | 0.06020 | n568          |            | 0.00104 | 0.06420 | 1.46330 | 
     | FE_OFC74_n568 |               | BUF_X1    | 0.06020 | n568          |            | 0.00104 | 0.00000 | 1.46330 | 
     | FE_OFC74_n568 | A ^ -> Z ^    | BUF_X1    | 0.26880 | FE_OFN74_n568 |            | 0.03206 | 0.33880 | 1.80210 | 
     | U820          |               | OAI221_X1 | 0.26880 | FE_OFN74_n568 |            | 0.03206 | 0.00200 | 1.80410 | 
     | U820          | B2 ^ -> ZN v  | OAI221_X1 | 0.09200 | n567          |            | 0.00397 | 0.15690 | 1.96100 | 
     | U819          |               | NOR4_X1   | 0.09200 | n567          |            | 0.00397 | 0.00020 | 1.96120 | 
     | U819          | A4 v -> ZN ^  | NOR4_X1   | 0.27840 | n563          |            | 0.00462 | 0.47440 | 2.43560 | 
     | U818          |               | NAND2_X1  | 0.27840 | n563          |            | 0.00462 | 0.00040 | 2.43600 | 
     | U818          | A2 ^ -> ZN v  | NAND2_X1  | 0.08870 | outB[9]       |            | 0.00935 | 0.16300 | 2.59900 | 
     |               |               | RegFile   | 0.08870 | outB[9]       |            | 0.00935 | 0.00090 | 2.59990 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   outB[9]     (v) checked with  leading edge of 'CLK'
Beginpoint: addressB[4] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 3.50000
= Required Time               2.70000
- Arrival Time                2.59870
= Slack Time                  0.10130
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +----------------------------------------------------------------------------------------------------------------+ 
     |   Instance    |      Arc      |   Cell    |  Slew   |      Net      |    Arc     |  Load   |  Delay  | Arrival | 
     |               |               |           |         |               | Annotation |         |         |  Time   | 
     |---------------+---------------+-----------+---------+---------------+------------+---------+---------+---------| 
     |               | addressB[4] v |           | 1.00000 | addressB[4]   |            | 0.00861 |         | 0.80000 | 
     | U1119         |               | AND2_X1   | 1.00000 | addressB[4]   |            | 0.00861 | 0.00060 | 0.80060 | 
     | U1119         | A1 v -> ZN v  | AND2_X1   | 0.05860 | n878          |            | 0.00198 | 0.45350 | 1.25410 | 
     | U1116         |               | AND2_X1   | 0.05860 | n878          |            | 0.00198 | 0.00000 | 1.25410 | 
     | U1116         | A1 v -> ZN v  | AND2_X1   | 0.03410 | n871          |            | 0.00834 | 0.14330 | 1.39740 | 
     | U1109         |               | NAND2_X1  | 0.03410 | n871          |            | 0.00834 | 0.00020 | 1.39760 | 
     | U1109         | A1 v -> ZN ^  | NAND2_X1  | 0.06100 | n569          |            | 0.00113 | 0.04950 | 1.44710 | 
     | FE_OFC75_n569 |               | BUF_X1    | 0.06100 | n569          |            | 0.00113 | 0.00000 | 1.44710 | 
     | FE_OFC75_n569 | A ^ -> Z ^    | BUF_X1    | 0.26670 | FE_OFN75_n569 |            | 0.03180 | 0.33690 | 1.78400 | 
     | U820          |               | OAI221_X1 | 0.26670 | FE_OFN75_n569 |            | 0.03180 | 0.00270 | 1.78670 | 
     | U820          | C2 ^ -> ZN v  | OAI221_X1 | 0.09200 | n567          |            | 0.00397 | 0.17310 | 1.95980 | 
     | U819          |               | NOR4_X1   | 0.09200 | n567          |            | 0.00397 | 0.00020 | 1.96000 | 
     | U819          | A4 v -> ZN ^  | NOR4_X1   | 0.27840 | n563          |            | 0.00462 | 0.47440 | 2.43440 | 
     | U818          |               | NAND2_X1  | 0.27840 | n563          |            | 0.00462 | 0.00040 | 2.43480 | 
     | U818          | A2 ^ -> ZN v  | NAND2_X1  | 0.08870 | outB[9]       |            | 0.00935 | 0.16300 | 2.59780 | 
     |               |               | RegFile   | 0.08870 | outB[9]       |            | 0.00935 | 0.00090 | 2.59870 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   outB[9]     (v) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 3.50000
= Required Time               2.70000
- Arrival Time                2.59840
= Slack Time                  0.10160
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.01130 |         | 0.80000 | 
     | U1164    |               | INV_X1    | 1.00000 | addressB[1] |            | 0.01130 | 0.00080 | 0.80080 | 
     | U1164    | A v -> ZN ^   | INV_X1    | 0.20160 | n898        |            | 0.00359 | 0.36620 | 1.16700 | 
     | U1155    |               | NOR2_X1   | 0.20160 | n898        |            | 0.00359 | 0.00010 | 1.16710 | 
     | U1155    | A1 ^ -> ZN v  | NOR2_X1   | 0.22900 | n872        |            | 0.01419 | 0.13270 | 1.29980 | 
     | U1107    |               | AND2_X1   | 0.22900 | n872        |            | 0.01419 | 0.00030 | 1.30010 | 
     | U1107    | A2 v -> ZN v  | AND2_X1   | 0.07530 | n572        |            | 0.03031 | 0.30970 | 1.60980 | 
     | U821     |               | AOI22_X1  | 0.07530 | n572        |            | 0.03031 | 0.00290 | 1.61270 | 
     | U821     | B1 v -> ZN ^  | AOI22_X1  | 0.11930 | n570        |            | 0.00319 | 0.20900 | 1.82170 | 
     | U820     |               | OAI221_X1 | 0.11930 | n570        |            | 0.00319 | 0.00010 | 1.82180 | 
     | U820     | A ^ -> ZN v   | OAI221_X1 | 0.09200 | n567        |            | 0.00397 | 0.13770 | 1.95950 | 
     | U819     |               | NOR4_X1   | 0.09200 | n567        |            | 0.00397 | 0.00020 | 1.95970 | 
     | U819     | A4 v -> ZN ^  | NOR4_X1   | 0.27840 | n563        |            | 0.00462 | 0.47440 | 2.43410 | 
     | U818     |               | NAND2_X1  | 0.27840 | n563        |            | 0.00462 | 0.00040 | 2.43450 | 
     | U818     | A2 ^ -> ZN v  | NAND2_X1  | 0.08870 | outB[9]     |            | 0.00935 | 0.16300 | 2.59750 | 
     |          |               | RegFile   | 0.08870 | outB[9]     |            | 0.00935 | 0.00090 | 2.59840 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   outB[9]     (v) checked with  leading edge of 'CLK'
Beginpoint: addressB[4] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 3.50000
= Required Time               2.70000
- Arrival Time                2.59670
= Slack Time                  0.10330
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +----------------------------------------------------------------------------------------------------------------+ 
     |   Instance    |      Arc      |   Cell    |  Slew   |      Net      |    Arc     |  Load   |  Delay  | Arrival | 
     |               |               |           |         |               | Annotation |         |         |  Time   | 
     |---------------+---------------+-----------+---------+---------------+------------+---------+---------+---------| 
     |               | addressB[4] v |           | 1.00000 | addressB[4]   |            | 0.00861 |         | 0.80000 | 
     | U1119         |               | AND2_X1   | 1.00000 | addressB[4]   |            | 0.00861 | 0.00060 | 0.80060 | 
     | U1119         | A1 v -> ZN v  | AND2_X1   | 0.05860 | n878          |            | 0.00198 | 0.45350 | 1.25410 | 
     | U1118         |               | AND2_X1   | 0.05860 | n878          |            | 0.00198 | 0.00000 | 1.25410 | 
     | U1118         | A1 v -> ZN v  | AND2_X1   | 0.06580 | n873          |            | 0.00882 | 0.14480 | 1.39890 | 
     | U1117         |               | NAND2_X1  | 0.06580 | n873          |            | 0.00882 | 0.00030 | 1.39920 | 
     | U1117         | A1 v -> ZN ^  | NAND2_X1  | 0.06230 | n573          |            | 0.00130 | 0.06710 | 1.46630 | 
     | FE_OFC72_n573 |               | BUF_X1    | 0.06230 | n573          |            | 0.00130 | 0.00000 | 1.46630 | 
     | FE_OFC72_n573 | A ^ -> Z ^    | BUF_X1    | 0.28900 | FE_OFN72_n573 |            | 0.03455 | 0.36060 | 1.82690 | 
     | U822          |               | OAI221_X1 | 0.28900 | FE_OFN72_n573 |            | 0.03455 | 0.00350 | 1.83040 | 
     | U822          | B2 ^ -> ZN v  | OAI221_X1 | 0.08470 | n566          |            | 0.00221 | 0.14670 | 1.97710 | 
     | U819          |               | NOR4_X1   | 0.08470 | n566          |            | 0.00221 | 0.00010 | 1.97720 | 
     | U819          | A3 v -> ZN ^  | NOR4_X1   | 0.27840 | n563          |            | 0.00462 | 0.45520 | 2.43240 | 
     | U818          |               | NAND2_X1  | 0.27840 | n563          |            | 0.00462 | 0.00040 | 2.43280 | 
     | U818          | A2 ^ -> ZN v  | NAND2_X1  | 0.08870 | outB[9]       |            | 0.00935 | 0.16300 | 2.59580 | 
     |               |               | RegFile   | 0.08870 | outB[9]       |            | 0.00935 | 0.00090 | 2.59670 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   outB[9]     (v) checked with  leading edge of 'CLK'
Beginpoint: addressB[2] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 3.50000
= Required Time               2.70000
- Arrival Time                2.59600
= Slack Time                  0.10400
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +----------------------------------------------------------------------------------------------------------------+ 
     |   Instance    |      Arc      |   Cell    |  Slew   |      Net      |    Arc     |  Load   |  Delay  | Arrival | 
     |               |               |           |         |               | Annotation |         |         |  Time   | 
     |---------------+---------------+-----------+---------+---------------+------------+---------+---------+---------| 
     |               | addressB[2] v |           | 1.00000 | addressB[2]   |            | 0.00965 |         | 0.80000 | 
     | U1170         |               | INV_X1    | 1.00000 | addressB[2]   |            | 0.00965 | 0.00070 | 0.80070 | 
     | U1170         | A v -> ZN ^   | INV_X1    | 0.22340 | n900          |            | 0.00514 | 0.41340 | 1.21410 | 
     | U1169         |               | NOR2_X2   | 0.22340 | n900          |            | 0.00514 | 0.00010 | 1.21420 | 
     | U1169         | A1 ^ -> ZN v  | NOR2_X2   | 0.20970 | n877          |            | 0.01950 | 0.11340 | 1.32760 | 
     | U1117         |               | NAND2_X1  | 0.20970 | n877          |            | 0.01950 | 0.00100 | 1.32860 | 
     | U1117         | A2 v -> ZN ^  | NAND2_X1  | 0.06230 | n573          |            | 0.00130 | 0.13700 | 1.46560 | 
     | FE_OFC72_n573 |               | BUF_X1    | 0.06230 | n573          |            | 0.00130 | 0.00000 | 1.46560 | 
     | FE_OFC72_n573 | A ^ -> Z ^    | BUF_X1    | 0.28900 | FE_OFN72_n573 |            | 0.03455 | 0.36060 | 1.82620 | 
     | U822          |               | OAI221_X1 | 0.28900 | FE_OFN72_n573 |            | 0.03455 | 0.00350 | 1.82970 | 
     | U822          | B2 ^ -> ZN v  | OAI221_X1 | 0.08470 | n566          |            | 0.00221 | 0.14670 | 1.97640 | 
     | U819          |               | NOR4_X1   | 0.08470 | n566          |            | 0.00221 | 0.00010 | 1.97650 | 
     | U819          | A3 v -> ZN ^  | NOR4_X1   | 0.27840 | n563          |            | 0.00462 | 0.45520 | 2.43170 | 
     | U818          |               | NAND2_X1  | 0.27840 | n563          |            | 0.00462 | 0.00040 | 2.43210 | 
     | U818          | A2 ^ -> ZN v  | NAND2_X1  | 0.08870 | outB[9]       |            | 0.00935 | 0.16300 | 2.59510 | 
     |               |               | RegFile   | 0.08870 | outB[9]       |            | 0.00935 | 0.00090 | 2.59600 | 
     +----------------------------------------------------------------------------------------------------------------+ 

