Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_uartlite_v2_0\hdl\axi_uartlite_v2_0_vh_rfs.vhd
COMP96 Compile Entity "dynshreg_i_f"
COMP96 Compile Architecture "behavioral" of Entity "dynshreg_i_f"
COMP96 Compile Entity "uartlite_tx"
COMP96 Compile Architecture "RTL" of Entity "uartlite_tx"
COMP96 Compile Entity "uartlite_rx"
COMP96 Compile Architecture "RTL" of Entity "uartlite_rx"
COMP96 Compile Entity "baudrate"
COMP96 Compile Architecture "RTL" of Entity "baudrate"
COMP96 Compile Entity "uartlite_core"
COMP96 Compile Architecture "RTL" of Entity "uartlite_core"
COMP96 Compile Entity "axi_uartlite"
COMP96 Compile Architecture "RTL" of Entity "axi_uartlite"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
