--Lisa Jacklin
-- EE 443 LAb 4 
-- 2/21/2023

-- REG8x16 using all of the other components

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY REG8x16 IS
	PORT ( D 	:IN STD_LOGIC_VECTOR(15 DOWNTO 0);
			 EN, CLK :IN STD_LOGIC;	-- THE SIGNAL AND CLOCK SIGNAL
			 Q 	:OUT STD_LOGIC_VECTOR(15 DOWNTO 0));
END REG8x16;

