// Seed: 1599770650
module module_0 (
    input  wor  id_0,
    input  tri0 id_1,
    output tri  id_2,
    input  wor  id_3,
    output wire id_4,
    input  wor  id_5
);
  wire id_7;
endmodule
module module_1 #(
    parameter id_7 = 32'd28
) (
    input tri1 id_0,
    output wand id_1,
    output tri id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wand id_5,
    input tri0 id_6
    , id_12,
    input uwire _id_7,
    output supply1 id_8,
    input tri0 id_9,
    output logic id_10
);
  assign id_3 = id_9;
  always @(negedge 1'b0) id_10 <= 1;
  parameter id_13 = 1 && -1;
  wire [-1 : id_7] id_14;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_8,
      id_4,
      id_8,
      id_9
  );
  assign modCall_1.id_3 = 0;
endmodule
