Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Dec 28 12:07:46 2019
| Host         : ZIQIAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: hci0/FSM_sequential_q_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1531 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.436        0.000                      0                 7521        0.016        0.000                      0                 7521        3.000        0.000                       0                  1537  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
EXCLK                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          1.436        0.000                      0                 7458        0.093        0.000                      0                 7458        3.750        0.000                       0                  1533  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        1.437        0.000                      0                 7458        0.093        0.000                      0                 7458        3.750        0.000                       0                  1533  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.436        0.000                      0                 7458        0.016        0.000                      0                 7458  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.436        0.000                      0                 7458        0.016        0.000                      0                 7458  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          5.453        0.000                      0                   63        0.779        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.453        0.000                      0                   63        0.702        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.453        0.000                      0                   63        0.702        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        5.454        0.000                      0                   63        0.779        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.460ns (29.460%)  route 5.890ns (70.540%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 8.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.278     5.884    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.615     8.102    cpu0/if0/clk_out1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[20]/C
                         clock pessimism             -0.498     7.603    
                         clock uncertainty           -0.077     7.526    
    SLICE_X16Y100        FDRE (Setup_fdre_C_CE)      -0.205     7.321    cpu0/if0/pc_reg[20]
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.460ns (29.460%)  route 5.890ns (70.540%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 8.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.278     5.884    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.615     8.102    cpu0/if0/clk_out1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[24]/C
                         clock pessimism             -0.498     7.603    
                         clock uncertainty           -0.077     7.526    
    SLICE_X16Y100        FDRE (Setup_fdre_C_CE)      -0.205     7.321    cpu0/if0/pc_reg[24]
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.460ns (29.460%)  route 5.890ns (70.540%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 8.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.278     5.884    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.615     8.102    cpu0/if0/clk_out1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[29]/C
                         clock pessimism             -0.498     7.603    
                         clock uncertainty           -0.077     7.526    
    SLICE_X16Y100        FDRE (Setup_fdre_C_CE)      -0.205     7.321    cpu0/if0/pc_reg[29]
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.460ns (29.460%)  route 5.890ns (70.540%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 8.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.278     5.884    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.615     8.102    cpu0/if0/clk_out1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[31]/C
                         clock pessimism             -0.498     7.603    
                         clock uncertainty           -0.077     7.526    
    SLICE_X16Y100        FDRE (Setup_fdre_C_CE)      -0.205     7.321    cpu0/if0/pc_reg[31]
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.568ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 2.460ns (29.933%)  route 5.758ns (70.067%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 8.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.147     5.752    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X19Y100        FDRE                                         r  cpu0/if0/pc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.615     8.102    cpu0/if0/clk_out1
    SLICE_X19Y100        FDRE                                         r  cpu0/if0/pc_reg[0]/C
                         clock pessimism             -0.498     7.603    
                         clock uncertainty           -0.077     7.526    
    SLICE_X19Y100        FDRE (Setup_fdre_C_CE)      -0.205     7.321    cpu0/if0/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.460ns (30.360%)  route 5.643ns (69.640%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.031     5.637    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.439     7.925    cpu0/if0/clk_out1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[19]/C
                         clock pessimism             -0.427     7.498    
                         clock uncertainty           -0.077     7.421    
    SLICE_X15Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.216    cpu0/if0/pc_reg[19]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.460ns (30.360%)  route 5.643ns (69.640%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.031     5.637    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.439     7.925    cpu0/if0/clk_out1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[21]/C
                         clock pessimism             -0.427     7.498    
                         clock uncertainty           -0.077     7.421    
    SLICE_X15Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.216    cpu0/if0/pc_reg[21]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.460ns (30.360%)  route 5.643ns (69.640%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.031     5.637    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.439     7.925    cpu0/if0/clk_out1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[22]/C
                         clock pessimism             -0.427     7.498    
                         clock uncertainty           -0.077     7.421    
    SLICE_X15Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.216    cpu0/if0/pc_reg[22]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.460ns (30.360%)  route 5.643ns (69.640%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.031     5.637    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.439     7.925    cpu0/if0/clk_out1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[23]/C
                         clock pessimism             -0.427     7.498    
                         clock uncertainty           -0.077     7.421    
    SLICE_X15Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.216    cpu0/if0/pc_reg[23]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.460ns (30.360%)  route 5.643ns (69.640%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.031     5.637    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.439     7.925    cpu0/if0/clk_out1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[25]/C
                         clock pessimism             -0.427     7.498    
                         clock uncertainty           -0.077     7.421    
    SLICE_X15Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.216    cpu0/if0/pc_reg[25]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  1.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_24_26/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    cpu0/if0/clk_out1
    SLICE_X33Y80         FDRE                                         r  cpu0/if0/wdata_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/if0/wdata_o_reg[26]/Q
                         net (fo=2, routed)           0.109    -0.326    cpu0/icache0/cache_data_reg_0_63_24_26/DIC
    SLICE_X30Y79         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_24_26/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    cpu0/icache0/cache_data_reg_0_63_24_26/WCLK
    SLICE_X30Y79         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_24_26/RAMC/CLK
                         clock pessimism             -0.213    -0.563    
    SLICE_X30Y79         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.419    cpu0/icache0/cache_data_reg_0_63_24_26/RAMC
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.820%)  route 0.116ns (45.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.556    -0.573    cpu0/if0/clk_out1
    SLICE_X32Y83         FDRE                                         r  cpu0/if0/wdata_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cpu0/if0/wdata_o_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.316    cpu0/icache0/cache_data_reg_64_127_6_8/DIC
    SLICE_X30Y84         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.823    -0.345    cpu0/icache0/cache_data_reg_64_127_6_8/WCLK
    SLICE_X30Y84         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMC/CLK
                         clock pessimism             -0.213    -0.558    
    SLICE_X30Y84         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.414    cpu0/icache0/cache_data_reg_64_127_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_576_639_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.234%)  route 0.151ns (51.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.559    -0.570    hci0/clk_out1
    SLICE_X28Y60         FDRE                                         r  hci0/q_io_in_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/q_io_in_wr_data_reg[2]/Q
                         net (fo=16, routed)          0.151    -0.278    hci0/io_in_fifo/q_data_array_reg_576_639_0_2/DIC
    SLICE_X14Y60         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_576_639_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.831    -0.337    hci0/io_in_fifo/q_data_array_reg_576_639_0_2/WCLK
    SLICE_X14Y60         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_576_639_0_2/RAMC/CLK
                         clock pessimism             -0.194    -0.531    
    SLICE_X14Y60         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.387    hci0/io_in_fifo/q_data_array_reg_576_639_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.243    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.243    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.243    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.243    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.243    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.243    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMD/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y95         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.243    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMD
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4     ram0/ram_bram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6     ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y20    ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9     ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9     ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10    ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10    ram0/ram_bram/ram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y14    ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13    ram0/ram_bram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15    ram0/ram_bram/ram_reg_3_4/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y67    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y67    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y51    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y51    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y51    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y51    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y67    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y67    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.437ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.460ns (29.460%)  route 5.890ns (70.540%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 8.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.278     5.884    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.615     8.102    cpu0/if0/clk_out1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[20]/C
                         clock pessimism             -0.498     7.603    
                         clock uncertainty           -0.077     7.527    
    SLICE_X16Y100        FDRE (Setup_fdre_C_CE)      -0.205     7.322    cpu0/if0/pc_reg[20]
  -------------------------------------------------------------------
                         required time                          7.322    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.460ns (29.460%)  route 5.890ns (70.540%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 8.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.278     5.884    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.615     8.102    cpu0/if0/clk_out1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[24]/C
                         clock pessimism             -0.498     7.603    
                         clock uncertainty           -0.077     7.527    
    SLICE_X16Y100        FDRE (Setup_fdre_C_CE)      -0.205     7.322    cpu0/if0/pc_reg[24]
  -------------------------------------------------------------------
                         required time                          7.322    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.460ns (29.460%)  route 5.890ns (70.540%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 8.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.278     5.884    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.615     8.102    cpu0/if0/clk_out1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[29]/C
                         clock pessimism             -0.498     7.603    
                         clock uncertainty           -0.077     7.527    
    SLICE_X16Y100        FDRE (Setup_fdre_C_CE)      -0.205     7.322    cpu0/if0/pc_reg[29]
  -------------------------------------------------------------------
                         required time                          7.322    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.460ns (29.460%)  route 5.890ns (70.540%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 8.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.278     5.884    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.615     8.102    cpu0/if0/clk_out1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[31]/C
                         clock pessimism             -0.498     7.603    
                         clock uncertainty           -0.077     7.527    
    SLICE_X16Y100        FDRE (Setup_fdre_C_CE)      -0.205     7.322    cpu0/if0/pc_reg[31]
  -------------------------------------------------------------------
                         required time                          7.322    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.569ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 2.460ns (29.933%)  route 5.758ns (70.067%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 8.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.147     5.752    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X19Y100        FDRE                                         r  cpu0/if0/pc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.615     8.102    cpu0/if0/clk_out1
    SLICE_X19Y100        FDRE                                         r  cpu0/if0/pc_reg[0]/C
                         clock pessimism             -0.498     7.603    
                         clock uncertainty           -0.077     7.527    
    SLICE_X19Y100        FDRE (Setup_fdre_C_CE)      -0.205     7.322    cpu0/if0/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          7.322    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.460ns (30.360%)  route 5.643ns (69.640%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.031     5.637    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.439     7.925    cpu0/if0/clk_out1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[19]/C
                         clock pessimism             -0.427     7.498    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.217    cpu0/if0/pc_reg[19]
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.460ns (30.360%)  route 5.643ns (69.640%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.031     5.637    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.439     7.925    cpu0/if0/clk_out1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[21]/C
                         clock pessimism             -0.427     7.498    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.217    cpu0/if0/pc_reg[21]
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.460ns (30.360%)  route 5.643ns (69.640%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.031     5.637    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.439     7.925    cpu0/if0/clk_out1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[22]/C
                         clock pessimism             -0.427     7.498    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.217    cpu0/if0/pc_reg[22]
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.460ns (30.360%)  route 5.643ns (69.640%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.031     5.637    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.439     7.925    cpu0/if0/clk_out1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[23]/C
                         clock pessimism             -0.427     7.498    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.217    cpu0/if0/pc_reg[23]
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.460ns (30.360%)  route 5.643ns (69.640%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.031     5.637    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.439     7.925    cpu0/if0/clk_out1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[25]/C
                         clock pessimism             -0.427     7.498    
                         clock uncertainty           -0.077     7.422    
    SLICE_X15Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.217    cpu0/if0/pc_reg[25]
  -------------------------------------------------------------------
                         required time                          7.217    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  1.580    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_24_26/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    cpu0/if0/clk_out1
    SLICE_X33Y80         FDRE                                         r  cpu0/if0/wdata_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/if0/wdata_o_reg[26]/Q
                         net (fo=2, routed)           0.109    -0.326    cpu0/icache0/cache_data_reg_0_63_24_26/DIC
    SLICE_X30Y79         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_24_26/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    cpu0/icache0/cache_data_reg_0_63_24_26/WCLK
    SLICE_X30Y79         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_24_26/RAMC/CLK
                         clock pessimism             -0.213    -0.563    
    SLICE_X30Y79         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.419    cpu0/icache0/cache_data_reg_0_63_24_26/RAMC
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.820%)  route 0.116ns (45.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.556    -0.573    cpu0/if0/clk_out1
    SLICE_X32Y83         FDRE                                         r  cpu0/if0/wdata_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cpu0/if0/wdata_o_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.316    cpu0/icache0/cache_data_reg_64_127_6_8/DIC
    SLICE_X30Y84         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.823    -0.345    cpu0/icache0/cache_data_reg_64_127_6_8/WCLK
    SLICE_X30Y84         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMC/CLK
                         clock pessimism             -0.213    -0.558    
    SLICE_X30Y84         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.414    cpu0/icache0/cache_data_reg_64_127_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_576_639_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.234%)  route 0.151ns (51.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.559    -0.570    hci0/clk_out1
    SLICE_X28Y60         FDRE                                         r  hci0/q_io_in_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/q_io_in_wr_data_reg[2]/Q
                         net (fo=16, routed)          0.151    -0.278    hci0/io_in_fifo/q_data_array_reg_576_639_0_2/DIC
    SLICE_X14Y60         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_576_639_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.831    -0.337    hci0/io_in_fifo/q_data_array_reg_576_639_0_2/WCLK
    SLICE_X14Y60         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_576_639_0_2/RAMC/CLK
                         clock pessimism             -0.194    -0.531    
    SLICE_X14Y60         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.387    hci0/io_in_fifo/q_data_array_reg_576_639_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.243    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.243    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.243    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.243    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.243    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.243    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMD/CLK
                         clock pessimism             -0.213    -0.553    
    SLICE_X34Y95         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.243    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMD
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4     ram0/ram_bram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6     ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y20    ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9     ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9     ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10    ram0/ram_bram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10    ram0/ram_bram/ram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y14    ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y13    ram0/ram_bram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y15    ram0/ram_bram/ram_reg_3_4/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y67    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y67    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X14Y49    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y51    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y51    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y51    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y51    hci0/io_in_fifo/q_data_array_reg_128_191_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y67    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y67    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.460ns (29.460%)  route 5.890ns (70.540%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 8.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.278     5.884    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.615     8.102    cpu0/if0/clk_out1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[20]/C
                         clock pessimism             -0.498     7.603    
                         clock uncertainty           -0.077     7.526    
    SLICE_X16Y100        FDRE (Setup_fdre_C_CE)      -0.205     7.321    cpu0/if0/pc_reg[20]
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.460ns (29.460%)  route 5.890ns (70.540%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 8.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.278     5.884    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.615     8.102    cpu0/if0/clk_out1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[24]/C
                         clock pessimism             -0.498     7.603    
                         clock uncertainty           -0.077     7.526    
    SLICE_X16Y100        FDRE (Setup_fdre_C_CE)      -0.205     7.321    cpu0/if0/pc_reg[24]
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.460ns (29.460%)  route 5.890ns (70.540%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 8.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.278     5.884    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.615     8.102    cpu0/if0/clk_out1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[29]/C
                         clock pessimism             -0.498     7.603    
                         clock uncertainty           -0.077     7.526    
    SLICE_X16Y100        FDRE (Setup_fdre_C_CE)      -0.205     7.321    cpu0/if0/pc_reg[29]
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.460ns (29.460%)  route 5.890ns (70.540%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 8.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.278     5.884    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.615     8.102    cpu0/if0/clk_out1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[31]/C
                         clock pessimism             -0.498     7.603    
                         clock uncertainty           -0.077     7.526    
    SLICE_X16Y100        FDRE (Setup_fdre_C_CE)      -0.205     7.321    cpu0/if0/pc_reg[31]
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.568ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 2.460ns (29.933%)  route 5.758ns (70.067%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 8.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.147     5.752    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X19Y100        FDRE                                         r  cpu0/if0/pc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.615     8.102    cpu0/if0/clk_out1
    SLICE_X19Y100        FDRE                                         r  cpu0/if0/pc_reg[0]/C
                         clock pessimism             -0.498     7.603    
                         clock uncertainty           -0.077     7.526    
    SLICE_X19Y100        FDRE (Setup_fdre_C_CE)      -0.205     7.321    cpu0/if0/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.460ns (30.360%)  route 5.643ns (69.640%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.031     5.637    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.439     7.925    cpu0/if0/clk_out1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[19]/C
                         clock pessimism             -0.427     7.498    
                         clock uncertainty           -0.077     7.421    
    SLICE_X15Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.216    cpu0/if0/pc_reg[19]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.460ns (30.360%)  route 5.643ns (69.640%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.031     5.637    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.439     7.925    cpu0/if0/clk_out1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[21]/C
                         clock pessimism             -0.427     7.498    
                         clock uncertainty           -0.077     7.421    
    SLICE_X15Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.216    cpu0/if0/pc_reg[21]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.460ns (30.360%)  route 5.643ns (69.640%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.031     5.637    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.439     7.925    cpu0/if0/clk_out1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[22]/C
                         clock pessimism             -0.427     7.498    
                         clock uncertainty           -0.077     7.421    
    SLICE_X15Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.216    cpu0/if0/pc_reg[22]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.460ns (30.360%)  route 5.643ns (69.640%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.031     5.637    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.439     7.925    cpu0/if0/clk_out1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[23]/C
                         clock pessimism             -0.427     7.498    
                         clock uncertainty           -0.077     7.421    
    SLICE_X15Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.216    cpu0/if0/pc_reg[23]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.460ns (30.360%)  route 5.643ns (69.640%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.031     5.637    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.439     7.925    cpu0/if0/clk_out1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[25]/C
                         clock pessimism             -0.427     7.498    
                         clock uncertainty           -0.077     7.421    
    SLICE_X15Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.216    cpu0/if0/pc_reg[25]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  1.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_24_26/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    cpu0/if0/clk_out1
    SLICE_X33Y80         FDRE                                         r  cpu0/if0/wdata_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/if0/wdata_o_reg[26]/Q
                         net (fo=2, routed)           0.109    -0.326    cpu0/icache0/cache_data_reg_0_63_24_26/DIC
    SLICE_X30Y79         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_24_26/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    cpu0/icache0/cache_data_reg_0_63_24_26/WCLK
    SLICE_X30Y79         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_24_26/RAMC/CLK
                         clock pessimism             -0.213    -0.563    
                         clock uncertainty            0.077    -0.486    
    SLICE_X30Y79         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.342    cpu0/icache0/cache_data_reg_0_63_24_26/RAMC
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.820%)  route 0.116ns (45.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.556    -0.573    cpu0/if0/clk_out1
    SLICE_X32Y83         FDRE                                         r  cpu0/if0/wdata_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cpu0/if0/wdata_o_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.316    cpu0/icache0/cache_data_reg_64_127_6_8/DIC
    SLICE_X30Y84         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.823    -0.345    cpu0/icache0/cache_data_reg_64_127_6_8/WCLK
    SLICE_X30Y84         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMC/CLK
                         clock pessimism             -0.213    -0.558    
                         clock uncertainty            0.077    -0.481    
    SLICE_X30Y84         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.337    cpu0/icache0/cache_data_reg_64_127_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_576_639_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.234%)  route 0.151ns (51.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.559    -0.570    hci0/clk_out1
    SLICE_X28Y60         FDRE                                         r  hci0/q_io_in_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/q_io_in_wr_data_reg[2]/Q
                         net (fo=16, routed)          0.151    -0.278    hci0/io_in_fifo/q_data_array_reg_576_639_0_2/DIC
    SLICE_X14Y60         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_576_639_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.831    -0.337    hci0/io_in_fifo/q_data_array_reg_576_639_0_2/WCLK
    SLICE_X14Y60         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_576_639_0_2/RAMC/CLK
                         clock pessimism             -0.194    -0.531    
                         clock uncertainty            0.077    -0.454    
    SLICE_X14Y60         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.310    hci0/io_in_fifo/q_data_array_reg_576_639_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.166    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.166    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.166    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.166    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.166    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.166    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMD/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X34Y95         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.166    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMD
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.460ns (29.460%)  route 5.890ns (70.540%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 8.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.278     5.884    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.615     8.102    cpu0/if0/clk_out1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[20]/C
                         clock pessimism             -0.498     7.603    
                         clock uncertainty           -0.077     7.526    
    SLICE_X16Y100        FDRE (Setup_fdre_C_CE)      -0.205     7.321    cpu0/if0/pc_reg[20]
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.460ns (29.460%)  route 5.890ns (70.540%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 8.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.278     5.884    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.615     8.102    cpu0/if0/clk_out1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[24]/C
                         clock pessimism             -0.498     7.603    
                         clock uncertainty           -0.077     7.526    
    SLICE_X16Y100        FDRE (Setup_fdre_C_CE)      -0.205     7.321    cpu0/if0/pc_reg[24]
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.460ns (29.460%)  route 5.890ns (70.540%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 8.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.278     5.884    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.615     8.102    cpu0/if0/clk_out1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[29]/C
                         clock pessimism             -0.498     7.603    
                         clock uncertainty           -0.077     7.526    
    SLICE_X16Y100        FDRE (Setup_fdre_C_CE)      -0.205     7.321    cpu0/if0/pc_reg[29]
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 2.460ns (29.460%)  route 5.890ns (70.540%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 8.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.278     5.884    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.615     8.102    cpu0/if0/clk_out1
    SLICE_X16Y100        FDRE                                         r  cpu0/if0/pc_reg[31]/C
                         clock pessimism             -0.498     7.603    
                         clock uncertainty           -0.077     7.526    
    SLICE_X16Y100        FDRE (Setup_fdre_C_CE)      -0.205     7.321    cpu0/if0/pc_reg[31]
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.568ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.218ns  (logic 2.460ns (29.933%)  route 5.758ns (70.067%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 8.102 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.147     5.752    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X19Y100        FDRE                                         r  cpu0/if0/pc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.615     8.102    cpu0/if0/clk_out1
    SLICE_X19Y100        FDRE                                         r  cpu0/if0/pc_reg[0]/C
                         clock pessimism             -0.498     7.603    
                         clock uncertainty           -0.077     7.526    
    SLICE_X19Y100        FDRE (Setup_fdre_C_CE)      -0.205     7.321    cpu0/if0/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          7.321    
                         arrival time                          -5.752    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.460ns (30.360%)  route 5.643ns (69.640%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.031     5.637    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.439     7.925    cpu0/if0/clk_out1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[19]/C
                         clock pessimism             -0.427     7.498    
                         clock uncertainty           -0.077     7.421    
    SLICE_X15Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.216    cpu0/if0/pc_reg[19]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.460ns (30.360%)  route 5.643ns (69.640%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.031     5.637    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.439     7.925    cpu0/if0/clk_out1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[21]/C
                         clock pessimism             -0.427     7.498    
                         clock uncertainty           -0.077     7.421    
    SLICE_X15Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.216    cpu0/if0/pc_reg[21]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.460ns (30.360%)  route 5.643ns (69.640%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.031     5.637    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.439     7.925    cpu0/if0/clk_out1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[22]/C
                         clock pessimism             -0.427     7.498    
                         clock uncertainty           -0.077     7.421    
    SLICE_X15Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.216    cpu0/if0/pc_reg[22]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.460ns (30.360%)  route 5.643ns (69.640%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.031     5.637    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.439     7.925    cpu0/if0/clk_out1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[23]/C
                         clock pessimism             -0.427     7.498    
                         clock uncertainty           -0.077     7.421    
    SLICE_X15Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.216    cpu0/if0/pc_reg[23]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/if0/pc_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 2.460ns (30.360%)  route 5.643ns (69.640%))
  Logic Levels:           10  (CARRY4=4 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.075ns = ( 7.925 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.466ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.553    -2.466    cpu0/id_ex0/clk_out1
    SLICE_X9Y87          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.419    -2.047 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=111, routed)         1.228    -0.819    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X9Y91          LUT4 (Prop_lut4_I0_O)        0.299    -0.520 r  cpu0/id_ex0/mem_wdata[0]_i_62/O
                         net (fo=1, routed)           0.000    -0.520    cpu0/id_ex0/mem_wdata[0]_i_62_n_1
    SLICE_X9Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.030 r  cpu0/id_ex0/mem_wdata_reg[0]_i_47/CO[3]
                         net (fo=1, routed)           0.000     0.030    cpu0/id_ex0/mem_wdata_reg[0]_i_47_n_1
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.144 r  cpu0/id_ex0/mem_wdata_reg[0]_i_38/CO[3]
                         net (fo=1, routed)           0.000     0.144    cpu0/id_ex0/mem_wdata_reg[0]_i_38_n_1
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.258 r  cpu0/id_ex0/mem_wdata_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     0.258    cpu0/id_ex0/mem_wdata_reg[0]_i_25_n_1
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.372 r  cpu0/id_ex0/mem_wdata_reg[0]_i_12/CO[3]
                         net (fo=4, routed)           0.801     1.174    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X10Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.298 r  cpu0/id_ex0/FSM_sequential_state[3]_i_16/O
                         net (fo=1, routed)           0.162     1.460    cpu0/id_ex0/FSM_sequential_state[3]_i_16_n_1
    SLICE_X10Y91         LUT6 (Prop_lut6_I4_O)        0.124     1.584 f  cpu0/id_ex0/FSM_sequential_state[3]_i_11/O
                         net (fo=1, routed)           0.604     2.188    cpu0/id_ex0/FSM_sequential_state[3]_i_11_n_1
    SLICE_X15Y91         LUT4 (Prop_lut4_I1_O)        0.124     2.312 r  cpu0/id_ex0/FSM_sequential_state[3]_i_4/O
                         net (fo=47, routed)          1.344     3.656    cpu0/ex_mem0/branch_enable
    SLICE_X33Y88         LUT2 (Prop_lut2_I1_O)        0.152     3.808 f  cpu0/ex_mem0/pc[31]_i_3/O
                         net (fo=2, routed)           0.472     4.280    cpu0/if0/mem_done_reg
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.326     4.606 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.031     5.637    cpu0/if0/pc[31]_i_1_n_1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.439     7.925    cpu0/if0/clk_out1
    SLICE_X15Y92         FDRE                                         r  cpu0/if0/pc_reg[25]/C
                         clock pessimism             -0.427     7.498    
                         clock uncertainty           -0.077     7.421    
    SLICE_X15Y92         FDRE (Setup_fdre_C_CE)      -0.205     7.216    cpu0/if0/pc_reg[25]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -5.637    
  -------------------------------------------------------------------
                         slack                                  1.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_0_63_24_26/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    cpu0/if0/clk_out1
    SLICE_X33Y80         FDRE                                         r  cpu0/if0/wdata_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu0/if0/wdata_o_reg[26]/Q
                         net (fo=2, routed)           0.109    -0.326    cpu0/icache0/cache_data_reg_0_63_24_26/DIC
    SLICE_X30Y79         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_24_26/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    cpu0/icache0/cache_data_reg_0_63_24_26/WCLK
    SLICE_X30Y79         RAMD64E                                      r  cpu0/icache0/cache_data_reg_0_63_24_26/RAMC/CLK
                         clock pessimism             -0.213    -0.563    
                         clock uncertainty            0.077    -0.486    
    SLICE_X30Y79         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.342    cpu0/icache0/cache_data_reg_0_63_24_26/RAMC
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 cpu0/if0/wdata_o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/icache0/cache_data_reg_64_127_6_8/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.820%)  route 0.116ns (45.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.556    -0.573    cpu0/if0/clk_out1
    SLICE_X32Y83         FDRE                                         r  cpu0/if0/wdata_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  cpu0/if0/wdata_o_reg[8]/Q
                         net (fo=2, routed)           0.116    -0.316    cpu0/icache0/cache_data_reg_64_127_6_8/DIC
    SLICE_X30Y84         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.823    -0.345    cpu0/icache0/cache_data_reg_64_127_6_8/WCLK
    SLICE_X30Y84         RAMD64E                                      r  cpu0/icache0/cache_data_reg_64_127_6_8/RAMC/CLK
                         clock pessimism             -0.213    -0.558    
                         clock uncertainty            0.077    -0.481    
    SLICE_X30Y84         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.337    cpu0/icache0/cache_data_reg_64_127_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 hci0/q_io_in_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_576_639_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.234%)  route 0.151ns (51.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.559    -0.570    hci0/clk_out1
    SLICE_X28Y60         FDRE                                         r  hci0/q_io_in_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  hci0/q_io_in_wr_data_reg[2]/Q
                         net (fo=16, routed)          0.151    -0.278    hci0/io_in_fifo/q_data_array_reg_576_639_0_2/DIC
    SLICE_X14Y60         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_576_639_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.831    -0.337    hci0/io_in_fifo/q_data_array_reg_576_639_0_2/WCLK
    SLICE_X14Y60         RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_576_639_0_2/RAMC/CLK
                         clock pessimism             -0.194    -0.531    
                         clock uncertainty            0.077    -0.454    
    SLICE_X14Y60         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.310    hci0/io_in_fifo/q_data_array_reg_576_639_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.166    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.166    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.166    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.166    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.166    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMD32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X34Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.166    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 cpu0/mem_wb0/wb_wd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.220%)  route 0.277ns (62.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.560    -0.569    cpu0/mem_wb0/clk_out1
    SLICE_X34Y93         FDRE                                         r  cpu0/mem_wb0/wb_wd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  cpu0/mem_wb0/wb_wd_reg[0]/Q
                         net (fo=99, routed)          0.277    -0.129    cpu0/regfile0/regs_reg_r2_0_31_24_29/ADDRD0
    SLICE_X34Y95         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.828    -0.340    cpu0/regfile0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X34Y95         RAMS32                                       r  cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMD/CLK
                         clock pessimism             -0.213    -0.553    
                         clock uncertainty            0.077    -0.476    
    SLICE_X34Y95         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.166    cpu0/regfile0/regs_reg_r2_0_31_24_29/RAMD
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.779ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.456ns (11.506%)  route 3.507ns (88.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.507     1.485    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X36Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.456ns (11.506%)  route 3.507ns (88.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.507     1.485    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X36Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.456ns (11.506%)  route 3.507ns (88.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.507     1.485    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X36Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.456ns (11.518%)  route 3.503ns (88.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.503     1.481    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X37Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.456ns (11.518%)  route 3.503ns (88.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.503     1.481    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X37Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.456ns (11.518%)  route 3.503ns (88.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.503     1.481    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X37Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.456ns (11.518%)  route 3.503ns (88.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.503     1.481    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y59         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y59         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X37Y59         FDPE (Recov_fdpe_C_PRE)     -0.359     6.984    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.984    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.456ns (11.523%)  route 3.501ns (88.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.501     1.480    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X38Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X38Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X38Y59         FDCE (Recov_fdce_C_CLR)     -0.319     7.024    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.024    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.456ns (11.954%)  route 3.359ns (88.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.359     1.337    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y60         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y60         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X36Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.456ns (11.954%)  route 3.359ns (88.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.359     1.337    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y60         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y60         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X36Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                  5.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.141ns (19.053%)  route 0.599ns (80.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.599     0.164    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y70         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y70         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism             -0.194    -0.544    
    SLICE_X30Y70         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.615    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.055%)  route 0.640ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.640     0.205    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X33Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.194    -0.544    
    SLICE_X33Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.055%)  route 0.640ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.640     0.205    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X33Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.194    -0.544    
    SLICE_X33Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.055%)  route 0.640ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.640     0.205    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X33Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.194    -0.544    
    SLICE_X33Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.055%)  route 0.640ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.640     0.205    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X33Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.194    -0.544    
    SLICE_X33Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.955%)  route 0.644ns (82.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.644     0.209    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X32Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.194    -0.544    
    SLICE_X32Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.955%)  route 0.644ns (82.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.644     0.209    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X32Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.194    -0.544    
    SLICE_X32Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.955%)  route 0.644ns (82.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.644     0.209    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X32Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.194    -0.544    
    SLICE_X32Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.955%)  route 0.644ns (82.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.644     0.209    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X32Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.194    -0.544    
    SLICE_X32Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.141ns (17.894%)  route 0.647ns (82.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.647     0.212    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X33Y69         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.819    -0.349    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y69         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism             -0.194    -0.543    
    SLICE_X33Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.635    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.847    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.702ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.456ns (11.506%)  route 3.507ns (88.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.507     1.485    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X36Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.456ns (11.506%)  route 3.507ns (88.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.507     1.485    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X36Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.456ns (11.506%)  route 3.507ns (88.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.507     1.485    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X36Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.456ns (11.518%)  route 3.503ns (88.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.503     1.481    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X37Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.456ns (11.518%)  route 3.503ns (88.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.503     1.481    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X37Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.456ns (11.518%)  route 3.503ns (88.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.503     1.481    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X37Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.456ns (11.518%)  route 3.503ns (88.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.503     1.481    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y59         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y59         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X37Y59         FDPE (Recov_fdpe_C_PRE)     -0.359     6.984    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.984    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.456ns (11.523%)  route 3.501ns (88.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.501     1.480    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X38Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X38Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X38Y59         FDCE (Recov_fdce_C_CLR)     -0.319     7.024    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.024    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.456ns (11.954%)  route 3.359ns (88.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.359     1.337    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y60         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y60         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X36Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.456ns (11.954%)  route 3.359ns (88.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.359     1.337    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y60         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y60         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X36Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                  5.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.141ns (19.053%)  route 0.599ns (80.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.599     0.164    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y70         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y70         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism             -0.194    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X30Y70         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.538    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.055%)  route 0.640ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.640     0.205    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X33Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.194    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X33Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.055%)  route 0.640ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.640     0.205    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X33Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.194    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X33Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.055%)  route 0.640ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.640     0.205    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X33Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.194    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X33Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.055%)  route 0.640ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.640     0.205    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X33Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.194    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X33Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.955%)  route 0.644ns (82.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.644     0.209    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X32Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.194    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X32Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.955%)  route 0.644ns (82.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.644     0.209    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X32Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.194    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X32Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.955%)  route 0.644ns (82.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.644     0.209    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X32Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.194    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X32Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.955%)  route 0.644ns (82.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.644     0.209    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X32Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.194    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X32Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.141ns (17.894%)  route 0.647ns (82.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.647     0.212    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X33Y69         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.819    -0.349    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y69         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism             -0.194    -0.543    
                         clock uncertainty            0.077    -0.466    
    SLICE_X33Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.770    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.702ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.456ns (11.506%)  route 3.507ns (88.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.507     1.485    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X36Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.456ns (11.506%)  route 3.507ns (88.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.507     1.485    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X36Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.456ns (11.506%)  route 3.507ns (88.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.507     1.485    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X36Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.456ns (11.518%)  route 3.503ns (88.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.503     1.481    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X37Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.456ns (11.518%)  route 3.503ns (88.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.503     1.481    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X37Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.456ns (11.518%)  route 3.503ns (88.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.503     1.481    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X37Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.456ns (11.518%)  route 3.503ns (88.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.503     1.481    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y59         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y59         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X37Y59         FDPE (Recov_fdpe_C_PRE)     -0.359     6.984    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.984    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.456ns (11.523%)  route 3.501ns (88.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.501     1.480    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X38Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X38Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X38Y59         FDCE (Recov_fdce_C_CLR)     -0.319     7.024    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.024    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  5.545    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.456ns (11.954%)  route 3.359ns (88.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.359     1.337    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y60         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y60         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X36Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.456ns (11.954%)  route 3.359ns (88.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.359     1.337    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y60         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y60         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.343    
    SLICE_X36Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.938    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.938    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                  5.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.141ns (19.053%)  route 0.599ns (80.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.599     0.164    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y70         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y70         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism             -0.194    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X30Y70         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.538    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.055%)  route 0.640ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.640     0.205    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X33Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.194    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X33Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.055%)  route 0.640ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.640     0.205    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X33Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.194    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X33Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.055%)  route 0.640ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.640     0.205    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X33Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.194    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X33Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.055%)  route 0.640ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.640     0.205    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X33Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.194    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X33Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.955%)  route 0.644ns (82.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.644     0.209    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X32Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.194    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X32Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.955%)  route 0.644ns (82.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.644     0.209    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X32Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.194    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X32Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.955%)  route 0.644ns (82.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.644     0.209    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X32Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.194    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X32Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.955%)  route 0.644ns (82.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.644     0.209    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X32Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.194    -0.544    
                         clock uncertainty            0.077    -0.467    
    SLICE_X32Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.559    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.141ns (17.894%)  route 0.647ns (82.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.647     0.212    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X33Y69         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.819    -0.349    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y69         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism             -0.194    -0.543    
                         clock uncertainty            0.077    -0.466    
    SLICE_X33Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.558    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.770    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.779ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.456ns (11.506%)  route 3.507ns (88.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.507     1.485    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.344    
    SLICE_X36Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.456ns (11.506%)  route 3.507ns (88.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.507     1.485    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.344    
    SLICE_X36Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.456ns (11.506%)  route 3.507ns (88.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.507     1.485    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.344    
    SLICE_X36Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -1.485    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.456ns (11.518%)  route 3.503ns (88.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.503     1.481    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.344    
    SLICE_X37Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.456ns (11.518%)  route 3.503ns (88.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.503     1.481    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.344    
    SLICE_X37Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.456ns (11.518%)  route 3.503ns (88.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.503     1.481    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.344    
    SLICE_X37Y59         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.959ns  (logic 0.456ns (11.518%)  route 3.503ns (88.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.503     1.481    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X37Y59         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X37Y59         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.344    
    SLICE_X37Y59         FDPE (Recov_fdpe_C_PRE)     -0.359     6.985    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          6.985    
                         arrival time                          -1.481    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.456ns (11.523%)  route 3.501ns (88.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.501     1.480    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X38Y59         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X38Y59         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.344    
    SLICE_X38Y59         FDCE (Recov_fdce_C_CLR)     -0.319     7.025    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          7.025    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.456ns (11.954%)  route 3.359ns (88.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.359     1.337    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y60         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y60         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.344    
    SLICE_X36Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 0.456ns (11.954%)  route 3.359ns (88.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 7.919 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.478ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.541    -2.478    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.456    -2.022 f  rst_reg/Q
                         net (fo=793, routed)         3.359     1.337    hci0/uart_blk/uart_tx_blk/rst
    SLICE_X36Y60         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        1.433     7.919    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X36Y60         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism             -0.498     7.421    
                         clock uncertainty           -0.077     7.344    
    SLICE_X36Y60         FDCE (Recov_fdce_C_CLR)     -0.405     6.939    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -1.337    
  -------------------------------------------------------------------
                         slack                                  5.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.141ns (19.053%)  route 0.599ns (80.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.599     0.164    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X30Y70         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X30Y70         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism             -0.194    -0.544    
    SLICE_X30Y70         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.615    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.055%)  route 0.640ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.640     0.205    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X33Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.194    -0.544    
    SLICE_X33Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.055%)  route 0.640ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.640     0.205    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X33Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.194    -0.544    
    SLICE_X33Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.055%)  route 0.640ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.640     0.205    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X33Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[6]/C
                         clock pessimism             -0.194    -0.544    
    SLICE_X33Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    hci0/uart_blk/uart_rx_blk/q_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.841ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.141ns (18.055%)  route 0.640ns (81.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.640     0.205    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X33Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[7]/C
                         clock pessimism             -0.194    -0.544    
    SLICE_X33Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    hci0/uart_blk/uart_rx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.955%)  route 0.644ns (82.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.644     0.209    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X32Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.194    -0.544    
    SLICE_X32Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.955%)  route 0.644ns (82.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.644     0.209    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X32Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.194    -0.544    
    SLICE_X32Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.955%)  route 0.644ns (82.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.644     0.209    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X32Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.194    -0.544    
    SLICE_X32Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.955%)  route 0.644ns (82.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.644     0.209    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X32Y70         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.818    -0.350    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X32Y70         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.194    -0.544    
    SLICE_X32Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.636    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.636    
                         arrival time                           0.209    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.141ns (17.894%)  route 0.647ns (82.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.553    -0.576    clk
    SLICE_X31Y80         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDPE (Prop_fdpe_C_Q)         0.141    -0.435 f  rst_reg/Q
                         net (fo=793, routed)         0.647     0.212    hci0/uart_blk/uart_rx_blk/rst
    SLICE_X33Y69         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=1531, routed)        0.819    -0.349    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X33Y69         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_state_reg[1]/C
                         clock pessimism             -0.194    -0.543    
    SLICE_X33Y69         FDCE (Remov_fdce_C_CLR)     -0.092    -0.635    hci0/uart_blk/uart_rx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.635    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.847    





