Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 4D0E2B071F2
	for <lists+qemu-devel@lfdr.de>; Wed, 16 Jul 2025 11:38:19 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1ubyaN-0002U7-SQ; Wed, 16 Jul 2025 05:38:00 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <kib@kib.kiev.ua>) id 1ubyaJ-0002Nz-Q5
 for qemu-devel@nongnu.org; Wed, 16 Jul 2025 05:37:56 -0400
Received: from kib.kiev.ua ([2001:470:d5e7:1::1])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <kib@kib.kiev.ua>) id 1ubyaH-0001mZ-0l
 for qemu-devel@nongnu.org; Wed, 16 Jul 2025 05:37:55 -0400
Received: from tom.home (kib@localhost [127.0.0.1] (may be forged))
 by kib.kiev.ua (8.18.1/8.18.1) with ESMTP id 56G9aoQ8086493;
 Wed, 16 Jul 2025 12:36:53 +0300 (EEST)
 (envelope-from kib@kib.kiev.ua)
DKIM-Filter: OpenDKIM Filter v2.10.3 kib.kiev.ua 56G9aoQ8086493
DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=kib.kiev.ua; s=tom;
 t=1752658616; bh=TJmRqvZfnV6iD5wuCFxodHonZAMi3U8eJLGDQAwa7Gg=;
 h=Date:From:To:Cc:Subject:References:In-Reply-To;
 b=y3JLcZe1cUkXXeefHlszynzHwkJRWRfZBUWFcLWZekWzvw5cPZ3IjHNRXZrPVAioi
 UOgEuRRFFu2YvSioFUKigvTdgcLEFtjdnga3fASC66SEFClv4UeV6JKe4EOD05U7o+
 VNB9QxJgvzMEbyfbhO+vIXBQp+3RS8cGjEnh0WRA=
Received: (from kostik@localhost)
 by tom.home (8.18.1/8.18.1/Submit) id 56G9ao16086492;
 Wed, 16 Jul 2025 12:36:50 +0300 (EEST)
 (envelope-from kib@kib.kiev.ua)
X-Authentication-Warning: tom.home: kostik set sender to kib@kib.kiev.ua using
 -f
Date: Wed, 16 Jul 2025 12:36:50 +0300
To: Yi Liu <yi.l.liu@intel.com>
Cc: CLEMENT MATHIEU--DRIF <clement.mathieu--drif@eviden.com>,
 David Woodhouse <dwmw2@infradead.org>,
 "Michael S. Tsirkin" <mst@redhat.com>,
 Jason Wang <jasowang@redhat.com>, Le Tan <tamlokveer@gmail.com>,
 "jhb@freebsd.org" <jhb@freebsd.org>,
 Marcel Apfelbaum <marcel.apfelbaum@gmail.com>,
 Paolo Bonzini <pbonzini@redhat.com>,
 Richard Henderson <richard.henderson@linaro.org>,
 Eduardo Habkost <eduardo@habkost.net>,
 "qemu-devel@nongnu.org" <qemu-devel@nongnu.org>
Subject: Re: [PATCH v2] intel_iommu: Allow both Status Write and Interrupt
 Flag in QI wait
Message-ID: <aHdysuwaLaC1WtCW@kib.kiev.ua>
References: <0122cbabc0adcc3cf878f5fd7834d8f258c7a2f2.camel@infradead.org>
 <9ce8b7e6-ad15-4d2e-a430-3896eccc7519@intel.com>
 <4FE9A8E3-5BA5-46D3-A1FA-EA1B7C85C058@infradead.org>
 <aHV0-wDJImAjRPPp@kib.kiev.ua>
 <afe3881b-1193-4d89-b0d0-6c316e54684f@eviden.com>
 <7cf6b91c1e1ea8b50d116f738215bcb55732b214.camel@infradead.org>
 <d84bdcab-3d2e-4731-a9aa-b8094fbaf7e8@eviden.com>
 <1d00dc9f-7647-4aa5-9ca5-987a06ce4292@intel.com>
 <aHck8KHvEJqrRJ2s@kib.kiev.ua>
 <80e9a8fd-e03b-48b0-856c-b8dd761a774e@intel.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <80e9a8fd-e03b-48b0-856c-b8dd761a774e@intel.com>
Received-SPF: pass client-ip=2001:470:d5e7:1::1; envelope-from=kib@kib.kiev.ua;
 helo=kib.kiev.ua
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, SPF_HELO_PASS=-0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Reply-to:  Konstantin Belousov <kib@kib.kiev.ua>
From:  Konstantin Belousov via <qemu-devel@nongnu.org>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Wed, Jul 16, 2025 at 05:23:57PM +0800, Yi Liu wrote:
> On 2025/7/16 12:05, Konstantin Belousov wrote:
> > On Wed, Jul 16, 2025 at 12:01:44PM +0800, Yi Liu wrote:
> > > On 2025/7/15 20:27, CLEMENT MATHIEU--DRIF wrote:
> > > > 
> > > > 
> > > > On 15/07/2025 10:27 am, David Woodhouse wrote:
> > > > > On Tue, 2025-07-15 at 06:11 +0000, CLEMENT MATHIEU--DRIF wrote:
> > > > > > 
> > > > > > 
> > > > > > On 14/07/2025 11:22 pm, Konstantin Belousov wrote:
> > > > > > > 
> > > > > > > On Mon, Jul 14, 2025 at 05:41:22PM +0100, David Woodhouse wrote:
> > > > > > > > On 14 July 2025 15:28:09 GMT+01:00, Yi Liu <yi.l.liu@intel.com>
> > > > > > > > wrote:
> > > > > > > > > Hi David,
> > > > > > > > > 
> > > > > > > > > On 2025/7/14 16:00, David Woodhouse wrote:
> > > > > > > > > > From: David Woodhouse <dwmw@amazon.co.uk>
> > > > > > > > > > 
> > > > > 
> > > > > > > > > I think this "if branch" can be moved just after the inv_desc non-zero
> > > > > > > > > reserved bit checking. Hence you don't need a ret at all. :)
> > > > > > > > 
> > > > > > > > We want to return false if the memory write fails, and the
> > > > > > > > interrupt has to happen afterwards.
> > > > > > 
> > > > > > Per spec: "Hardware behavior is undefined if the Status Address
> > > > > > specified is not an address route-able to memory"
> > > > > > 
> > > > > > Do we want to trigger the interrupt even when the DMA fails?
> > > > > 
> > > > > Yes, we do. That's a quality of implementation issue. Just because the
> > > > > behaviour is 'undefined' and theoretically gives us permission to do
> > > > > whatever we like to the guest, we should still be as sensible as
> > > > > possible.
> > > > 
> > > 
> > > Personally, I'm fine with generating the interrupt even the status write
> > > failed. But to avoid potential conflict, I've also raised this question to
> > > the VT-d spec owner. Haven't got a clear answer yet. To further understand
> > > this, may I ask some dumb questions here. Why FreeBSD set both SW and IF
> > > flag. What is the usage model here. Would software consider that all the QI
> > > descriptors prior to this specific wait descriptor has succeeded when
> > > either the interrupt got invoked or the expected status is written back?
> > 
> > FreeBSD queues invalidations, each invalidation has the gen number. To
> > know that some invalidation finished, FreeBSD waits for the interrupt,
> > we do not scan the invalidation sequence word otherwise. There might be
> > further generations of the invalidation descriptors in flight when we
> > get the interrupt, which means that we need to know which generation is
> > finished.
> 
> thanks for the explanation. So software still relies on checking the
> written back status of the wait descriptor to identify finished
> invalidation. If so might be better to generate interrupt when status write
> is succeeded? Otherwise, the interrupt is meaningless to software. Does the
> current software implementation rely on this interrupt even status write
> failed?

Yes, if the inv sequence word is not updated past the requested value,
the interrupt is basically ignored.

OTOH, the FreeBSD DMAR driver (should) never program non-main memory
physical address into the address field of the inv descriptor. And we
use the same location for all invalidations issued from the single DMAR
unit.

