# Synchronous-FIFO-Buffer-in-Verilog-HDL