[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/LibraryIntercon/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/LibraryIntercon/lib.map".
LIB: work
     ${SURELOG_DIR}/tests/LibraryIntercon/nets.pkg
     ${SURELOG_DIR}/tests/LibraryIntercon/lib.map

LIB: realLib
     ${SURELOG_DIR}/tests/LibraryIntercon/driver.svr
     ${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr

LIB: logicLib
     ${SURELOG_DIR}/tests/LibraryIntercon/top.sv
     ${SURELOG_DIR}/tests/LibraryIntercon/driver.sv
     ${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv


[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/LibraryIntercon/nets.pkg".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/LibraryIntercon/lib.map".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/LibraryIntercon/driver.svr".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/LibraryIntercon/top.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/LibraryIntercon/driver.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/LibraryIntercon/nets.pkg".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/LibraryIntercon/driver.svr".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/LibraryIntercon/top.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/LibraryIntercon/driver.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv".
[WRN:PA0205] ${SURELOG_DIR}/tests/LibraryIntercon/nets.pkg:1:1: No timescale set for "NetsPkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/LibraryIntercon/top.sv:1:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv:2:1: No timescale set for "cmp".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv:2:1: Compile module "logicLib@cmp".
[INF:CP0303] ${SURELOG_DIR}/tests/LibraryIntercon/driver.sv:2:1: Compile module "logicLib@driver".
[INF:CP0303] ${SURELOG_DIR}/tests/LibraryIntercon/top.sv:1:1: Compile module "logicLib@top".
[INF:CP0303] ${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr:2:1: Compile module "realLib@cmp".
[INF:CP0303] ${SURELOG_DIR}/tests/LibraryIntercon/driver.svr:1:1: Compile module "realLib@driver".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 2
ArrayNet                                               1
ArrayTypespec                                          1
Assignment                                            15
Begin                                                  5
BitSelect                                             10
ClassDefn                                              8
ClassTypespec                                          8
Constant                                              53
ContAssign                                             2
DelayControl                                           3
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
EventControl                                           1
ForStmt                                                2
Function                                               9
IODecl                                                11
Identifier                                            37
IfElse                                                 4
IfStmt                                                 1
ImportTypespec                                         2
Initial                                                4
IntTypespec                                           15
IntVar                                                 2
LogicNet                                               9
LogicTypespec                                         16
Module                                                 6
ModuleArray                                            2
ModuleTypespec                                         5
Operation                                             11
Package                                                2
ParamAssign                                            6
Parameter                                              6
Port                                                  12
Range                                                  7
RealTypespec                                           5
RealVar                                                3
RefObj                                                32
RefTypespec                                           46
SourceFile                                             6
Task                                                   9
TypedefTypespec                                        2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/LibraryIntercon/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (nets.pkg), file:${SURELOG_DIR}/tests/LibraryIntercon/nets.pkg
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:nets.pkg
|vpiSourceFiles:
\_SourceFile: (driver.svr), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.svr
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:driver.svr
|vpiSourceFiles:
\_SourceFile: (cmp.svr), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:cmp.svr
|vpiSourceFiles:
\_SourceFile: (top.sv), file:${SURELOG_DIR}/tests/LibraryIntercon/top.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top.sv
|vpiSourceFiles:
\_SourceFile: (driver.sv), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:driver.sv
|vpiSourceFiles:
\_SourceFile: (cmp.sv), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:cmp.sv
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (builtin)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (array)
      |vpiParent:
      \_ClassDefn: (builtin::array)
      |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (queue)
      |vpiParent:
      \_ClassDefn: (builtin::queue)
      |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (string)
      |vpiParent:
      \_ClassDefn: (builtin::string)
      |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (system)
      |vpiParent:
      \_ClassDefn: (builtin::system)
      |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (any_sverilog_class)
      |vpiParent:
      \_ClassDefn: (builtin::any_sverilog_class)
      |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (mailbox)
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:1:3, endln:27:11
      |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiName:new
      |vpiFullName:builtin::mailbox::new
      |vpiTypedef:
      \_IntTypespec: , line:3:19, endln:3:22
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:3:19, endln:3:22
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (bound), line:3:23, endln:3:28
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiDirection:1
        |vpiName:bound
        |vpiExpr:
        \_Constant: , line:3:31, endln:3:32
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::mailbox::new::bound), line:3:19, endln:3:22
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiFullName:builtin::mailbox::new::bound
          |vpiActual:
          \_IntTypespec: , line:3:19, endln:3:22
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (num)
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (peek)
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:1:3, endln:27:11
      |vpiName:
      \_Identifier: (try_peek)
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (process)
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:30:3, endln:52:11
      |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (self)
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process)
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (status)
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (kill)
        |vpiParent:
        \_Task: (builtin::process::kill), line:40:5, endln:41:12
        |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (await)
        |vpiParent:
        \_Task: (builtin::process::await), line:43:5, endln:44:12
        |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (suspend)
        |vpiParent:
        \_Task: (builtin::process::suspend), line:46:5, endln:47:12
        |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (resume)
        |vpiParent:
        \_Task: (builtin::process::resume), line:49:5, endln:50:12
        |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:30:3, endln:52:11
      |vpiName:
      \_Identifier: (state)
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:
    \_Identifier: (semaphore)
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:55:3, endln:69:11
      |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (new)
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiName:new
      |vpiFullName:builtin::semaphore::new
      |vpiTypedef:
      \_IntTypespec: , line:57:18, endln:57:21
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:57:18, endln:57:21
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:57:22, endln:57:30
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:57:33, endln:57:34
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::new::keyCount), line:57:18, endln:57:21
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiFullName:builtin::semaphore::new::keyCount
          |vpiActual:
          \_IntTypespec: , line:57:18, endln:57:21
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (put)
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (get)
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:55:3, endln:69:11
      |vpiName:
      \_Identifier: (try_get)
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:14, endln:66:17
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiTypedef:
  \_ClassTypespec: (array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiClassDefn:
    \_ClassDefn: (builtin::array)
  |vpiTypedef:
  \_ClassTypespec: (queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiClassDefn:
    \_ClassDefn: (builtin::queue)
  |vpiTypedef:
  \_ClassTypespec: (string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiClassDefn:
    \_ClassDefn: (builtin::string)
  |vpiTypedef:
  \_ClassTypespec: (system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiClassDefn:
    \_ClassDefn: (builtin::system)
  |vpiTypedef:
  \_ClassTypespec: (any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiClassDefn:
    \_ClassDefn: (builtin::any_sverilog_class)
  |vpiTypedef:
  \_ClassTypespec: (mailbox)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiClassDefn:
    \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:1:3, endln:27:11
  |vpiTypedef:
  \_ClassTypespec: (process)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiClassDefn:
    \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:30:3, endln:52:11
  |vpiTypedef:
  \_ClassTypespec: (semaphore)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiClassDefn:
    \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassTypespec: (array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassTypespec: (queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassTypespec: (string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassTypespec: (system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassTypespec: (any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassTypespec: (mailbox)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassTypespec: (process)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:55:3, endln:69:11
  |vpiImportTypespec:
  \_ClassTypespec: (semaphore)
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/LibraryIntercon/builtin.sv, line:55:3, endln:69:11
|vpiAllPackages:
\_Package: NetsPkg (NetsPkg), file:${SURELOG_DIR}/tests/LibraryIntercon/nets.pkg, line:1:1, endln:5:21
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (NetsPkg)
    |vpiParent:
    \_Package: NetsPkg (NetsPkg), file:${SURELOG_DIR}/tests/LibraryIntercon/nets.pkg, line:1:1, endln:5:21
    |vpiName:NetsPkg
  |vpiTypedef:
  \_RealTypespec: , line:3:9, endln:3:13
    |vpiParent:
    \_Package: NetsPkg (NetsPkg), file:${SURELOG_DIR}/tests/LibraryIntercon/nets.pkg, line:1:1, endln:5:21
  |vpiTypedef:
  \_TypedefTypespec: (NetsPkg::realNet), line:3:14, endln:3:21
    |vpiParent:
    \_Package: NetsPkg (NetsPkg), file:${SURELOG_DIR}/tests/LibraryIntercon/nets.pkg, line:1:1, endln:5:21
    |vpiName:
    \_Identifier: (NetsPkg::realNet)
      |vpiParent:
      \_TypedefTypespec: (NetsPkg::realNet), line:3:14, endln:3:21
      |vpiName:NetsPkg::realNet
    |vpiTypedefAlias:
    \_RefTypespec: (NetsPkg::realNet), line:3:9, endln:3:13
      |vpiParent:
      \_TypedefTypespec: (NetsPkg::realNet), line:3:14, endln:3:21
      |vpiFullName:NetsPkg::realNet
      |vpiActual:
      \_RealTypespec: , line:3:9, endln:3:13
  |vpiImportTypespec:
  \_RealTypespec: , line:3:9, endln:3:13
  |vpiImportTypespec:
  \_TypedefTypespec: (NetsPkg::realNet), line:3:14, endln:3:21
  |vpiDefName:NetsPkg
  |vpiEndLabel:NetsPkg
|vpiAllModules:
\_Module: logicLib@cmp (logicLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv, line:2:1, endln:24:7
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (logicLib@cmp)
    |vpiParent:
    \_Module: logicLib@cmp (logicLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv, line:2:1, endln:24:7
    |vpiName:logicLib@cmp
  |vpiParameter:
  \_Parameter: (logicLib@cmp.hyst), line:2:29, endln:2:40
    |vpiParent:
    \_Module: logicLib@cmp (logicLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv, line:2:1, endln:24:7
    |REAL:0.650000
    |vpiTypespec:
    \_RefTypespec: (logicLib@cmp.hyst), line:2:24, endln:2:28
      |vpiParent:
      \_Parameter: (logicLib@cmp.hyst), line:2:29, endln:2:40
      |vpiFullName:logicLib@cmp.hyst
      |vpiActual:
      \_RealTypespec: , line:2:24, endln:2:28
    |vpiName:hyst
    |vpiFullName:logicLib@cmp.hyst
  |vpiParamAssign:
  \_ParamAssign: , line:2:29, endln:2:40
    |vpiParent:
    \_Module: logicLib@cmp (logicLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv, line:2:1, endln:24:7
    |vpiRhs:
    \_Constant: , line:2:36, endln:2:40
      |vpiParent:
      \_ParamAssign: , line:2:29, endln:2:40
      |vpiDecompile:0.65
      |vpiSize:64
      |REAL:0.650000
      |vpiConstType:2
    |vpiLhs:
    \_Parameter: (logicLib@cmp.hyst), line:2:29, endln:2:40
  |vpiTypedef:
  \_RealTypespec: , line:2:24, endln:2:28
    |vpiParent:
    \_Module: logicLib@cmp (logicLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv, line:2:1, endln:24:7
  |vpiTypedef:
  \_LogicTypespec: , line:4:13, endln:4:18
    |vpiParent:
    \_Module: logicLib@cmp (logicLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv, line:2:1, endln:24:7
  |vpiImportTypespec:
  \_RealTypespec: , line:2:24, endln:2:28
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:13, endln:4:18
  |vpiImportTypespec:
  \_LogicNet: (logicLib@cmp.inA), line:4:25, endln:4:28
    |vpiParent:
    \_Module: logicLib@cmp (logicLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv, line:2:1, endln:24:7
    |vpiTypespec:
    \_RefTypespec: (logicLib@cmp.inA), line:4:13, endln:4:18
      |vpiParent:
      \_LogicNet: (logicLib@cmp.inA), line:4:25, endln:4:28
      |vpiFullName:logicLib@cmp.inA
      |vpiActual:
      \_LogicTypespec: , line:4:13, endln:4:18
    |vpiName:inA
    |vpiFullName:logicLib@cmp.inA
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (logicLib@cmp.rst), line:5:13, endln:5:16
    |vpiParent:
    \_Module: logicLib@cmp (logicLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv, line:2:1, endln:24:7
    |vpiTypespec:
    \_RefTypespec: (logicLib@cmp.rst), line:5:7, endln:5:12
      |vpiParent:
      \_LogicNet: (logicLib@cmp.rst), line:5:13, endln:5:16
      |vpiFullName:logicLib@cmp.rst
      |vpiActual:
      \_LogicTypespec: , line:4:13, endln:4:18
    |vpiName:rst
    |vpiFullName:logicLib@cmp.rst
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (logicLib@cmp.out), line:8:2, endln:8:5
    |vpiParent:
    \_Module: logicLib@cmp (logicLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv, line:2:1, endln:24:7
    |vpiTypespec:
    \_RefTypespec: (logicLib@cmp.out), line:7:1, endln:7:6
      |vpiParent:
      \_LogicNet: (logicLib@cmp.out), line:8:2, endln:8:5
      |vpiFullName:logicLib@cmp.out
      |vpiActual:
      \_LogicTypespec: , line:4:13, endln:4:18
    |vpiName:out
    |vpiFullName:logicLib@cmp.out
    |vpiNetType:36
  |vpiDefName:logicLib@cmp
  |vpiNet:
  \_LogicNet: (logicLib@cmp.inA), line:4:25, endln:4:28
  |vpiNet:
  \_LogicNet: (logicLib@cmp.rst), line:5:13, endln:5:16
  |vpiNet:
  \_LogicNet: (logicLib@cmp.out), line:8:2, endln:8:5
  |vpiPort:
  \_Port: (inA), line:4:25, endln:4:28
    |vpiParent:
    \_Module: logicLib@cmp (logicLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv, line:2:1, endln:24:7
    |vpiName:inA
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (logicLib@cmp.inA), line:4:13, endln:4:18
      |vpiParent:
      \_Port: (inA), line:4:25, endln:4:28
      |vpiFullName:logicLib@cmp.inA
      |vpiActual:
      \_LogicTypespec: , line:4:13, endln:4:18
  |vpiPort:
  \_Port: (rst), line:5:13, endln:5:16
    |vpiParent:
    \_Module: logicLib@cmp (logicLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv, line:2:1, endln:24:7
    |vpiName:rst
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (logicLib@cmp.rst), line:5:7, endln:5:12
      |vpiParent:
      \_Port: (rst), line:5:13, endln:5:16
      |vpiFullName:logicLib@cmp.rst
      |vpiActual:
      \_LogicTypespec: , line:4:13, endln:4:18
  |vpiPort:
  \_Port: (out), line:8:2, endln:8:5
    |vpiParent:
    \_Module: logicLib@cmp (logicLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv, line:2:1, endln:24:7
    |vpiName:out
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (logicLib@cmp.out), line:7:1, endln:7:6
      |vpiParent:
      \_Port: (out), line:8:2, endln:8:5
      |vpiFullName:logicLib@cmp.out
      |vpiActual:
      \_LogicTypespec: , line:4:13, endln:4:18
  |vpiProcess:
  \_Initial: , line:9:1, endln:10:13
    |vpiParent:
    \_Module: logicLib@cmp (logicLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv, line:2:1, endln:24:7
    |vpiStmt:
    \_Assignment: , line:10:2, endln:10:12
      |vpiParent:
      \_Initial: , line:9:1, endln:10:13
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_Constant: , line:10:8, endln:10:12
        |vpiParent:
        \_Assignment: , line:10:2, endln:10:12
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
      |vpiLhs:
      \_RefObj: (logicLib@cmp.out), line:10:2, endln:10:5
        |vpiParent:
        \_Assignment: , line:10:2, endln:10:12
        |vpiName:out
        |vpiFullName:logicLib@cmp.out
        |vpiActual:
        \_LogicNet: (logicLib@cmp.out), line:8:2, endln:8:5
  |vpiProcess:
  \_Always: , line:11:1, endln:22:4
    |vpiParent:
    \_Module: logicLib@cmp (logicLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv, line:2:1, endln:24:7
    |vpiStmt:
    \_EventControl: , line:12:2, endln:12:13
      |vpiParent:
      \_Always: , line:11:1, endln:22:4
      |vpiCondition:
      \_Operation: , line:12:4, endln:12:12
        |vpiParent:
        \_EventControl: , line:12:2, endln:12:13
        |vpiOpType:37
        |vpiOperand:
        \_RefObj: (logicLib@cmp.inA), line:12:4, endln:12:7
          |vpiParent:
          \_Operation: , line:12:4, endln:12:12
          |vpiName:inA
          |vpiFullName:logicLib@cmp.inA
          |vpiActual:
          \_LogicNet: (logicLib@cmp.inA), line:4:25, endln:4:28
        |vpiOperand:
        \_RefObj: (logicLib@cmp.rst), line:12:9, endln:12:12
          |vpiParent:
          \_Operation: , line:12:4, endln:12:12
          |vpiName:rst
          |vpiFullName:logicLib@cmp.rst
          |vpiActual:
          \_LogicNet: (logicLib@cmp.rst), line:5:13, endln:5:16
      |vpiStmt:
      \_Begin: (logicLib@cmp), line:13:1, endln:22:4
        |vpiParent:
        \_EventControl: , line:12:2, endln:12:13
        |vpiFullName:logicLib@cmp
        |vpiStmt:
        \_IfElse: , line:14:1, endln:21:10
          |vpiParent:
          \_Begin: (logicLib@cmp), line:13:1, endln:22:4
          |vpiCondition:
          \_RefObj: (logicLib@cmp.rst), line:15:3, endln:15:6
            |vpiParent:
            \_IfElse: , line:14:1, endln:21:10
            |vpiName:rst
            |vpiFullName:logicLib@cmp.rst
            |vpiActual:
            \_LogicNet: (logicLib@cmp.rst), line:5:13, endln:5:16
          |vpiStmt:
          \_Assignment: , line:15:8, endln:15:19
            |vpiParent:
            \_IfElse: , line:14:1, endln:21:10
            |vpiOpType:82
            |vpiRhs:
            \_Constant: , line:15:15, endln:15:19
              |vpiParent:
              \_Assignment: , line:15:8, endln:15:19
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_RefObj: (logicLib@cmp.out), line:15:8, endln:15:11
              |vpiParent:
              \_Assignment: , line:15:8, endln:15:19
              |vpiName:out
              |vpiFullName:logicLib@cmp.out
              |vpiActual:
              \_LogicNet: (logicLib@cmp.out), line:8:2, endln:8:5
          |vpiElseStmt:
          \_IfElse: , line:17:1, endln:21:10
            |vpiParent:
            \_IfElse: , line:14:1, endln:21:10
            |vpiCondition:
            \_Operation: , line:18:3, endln:18:19
              |vpiParent:
              \_IfElse: , line:17:1, endln:21:10
              |vpiOpType:28
              |vpiOperand:
              \_BitSelect: (logicLib@cmp.inA), line:18:6, endln:18:9
                |vpiParent:
                \_Operation: , line:18:3, endln:18:19
                |vpiName:inA
                |vpiFullName:logicLib@cmp.inA
                |vpiActual:
                \_LogicNet: (logicLib@cmp.inA), line:4:25, endln:4:28
                |vpiIndex:
                \_Constant: , line:18:7, endln:18:8
                  |vpiParent:
                  \_BitSelect: (logicLib@cmp.inA), line:18:6, endln:18:9
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
              |vpiOperand:
              \_Operation: , line:18:12, endln:18:19
                |vpiParent:
                \_Operation: , line:18:3, endln:18:19
                |vpiOpType:4
                |vpiOperand:
                \_BitSelect: (logicLib@cmp.inA), line:18:16, endln:18:19
                  |vpiParent:
                  \_Operation: , line:18:12, endln:18:19
                  |vpiName:inA
                  |vpiFullName:logicLib@cmp.inA
                  |vpiActual:
                  \_LogicNet: (logicLib@cmp.inA), line:4:25, endln:4:28
                  |vpiIndex:
                  \_Constant: , line:18:17, endln:18:18
                    |vpiParent:
                    \_BitSelect: (logicLib@cmp.inA), line:18:16, endln:18:19
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
            |vpiStmt:
            \_Assignment: , line:18:21, endln:18:32
              |vpiParent:
              \_IfElse: , line:17:1, endln:21:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:18:28, endln:18:32
                |vpiParent:
                \_Assignment: , line:18:21, endln:18:32
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
              |vpiLhs:
              \_RefObj: (logicLib@cmp.out), line:18:21, endln:18:24
                |vpiParent:
                \_Assignment: , line:18:21, endln:18:32
                |vpiName:out
                |vpiFullName:logicLib@cmp.out
                |vpiActual:
                \_LogicNet: (logicLib@cmp.out), line:8:2, endln:8:5
            |vpiElseStmt:
            \_Assignment: , line:20:1, endln:21:9
              |vpiParent:
              \_IfElse: , line:17:1, endln:21:10
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:21:5, endln:21:9
                |vpiParent:
                \_Assignment: , line:20:1, endln:21:9
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
                |vpiConstType:3
              |vpiLhs:
              \_RefObj: (logicLib@cmp.out), line:20:1, endln:20:4
                |vpiParent:
                \_Assignment: , line:20:1, endln:21:9
                |vpiName:out
                |vpiFullName:logicLib@cmp.out
                |vpiActual:
                \_LogicNet: (logicLib@cmp.out), line:8:2, endln:8:5
    |vpiAlwaysType:1
  |vpiEndLabel:cmp
|vpiAllModules:
\_Module: logicLib@driver (logicLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.sv, line:2:1, endln:29:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (logicLib@driver)
    |vpiParent:
    \_Module: logicLib@driver (logicLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.sv, line:2:1, endln:29:10
    |vpiName:logicLib@driver
  |vpiParameter:
  \_Parameter: (logicLib@driver.iterations), line:8:2, endln:8:18
    |vpiParent:
    \_Module: logicLib@driver (logicLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.sv, line:2:1, endln:29:10
    |UINT:256
    |vpiTypespec:
    \_RefTypespec: (logicLib@driver.iterations), line:7:1, endln:7:4
      |vpiParent:
      \_Parameter: (logicLib@driver.iterations), line:8:2, endln:8:18
      |vpiFullName:logicLib@driver.iterations
      |vpiActual:
      \_IntTypespec: , line:7:1, endln:7:4
    |vpiName:iterations
    |vpiFullName:logicLib@driver.iterations
  |vpiParameter:
  \_Parameter: (logicLib@driver.delay), line:6:2, endln:6:12
    |vpiParent:
    \_Module: logicLib@driver (logicLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.sv, line:2:1, endln:29:10
    |UINT:30
    |vpiTypespec:
    \_RefTypespec: (logicLib@driver.delay), line:5:1, endln:5:4
      |vpiParent:
      \_Parameter: (logicLib@driver.delay), line:6:2, endln:6:12
      |vpiFullName:logicLib@driver.delay
      |vpiActual:
      \_IntTypespec: , line:7:1, endln:7:4
    |vpiSigned:1
    |vpiName:delay
    |vpiFullName:logicLib@driver.delay
  |vpiParamAssign:
  \_ParamAssign: , line:8:2, endln:8:18
    |vpiParent:
    \_Module: logicLib@driver (logicLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.sv, line:2:1, endln:29:10
    |vpiRhs:
    \_Constant: , line:8:15, endln:8:18
      |vpiParent:
      \_ParamAssign: , line:8:2, endln:8:18
      |vpiDecompile:256
      |vpiSize:64
      |UINT:256
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (logicLib@driver.iterations), line:8:2, endln:8:18
  |vpiParamAssign:
  \_ParamAssign: , line:6:2, endln:6:12
    |vpiParent:
    \_Module: logicLib@driver (logicLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.sv, line:2:1, endln:29:10
    |vpiRhs:
    \_Constant: , line:6:10, endln:6:12
      |vpiParent:
      \_ParamAssign: , line:6:2, endln:6:12
      |vpiDecompile:30
      |vpiSize:64
      |UINT:30
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (logicLib@driver.delay), line:6:2, endln:6:12
  |vpiTypedef:
  \_IntTypespec: , line:7:1, endln:7:4
    |vpiParent:
    \_Module: logicLib@driver (logicLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.sv, line:2:1, endln:29:10
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: , line:12:1, endln:12:6
    |vpiParent:
    \_Module: logicLib@driver (logicLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.sv, line:2:1, endln:29:10
  |vpiTypedef:
  \_LogicTypespec: , line:15:1, endln:15:6
    |vpiParent:
    \_Module: logicLib@driver (logicLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.sv, line:2:1, endln:29:10
    |vpiRange:
    \_Range: , line:16:2, endln:16:7
      |vpiParent:
      \_LogicTypespec: , line:15:1, endln:15:6
      |vpiLeftRange:
      \_Constant: , line:16:3, endln:16:4
        |vpiParent:
        \_Range: , line:16:2, endln:16:7
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:16:5, endln:16:6
        |vpiParent:
        \_Range: , line:16:2, endln:16:7
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
  |vpiImportTypespec:
  \_IntTypespec: , line:7:1, endln:7:4
  |vpiImportTypespec:
  \_LogicTypespec: , line:12:1, endln:12:6
  |vpiImportTypespec:
  \_LogicNet: (logicLib@driver.out), line:13:8, endln:13:11
    |vpiParent:
    \_Module: logicLib@driver (logicLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.sv, line:2:1, endln:29:10
    |vpiTypespec:
    \_RefTypespec: (logicLib@driver.out), line:12:1, endln:12:6
      |vpiParent:
      \_LogicNet: (logicLib@driver.out), line:13:8, endln:13:11
      |vpiFullName:logicLib@driver.out
      |vpiActual:
      \_LogicTypespec: , line:12:1, endln:12:6
    |vpiName:out
    |vpiFullName:logicLib@driver.out
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:15:1, endln:15:6
  |vpiImportTypespec:
  \_LogicNet: (logicLib@driver.outvar), line:16:8, endln:16:14
    |vpiParent:
    \_Module: logicLib@driver (logicLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.sv, line:2:1, endln:29:10
    |vpiTypespec:
    \_RefTypespec: (logicLib@driver.outvar), line:15:1, endln:16:7
      |vpiParent:
      \_LogicNet: (logicLib@driver.outvar), line:16:8, endln:16:14
      |vpiFullName:logicLib@driver.outvar
      |vpiActual:
      \_LogicTypespec: , line:15:1, endln:15:6
    |vpiName:outvar
    |vpiFullName:logicLib@driver.outvar
    |vpiNetType:36
  |vpiDefName:logicLib@driver
  |vpiNet:
  \_LogicNet: (logicLib@driver.out), line:13:8, endln:13:11
  |vpiNet:
  \_LogicNet: (logicLib@driver.outvar), line:16:8, endln:16:14
  |vpiPort:
  \_Port: (out), line:13:8, endln:13:11
    |vpiParent:
    \_Module: logicLib@driver (logicLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.sv, line:2:1, endln:29:10
    |vpiName:out
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (logicLib@driver.out), line:12:1, endln:12:6
      |vpiParent:
      \_Port: (out), line:13:8, endln:13:11
      |vpiFullName:logicLib@driver.out
      |vpiActual:
      \_LogicTypespec: , line:12:1, endln:12:6
  |vpiProcess:
  \_Initial: , line:19:1, endln:27:4
    |vpiParent:
    \_Module: logicLib@driver (logicLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.sv, line:2:1, endln:29:10
    |vpiStmt:
    \_Begin: (logicLib@driver), line:20:1, endln:27:4
      |vpiParent:
      \_Initial: , line:19:1, endln:27:4
      |vpiFullName:logicLib@driver
      |vpiVariables:
      \_IntVar: (logicLib@driver.i), line:25:2, endln:25:3
        |vpiParent:
        \_Begin: (logicLib@driver), line:20:1, endln:27:4
        |vpiTypespec:
        \_RefTypespec: (logicLib@driver.i), line:24:1, endln:24:4
          |vpiParent:
          \_IntVar: (logicLib@driver.i), line:25:2, endln:25:3
          |vpiFullName:logicLib@driver.i
          |vpiActual:
          \_IntTypespec: , line:24:1, endln:24:4
        |vpiName:i
        |vpiFullName:logicLib@driver.i
        |vpiSigned:1
      |vpiInternalScope:
      \_ForStmt: (logicLib@driver), line:22:1, endln:26:17
        |vpiParent:
        \_Begin: (logicLib@driver), line:20:1, endln:27:4
        |vpiFullName:logicLib@driver
        |vpiForInitStmt:
        \_Assignment: , line:24:1, endln:25:7
          |vpiParent:
          \_ForStmt: (logicLib@driver), line:22:1, endln:26:17
          |vpiRhs:
          \_Constant: , line:25:6, endln:25:7
            |vpiParent:
            \_Assignment: , line:24:1, endln:25:7
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_IntVar: (logicLib@driver.i), line:25:2, endln:25:3
        |vpiForIncStmt:
        \_Operation: , line:25:25, endln:25:28
          |vpiParent:
          \_ForStmt: (logicLib@driver), line:22:1, endln:26:17
          |vpiOpType:62
          |vpiOperand:
          \_RefObj: (logicLib@driver.i), line:25:25, endln:25:26
            |vpiParent:
            \_Operation: , line:25:25, endln:25:28
            |vpiName:i
            |vpiFullName:logicLib@driver.i
            |vpiActual:
            \_IntVar: (logicLib@driver.i), line:25:2, endln:25:3
        |vpiCondition:
        \_Operation: , line:25:9, endln:25:23
          |vpiParent:
          \_ForStmt: (logicLib@driver), line:22:1, endln:26:17
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (logicLib@driver.i), line:25:9, endln:25:10
            |vpiParent:
            \_Operation: , line:25:9, endln:25:23
            |vpiName:i
            |vpiFullName:logicLib@driver.i
            |vpiActual:
            \_IntVar: (logicLib@driver.i), line:25:2, endln:25:3
          |vpiOperand:
          \_RefObj: (logicLib@driver.iterations), line:25:13, endln:25:23
            |vpiParent:
            \_Operation: , line:25:9, endln:25:23
            |vpiName:iterations
            |vpiFullName:logicLib@driver.iterations
            |vpiActual:
            \_Parameter: (logicLib@driver.iterations), line:8:2, endln:8:18
        |vpiStmt:
        \_DelayControl: , line:26:1, endln:26:16
          |vpiParent:
          \_ForStmt: (logicLib@driver), line:22:1, endln:26:17
          |vpiStmt:
          \_Operation: , line:26:8, endln:26:16
            |vpiParent:
            \_DelayControl: , line:26:1, endln:26:16
            |vpiOpType:62
            |vpiOperand:
            \_RefObj: (logicLib@driver.outvar), line:26:8, endln:26:14
              |vpiParent:
              \_Operation: , line:26:8, endln:26:16
              |vpiName:outvar
              |vpiFullName:logicLib@driver.outvar
              |vpiActual:
              \_LogicNet: (logicLib@driver.outvar), line:16:8, endln:16:14
          |vpiDelay:
          \_RefObj: (logicLib@driver.delay), line:26:2, endln:26:7
            |vpiParent:
            \_DelayControl: , line:26:1, endln:26:16
            |vpiName:delay
            |vpiFullName:logicLib@driver.delay
            |vpiActual:
            \_Parameter: (logicLib@driver.delay), line:6:2, endln:6:12
      |vpiTypedef:
      \_IntTypespec: , line:24:1, endln:24:4
        |vpiParent:
        \_Begin: (logicLib@driver), line:20:1, endln:27:4
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:1, endln:24:4
      |vpiImportTypespec:
      \_IntVar: (logicLib@driver.i), line:25:2, endln:25:3
      |vpiStmt:
      \_Assignment: , line:21:1, endln:21:12
        |vpiParent:
        \_Begin: (logicLib@driver), line:20:1, endln:27:4
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:21:10, endln:21:12
          |vpiParent:
          \_Assignment: , line:21:1, endln:21:12
          |vpiDecompile:'0
          |vpiSize:-1
          |BIN:0
          |vpiConstType:3
        |vpiLhs:
        \_RefObj: (logicLib@driver.outvar), line:21:1, endln:21:7
          |vpiParent:
          \_Assignment: , line:21:1, endln:21:12
          |vpiName:outvar
          |vpiFullName:logicLib@driver.outvar
          |vpiActual:
          \_LogicNet: (logicLib@driver.outvar), line:16:8, endln:16:14
      |vpiStmt:
      \_ForStmt: (logicLib@driver), line:22:1, endln:26:17
  |vpiContAssign:
  \_ContAssign: , line:18:2, endln:18:14
    |vpiParent:
    \_Module: logicLib@driver (logicLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.sv, line:2:1, endln:29:10
    |vpiRhs:
    \_RefObj: (logicLib@driver.outvar), line:18:8, endln:18:14
      |vpiParent:
      \_ContAssign: , line:18:2, endln:18:14
      |vpiName:outvar
      |vpiFullName:logicLib@driver.outvar
      |vpiActual:
      \_LogicNet: (logicLib@driver.outvar), line:16:8, endln:16:14
    |vpiLhs:
    \_RefObj: (logicLib@driver.out), line:18:2, endln:18:5
      |vpiParent:
      \_ContAssign: , line:18:2, endln:18:14
      |vpiName:out
      |vpiFullName:logicLib@driver.out
      |vpiActual:
      \_LogicNet: (logicLib@driver.out), line:13:8, endln:13:11
  |vpiEndLabel:driver
|vpiAllModules:
\_Module: logicLib@top (logicLib@top), file:${SURELOG_DIR}/tests/LibraryIntercon/top.sv, line:1:1, endln:9:16
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (logicLib@top)
    |vpiParent:
    \_Module: logicLib@top (logicLib@top), file:${SURELOG_DIR}/tests/LibraryIntercon/top.sv, line:1:1, endln:9:16
    |vpiName:logicLib@top
  |vpiTypedef:
  \_ModuleTypespec: (driver)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:driver
    |vpiModule:
    \_Module: logicLib@driver (logicLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.sv, line:2:1, endln:29:10
  |vpiTypedef:
  \_ModuleTypespec: (cmp)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:cmp
    |vpiModule:
    \_Module: logicLib@cmp (logicLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.sv, line:2:1, endln:24:7
  |vpiTypedef:
  \_LogicTypespec: , line:2:14, endln:2:25
    |vpiParent:
    \_Module: logicLib@top (logicLib@top), file:${SURELOG_DIR}/tests/LibraryIntercon/top.sv, line:1:1, endln:9:16
    |vpiRange:
    \_Range: , line:2:14, endln:2:19
      |vpiParent:
      \_LogicTypespec: , line:2:14, endln:2:25
      |vpiLeftRange:
      \_Constant: , line:2:15, endln:2:16
        |vpiParent:
        \_Range: , line:2:14, endln:2:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:17, endln:2:18
        |vpiParent:
        \_Range: , line:2:14, endln:2:19
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiRange:
    \_Range: , line:2:20, endln:2:25
      |vpiParent:
      \_LogicTypespec: , line:2:14, endln:2:25
      |vpiLeftRange:
      \_Constant: , line:2:21, endln:2:22
        |vpiParent:
        \_Range: , line:2:20, endln:2:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:23, endln:2:24
        |vpiParent:
        \_Range: , line:2:20, endln:2:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:3:1, endln:3:6
    |vpiParent:
    \_Module: logicLib@top (logicLib@top), file:${SURELOG_DIR}/tests/LibraryIntercon/top.sv, line:1:1, endln:9:16
    |vpiRange:
    \_Range: , line:3:7, endln:3:12
      |vpiParent:
      \_LogicTypespec: , line:3:1, endln:3:6
      |vpiLeftRange:
      \_Constant: , line:3:8, endln:3:9
        |vpiParent:
        \_Range: , line:3:7, endln:3:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:10, endln:3:11
        |vpiParent:
        \_Range: , line:3:7, endln:3:12
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:14, endln:2:25
  |vpiImportTypespec:
  \_LogicNet: (logicLib@top.aBus), line:2:26, endln:2:30
    |vpiParent:
    \_Module: logicLib@top (logicLib@top), file:${SURELOG_DIR}/tests/LibraryIntercon/top.sv, line:1:1, endln:9:16
    |vpiTypespec:
    \_RefTypespec: (logicLib@top.aBus), line:2:14, endln:2:25
      |vpiParent:
      \_LogicNet: (logicLib@top.aBus), line:2:26, endln:2:30
      |vpiFullName:logicLib@top.aBus
      |vpiActual:
      \_LogicTypespec: , line:2:14, endln:2:25
    |vpiName:aBus
    |vpiFullName:logicLib@top.aBus
    |vpiNetType:12
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:1, endln:3:6
  |vpiImportTypespec:
  \_LogicNet: (logicLib@top.dBus), line:3:13, endln:3:17
    |vpiParent:
    \_Module: logicLib@top (logicLib@top), file:${SURELOG_DIR}/tests/LibraryIntercon/top.sv, line:1:1, endln:9:16
    |vpiTypespec:
    \_RefTypespec: (logicLib@top.dBus), line:3:1, endln:3:12
      |vpiParent:
      \_LogicNet: (logicLib@top.dBus), line:3:13, endln:3:17
      |vpiFullName:logicLib@top.dBus
      |vpiActual:
      \_LogicTypespec: , line:3:1, endln:3:6
    |vpiName:dBus
    |vpiFullName:logicLib@top.dBus
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (logicLib@top.rst), line:7:24, endln:7:27
    |vpiParent:
    \_Module: logicLib@top (logicLib@top), file:${SURELOG_DIR}/tests/LibraryIntercon/top.sv, line:1:1, endln:9:16
    |vpiName:rst
    |vpiFullName:logicLib@top.rst
    |vpiNetType:1
  |vpiDefName:logicLib@top
  |vpiNet:
  \_LogicNet: (logicLib@top.aBus), line:2:26, endln:2:30
  |vpiNet:
  \_LogicNet: (logicLib@top.dBus), line:3:13, endln:3:17
  |vpiNet:
  \_LogicNet: (logicLib@top.rst), line:7:24, endln:7:27
  |vpiModuleArrays:
  \_ModuleArray: (logicLib@driver), line:5:8, endln:5:19
    |vpiParent:
    \_Module: logicLib@top (logicLib@top), file:${SURELOG_DIR}/tests/LibraryIntercon/top.sv, line:1:1, endln:9:16
    |vpiName:driverArray
    |vpiFullName:logicLib@driver
    |vpiRange:
    \_Range: , line:5:19, endln:5:24
      |vpiParent:
      \_ModuleArray: (logicLib@driver), line:5:8, endln:5:19
      |vpiLeftRange:
      \_Constant: , line:5:20, endln:5:21
        |vpiParent:
        \_Range: , line:5:19, endln:5:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:22, endln:5:23
        |vpiParent:
        \_Range: , line:5:19, endln:5:24
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (logicLib@top.driverArray.driver), line:5:1, endln:5:7
      |vpiParent:
      \_ModuleArray: (logicLib@driver), line:5:8, endln:5:19
      |vpiName:driver
      |vpiFullName:logicLib@top.driverArray.driver
      |vpiActual:
      \_ModuleTypespec: (driver)
    |vpiPort:
    \_Port: (aBus), line:5:25, endln:5:29
      |vpiParent:
      \_ModuleArray: (logicLib@driver), line:5:8, endln:5:19
      |vpiName:aBus
      |vpiHighConn:
      \_RefObj: (logicLib@top.driverArray.aBus.aBus), line:5:25, endln:5:29
        |vpiParent:
        \_Port: (aBus), line:5:25, endln:5:29
        |vpiName:aBus
        |vpiFullName:logicLib@top.driverArray.aBus.aBus
        |vpiActual:
        \_LogicNet: (logicLib@top.aBus), line:2:26, endln:2:30
  |vpiModuleArrays:
  \_ModuleArray: (logicLib@cmp), line:7:5, endln:7:13
    |vpiParent:
    \_Module: logicLib@top (logicLib@top), file:${SURELOG_DIR}/tests/LibraryIntercon/top.sv, line:1:1, endln:9:16
    |vpiName:cmpArray
    |vpiFullName:logicLib@cmp
    |vpiRange:
    \_Range: , line:7:13, endln:7:18
      |vpiParent:
      \_ModuleArray: (logicLib@cmp), line:7:5, endln:7:13
      |vpiLeftRange:
      \_Constant: , line:7:14, endln:7:15
        |vpiParent:
        \_Range: , line:7:13, endln:7:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:16, endln:7:17
        |vpiParent:
        \_Range: , line:7:13, endln:7:18
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (logicLib@top.cmpArray.cmp), line:7:1, endln:7:4
      |vpiParent:
      \_ModuleArray: (logicLib@cmp), line:7:5, endln:7:13
      |vpiName:cmp
      |vpiFullName:logicLib@top.cmpArray.cmp
      |vpiActual:
      \_ModuleTypespec: (cmp)
    |vpiPort:
    \_Port: , line:7:19, endln:7:23
      |vpiParent:
      \_ModuleArray: (logicLib@cmp), line:7:5, endln:7:13
      |vpiHighConn:
      \_RefObj: (logicLib@top.cmpArray.aBus), line:7:19, endln:7:23
        |vpiParent:
        \_Port: , line:7:19, endln:7:23
        |vpiName:aBus
        |vpiFullName:logicLib@top.cmpArray.aBus
        |vpiActual:
        \_LogicNet: (logicLib@top.aBus), line:2:26, endln:2:30
    |vpiPort:
    \_Port: , line:7:24, endln:7:27
      |vpiParent:
      \_ModuleArray: (logicLib@cmp), line:7:5, endln:7:13
      |vpiHighConn:
      \_RefObj: (logicLib@top.cmpArray.rst), line:7:24, endln:7:27
        |vpiParent:
        \_Port: , line:7:24, endln:7:27
        |vpiName:rst
        |vpiFullName:logicLib@top.cmpArray.rst
        |vpiActual:
        \_LogicNet: (logicLib@top.rst), line:7:24, endln:7:27
    |vpiPort:
    \_Port: , line:7:28, endln:7:32
      |vpiParent:
      \_ModuleArray: (logicLib@cmp), line:7:5, endln:7:13
      |vpiHighConn:
      \_RefObj: (logicLib@top.cmpArray.dBus), line:7:28, endln:7:32
        |vpiParent:
        \_Port: , line:7:28, endln:7:32
        |vpiName:dBus
        |vpiFullName:logicLib@top.cmpArray.dBus
        |vpiActual:
        \_LogicNet: (logicLib@top.dBus), line:3:13, endln:3:17
  |vpiEndLabel:top
|vpiAllModules:
\_Module: realLib@cmp (realLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr, line:2:1, endln:36:7
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (realLib@cmp)
    |vpiParent:
    \_Module: realLib@cmp (realLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr, line:2:1, endln:36:7
    |vpiName:realLib@cmp
  |vpiVariables:
  \_RealVar: (realLib@cmp.inA), line:12:16, endln:12:19
    |vpiParent:
    \_Module: realLib@cmp (realLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr, line:2:1, endln:36:7
    |vpiTypespec:
    \_RefTypespec: (realLib@cmp.inA.NetsPkg::realNet), line:12:2, endln:12:9
      |vpiParent:
      \_RealVar: (realLib@cmp.inA), line:12:16, endln:12:19
      |vpiName:NetsPkg::realNet
      |vpiFullName:realLib@cmp.inA.NetsPkg::realNet
      |vpiActual:
      \_TypedefTypespec: (NetsPkg::realNet), line:3:14, endln:3:21
    |vpiName:inA
    |vpiFullName:realLib@cmp.inA
    |vpiRandType:1
    |vpiVisibility:1
  |vpiVariables:
  \_RealVar: (realLib@cmp.updatePeriod), line:20:2, endln:20:14
    |vpiParent:
    \_Module: realLib@cmp (realLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr, line:2:1, endln:36:7
    |vpiTypespec:
    \_RefTypespec: (realLib@cmp.updatePeriod), line:19:1, endln:19:5
      |vpiParent:
      \_RealVar: (realLib@cmp.updatePeriod), line:20:2, endln:20:14
      |vpiFullName:realLib@cmp.updatePeriod
      |vpiActual:
      \_RealTypespec: , line:8:1, endln:8:5
    |vpiName:updatePeriod
    |vpiFullName:realLib@cmp.updatePeriod
    |vpiRandType:1
    |vpiVisibility:1
    |vpiExpr:
    \_Constant: , line:20:17, endln:20:22
      |vpiParent:
      \_RealVar: (realLib@cmp.updatePeriod), line:20:2, endln:20:14
      |vpiDecompile:100.0
      |vpiSize:64
      |REAL:100.000000
      |vpiConstType:2
  |vpiParameter:
  \_Parameter: (realLib@cmp.hyst), line:9:2, endln:9:13
    |vpiParent:
    \_Module: realLib@cmp (realLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr, line:2:1, endln:36:7
    |REAL:0.650000
    |vpiTypespec:
    \_RefTypespec: (realLib@cmp.hyst), line:8:1, endln:8:5
      |vpiParent:
      \_Parameter: (realLib@cmp.hyst), line:9:2, endln:9:13
      |vpiFullName:realLib@cmp.hyst
      |vpiActual:
      \_RealTypespec: , line:8:1, endln:8:5
    |vpiName:hyst
    |vpiFullName:realLib@cmp.hyst
  |vpiParamAssign:
  \_ParamAssign: , line:9:2, endln:9:13
    |vpiParent:
    \_Module: realLib@cmp (realLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr, line:2:1, endln:36:7
    |vpiRhs:
    \_Constant: , line:9:9, endln:9:13
      |vpiParent:
      \_ParamAssign: , line:9:2, endln:9:13
      |vpiDecompile:0.65
      |vpiSize:64
      |REAL:0.650000
      |vpiConstType:2
    |vpiLhs:
    \_Parameter: (realLib@cmp.hyst), line:9:2, endln:9:13
  |vpiTypedef:
  \_ImportTypespec: (NetsPkg), line:5:2, endln:5:12
    |vpiParent:
    \_Module: realLib@cmp (realLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr, line:2:1, endln:36:7
    |vpiName:
    \_Identifier: (NetsPkg)
      |vpiParent:
      \_ImportTypespec: (NetsPkg), line:5:2, endln:5:12
      |vpiName:NetsPkg
    |vpiImportTypespecItem:
    \_Constant: , line:5:2, endln:5:12
      |vpiParent:
      \_ImportTypespec: (NetsPkg), line:5:2, endln:5:12
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiConstType:8
  |vpiTypedef:
  \_RealTypespec: , line:8:1, endln:8:5
    |vpiParent:
    \_Module: realLib@cmp (realLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr, line:2:1, endln:36:7
  |vpiTypedef:
  \_LogicTypespec: , line:13:8, endln:13:13
    |vpiParent:
    \_Module: realLib@cmp (realLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr, line:2:1, endln:36:7
  |vpiImportTypespec:
  \_ImportTypespec: (NetsPkg), line:5:2, endln:5:12
  |vpiImportTypespec:
  \_RealTypespec: , line:8:1, endln:8:5
  |vpiImportTypespec:
  \_RealVar: (realLib@cmp.inA), line:12:16, endln:12:19
  |vpiImportTypespec:
  \_LogicTypespec: , line:13:8, endln:13:13
  |vpiImportTypespec:
  \_LogicNet: (realLib@cmp.rst), line:14:2, endln:14:5
    |vpiParent:
    \_Module: realLib@cmp (realLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr, line:2:1, endln:36:7
    |vpiTypespec:
    \_RefTypespec: (realLib@cmp.rst), line:13:8, endln:13:13
      |vpiParent:
      \_LogicNet: (realLib@cmp.rst), line:14:2, endln:14:5
      |vpiFullName:realLib@cmp.rst
      |vpiActual:
      \_LogicTypespec: , line:13:8, endln:13:13
    |vpiName:rst
    |vpiFullName:realLib@cmp.rst
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (realLib@cmp.out), line:17:2, endln:17:5
    |vpiParent:
    \_Module: realLib@cmp (realLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr, line:2:1, endln:36:7
    |vpiTypespec:
    \_RefTypespec: (realLib@cmp.out), line:16:1, endln:16:6
      |vpiParent:
      \_LogicNet: (realLib@cmp.out), line:17:2, endln:17:5
      |vpiFullName:realLib@cmp.out
      |vpiActual:
      \_LogicTypespec: , line:13:8, endln:13:13
    |vpiName:out
    |vpiFullName:realLib@cmp.out
    |vpiNetType:36
  |vpiImportTypespec:
  \_RealVar: (realLib@cmp.updatePeriod), line:20:2, endln:20:14
  |vpiDefName:realLib@cmp
  |vpiNet:
  \_LogicNet: (realLib@cmp.rst), line:14:2, endln:14:5
  |vpiNet:
  \_LogicNet: (realLib@cmp.out), line:17:2, endln:17:5
  |vpiPort:
  \_Port: (inA), line:12:16, endln:12:19
    |vpiParent:
    \_Module: realLib@cmp (realLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr, line:2:1, endln:36:7
    |vpiName:inA
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (realLib@cmp.inA.NetsPkg::realNet), line:12:2, endln:12:9
      |vpiParent:
      \_Port: (inA), line:12:16, endln:12:19
      |vpiName:NetsPkg::realNet
      |vpiFullName:realLib@cmp.inA.NetsPkg::realNet
      |vpiActual:
      \_TypedefTypespec: (NetsPkg::realNet), line:3:14, endln:3:21
  |vpiPort:
  \_Port: (rst), line:14:2, endln:14:5
    |vpiParent:
    \_Module: realLib@cmp (realLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr, line:2:1, endln:36:7
    |vpiName:rst
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (realLib@cmp.rst), line:13:8, endln:13:13
      |vpiParent:
      \_Port: (rst), line:14:2, endln:14:5
      |vpiFullName:realLib@cmp.rst
      |vpiActual:
      \_LogicTypespec: , line:13:8, endln:13:13
  |vpiPort:
  \_Port: (out), line:17:2, endln:17:5
    |vpiParent:
    \_Module: realLib@cmp (realLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr, line:2:1, endln:36:7
    |vpiName:out
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (realLib@cmp.out), line:16:1, endln:16:6
      |vpiParent:
      \_Port: (out), line:17:2, endln:17:5
      |vpiFullName:realLib@cmp.out
      |vpiActual:
      \_LogicTypespec: , line:13:8, endln:13:13
  |vpiProcess:
  \_Initial: , line:21:1, endln:22:13
    |vpiParent:
    \_Module: realLib@cmp (realLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr, line:2:1, endln:36:7
    |vpiStmt:
    \_Assignment: , line:22:2, endln:22:12
      |vpiParent:
      \_Initial: , line:21:1, endln:22:13
      |vpiOpType:82
      |vpiBlocking:1
      |vpiRhs:
      \_Constant: , line:22:8, endln:22:12
        |vpiParent:
        \_Assignment: , line:22:2, endln:22:12
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
      |vpiLhs:
      \_RefObj: (realLib@cmp.out), line:22:2, endln:22:5
        |vpiParent:
        \_Assignment: , line:22:2, endln:22:12
        |vpiName:out
        |vpiFullName:realLib@cmp.out
        |vpiActual:
        \_LogicNet: (realLib@cmp.out), line:17:2, endln:17:5
  |vpiProcess:
  \_Always: , line:23:1, endln:34:4
    |vpiParent:
    \_Module: realLib@cmp (realLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr, line:2:1, endln:36:7
    |vpiStmt:
    \_DelayControl: , line:24:2, endln:34:4
      |vpiParent:
      \_Always: , line:23:1, endln:34:4
      |vpiStmt:
      \_Begin: (realLib@cmp), line:25:1, endln:34:4
        |vpiParent:
        \_DelayControl: , line:24:2, endln:34:4
        |vpiFullName:realLib@cmp
        |vpiStmt:
        \_IfElse: , line:26:1, endln:33:39
          |vpiParent:
          \_Begin: (realLib@cmp), line:25:1, endln:34:4
          |vpiCondition:
          \_RefObj: (realLib@cmp.rst), line:27:3, endln:27:6
            |vpiParent:
            \_IfElse: , line:26:1, endln:33:39
            |vpiName:rst
            |vpiFullName:realLib@cmp.rst
            |vpiActual:
            \_LogicNet: (realLib@cmp.rst), line:14:2, endln:14:5
          |vpiStmt:
          \_Assignment: , line:27:8, endln:27:19
            |vpiParent:
            \_IfElse: , line:26:1, endln:33:39
            |vpiOpType:82
            |vpiRhs:
            \_Constant: , line:27:15, endln:27:19
              |vpiParent:
              \_Assignment: , line:27:8, endln:27:19
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_RefObj: (realLib@cmp.out), line:27:8, endln:27:11
              |vpiParent:
              \_Assignment: , line:27:8, endln:27:19
              |vpiName:out
              |vpiFullName:realLib@cmp.out
              |vpiActual:
              \_LogicNet: (realLib@cmp.out), line:17:2, endln:17:5
          |vpiElseStmt:
          \_IfElse: , line:29:1, endln:33:39
            |vpiParent:
            \_IfElse: , line:26:1, endln:33:39
            |vpiCondition:
            \_Operation: , line:30:3, endln:30:18
              |vpiParent:
              \_IfElse: , line:29:1, endln:33:39
              |vpiOpType:18
              |vpiOperand:
              \_BitSelect: (realLib@cmp.inA), line:30:6, endln:30:9
                |vpiParent:
                \_Operation: , line:30:3, endln:30:18
                |vpiName:inA
                |vpiFullName:realLib@cmp.inA
                |vpiActual:
                \_RealVar: (realLib@cmp.inA), line:12:16, endln:12:19
                |vpiIndex:
                \_Constant: , line:30:7, endln:30:8
                  |vpiParent:
                  \_BitSelect: (realLib@cmp.inA), line:30:6, endln:30:9
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
              |vpiOperand:
              \_BitSelect: (realLib@cmp.inA), line:30:15, endln:30:18
                |vpiParent:
                \_Operation: , line:30:3, endln:30:18
                |vpiName:inA
                |vpiFullName:realLib@cmp.inA
                |vpiActual:
                \_RealVar: (realLib@cmp.inA), line:12:16, endln:12:19
                |vpiIndex:
                \_Constant: , line:30:16, endln:30:17
                  |vpiParent:
                  \_BitSelect: (realLib@cmp.inA), line:30:15, endln:30:18
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
            |vpiStmt:
            \_Assignment: , line:30:20, endln:30:31
              |vpiParent:
              \_IfElse: , line:29:1, endln:33:39
              |vpiOpType:82
              |vpiRhs:
              \_Constant: , line:30:27, endln:30:31
                |vpiParent:
                \_Assignment: , line:30:20, endln:30:31
                |vpiDecompile:1'b1
                |vpiSize:1
                |BIN:1
                |vpiConstType:3
              |vpiLhs:
              \_RefObj: (realLib@cmp.out), line:30:20, endln:30:23
                |vpiParent:
                \_Assignment: , line:30:20, endln:30:31
                |vpiName:out
                |vpiFullName:realLib@cmp.out
                |vpiActual:
                \_LogicNet: (realLib@cmp.out), line:17:2, endln:17:5
            |vpiElseStmt:
            \_IfStmt: , line:32:1, endln:33:39
              |vpiParent:
              \_IfElse: , line:29:1, endln:33:39
              |vpiCondition:
              \_Operation: , line:33:3, endln:33:25
                |vpiParent:
                \_IfStmt: , line:32:1, endln:33:39
                |vpiOpType:20
                |vpiOperand:
                \_BitSelect: (realLib@cmp.inA), line:33:6, endln:33:9
                  |vpiParent:
                  \_Operation: , line:33:3, endln:33:25
                  |vpiName:inA
                  |vpiFullName:realLib@cmp.inA
                  |vpiActual:
                  \_RealVar: (realLib@cmp.inA), line:12:16, endln:12:19
                  |vpiIndex:
                  \_Constant: , line:33:7, endln:33:8
                    |vpiParent:
                    \_BitSelect: (realLib@cmp.inA), line:33:6, endln:33:9
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiOperand:
                \_Operation: , line:33:12, endln:33:25
                  |vpiParent:
                  \_Operation: , line:33:3, endln:33:25
                  |vpiOpType:11
                  |vpiOperand:
                  \_BitSelect: (realLib@cmp.inA), line:33:15, endln:33:18
                    |vpiParent:
                    \_Operation: , line:33:12, endln:33:25
                    |vpiName:inA
                    |vpiFullName:realLib@cmp.inA
                    |vpiActual:
                    \_RealVar: (realLib@cmp.inA), line:12:16, endln:12:19
                    |vpiIndex:
                    \_Constant: , line:33:16, endln:33:17
                      |vpiParent:
                      \_BitSelect: (realLib@cmp.inA), line:33:15, endln:33:18
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiOperand:
                  \_RefObj: (realLib@cmp.hyst), line:33:21, endln:33:25
                    |vpiParent:
                    \_Operation: , line:33:12, endln:33:25
                    |vpiName:hyst
                    |vpiFullName:realLib@cmp.hyst
                    |vpiActual:
                    \_Parameter: (realLib@cmp.hyst), line:9:2, endln:9:13
              |vpiStmt:
              \_Assignment: , line:33:27, endln:33:38
                |vpiParent:
                \_IfStmt: , line:32:1, endln:33:39
                |vpiOpType:82
                |vpiRhs:
                \_Constant: , line:33:34, endln:33:38
                  |vpiParent:
                  \_Assignment: , line:33:27, endln:33:38
                  |vpiDecompile:1'b0
                  |vpiSize:1
                  |BIN:0
                  |vpiConstType:3
                |vpiLhs:
                \_RefObj: (realLib@cmp.out), line:33:27, endln:33:30
                  |vpiParent:
                  \_Assignment: , line:33:27, endln:33:38
                  |vpiName:out
                  |vpiFullName:realLib@cmp.out
                  |vpiActual:
                  \_LogicNet: (realLib@cmp.out), line:17:2, endln:17:5
      |vpiDelay:
      \_RefObj: (realLib@cmp.updatePeriod), line:24:3, endln:24:15
        |vpiParent:
        \_DelayControl: , line:24:2, endln:34:4
        |vpiName:updatePeriod
        |vpiFullName:realLib@cmp.updatePeriod
        |vpiActual:
        \_RealVar: (realLib@cmp.updatePeriod), line:20:2, endln:20:14
    |vpiAlwaysType:1
  |vpiEndLabel:cmp
|vpiAllModules:
\_Module: realLib@driver (realLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.svr, line:1:1, endln:21:19
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (realLib@driver)
    |vpiParent:
    \_Module: realLib@driver (realLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.svr, line:1:1, endln:21:19
    |vpiName:realLib@driver
  |vpiVariables:
  \_RealVar: (realLib@driver.out), line:5:30, endln:5:33
    |vpiParent:
    \_Module: realLib@driver (realLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.svr, line:1:1, endln:21:19
    |vpiTypespec:
    \_RefTypespec: (realLib@driver.out.NetsPkg::realNet), line:5:16, endln:5:23
      |vpiParent:
      \_RealVar: (realLib@driver.out), line:5:30, endln:5:33
      |vpiName:NetsPkg::realNet
      |vpiFullName:realLib@driver.out.NetsPkg::realNet
      |vpiActual:
      \_TypedefTypespec: (NetsPkg::realNet), line:3:14, endln:3:21
    |vpiName:out
    |vpiFullName:realLib@driver.out
    |vpiRandType:1
    |vpiVisibility:1
  |vpiParameter:
  \_Parameter: (realLib@driver.iterations), line:4:17, endln:4:33
    |vpiParent:
    \_Module: realLib@driver (realLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.svr, line:1:1, endln:21:19
    |UINT:256
    |vpiTypespec:
    \_RefTypespec: (realLib@driver.iterations), line:4:13, endln:4:16
      |vpiParent:
      \_Parameter: (realLib@driver.iterations), line:4:17, endln:4:33
      |vpiFullName:realLib@driver.iterations
      |vpiActual:
      \_IntTypespec: , line:4:13, endln:4:16
    |vpiName:iterations
    |vpiFullName:realLib@driver.iterations
  |vpiParameter:
  \_Parameter: (realLib@driver.delay), line:3:17, endln:3:27
    |vpiParent:
    \_Module: realLib@driver (realLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.svr, line:1:1, endln:21:19
    |UINT:30
    |vpiTypespec:
    \_RefTypespec: (realLib@driver.delay), line:3:13, endln:3:16
      |vpiParent:
      \_Parameter: (realLib@driver.delay), line:3:17, endln:3:27
      |vpiFullName:realLib@driver.delay
      |vpiActual:
      \_IntTypespec: , line:4:13, endln:4:16
    |vpiSigned:1
    |vpiName:delay
    |vpiFullName:realLib@driver.delay
  |vpiParamAssign:
  \_ParamAssign: , line:4:17, endln:4:33
    |vpiParent:
    \_Module: realLib@driver (realLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.svr, line:1:1, endln:21:19
    |vpiRhs:
    \_Constant: , line:4:30, endln:4:33
      |vpiParent:
      \_ParamAssign: , line:4:17, endln:4:33
      |vpiDecompile:256
      |vpiSize:64
      |UINT:256
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (realLib@driver.iterations), line:4:17, endln:4:33
  |vpiParamAssign:
  \_ParamAssign: , line:3:17, endln:3:27
    |vpiParent:
    \_Module: realLib@driver (realLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.svr, line:1:1, endln:21:19
    |vpiRhs:
    \_Constant: , line:3:25, endln:3:27
      |vpiParent:
      \_ParamAssign: , line:3:17, endln:3:27
      |vpiDecompile:30
      |vpiSize:64
      |UINT:30
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (realLib@driver.delay), line:3:17, endln:3:27
  |vpiTypedef:
  \_ImportTypespec: (NetsPkg), line:2:8, endln:2:18
    |vpiParent:
    \_Module: realLib@driver (realLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.svr, line:1:1, endln:21:19
    |vpiName:
    \_Identifier: (NetsPkg)
      |vpiParent:
      \_ImportTypespec: (NetsPkg), line:2:8, endln:2:18
      |vpiName:NetsPkg
    |vpiImportTypespecItem:
    \_Constant: , line:2:8, endln:2:18
      |vpiParent:
      \_ImportTypespec: (NetsPkg), line:2:8, endln:2:18
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiConstType:8
  |vpiTypedef:
  \_IntTypespec: , line:4:13, endln:4:16
    |vpiParent:
    \_Module: realLib@driver (realLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.svr, line:1:1, endln:21:19
    |vpiSigned:1
  |vpiTypedef:
  \_RealTypespec: , line:7:1, endln:7:5
    |vpiParent:
    \_Module: realLib@driver (realLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.svr, line:1:1, endln:21:19
  |vpiTypedef:
  \_ArrayTypespec: , line:7:1, endln:7:15
    |vpiParent:
    \_Module: realLib@driver (realLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.svr, line:1:1, endln:21:19
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:7:10, endln:7:15
      |vpiParent:
      \_ArrayTypespec: , line:7:1, endln:7:15
      |vpiLeftRange:
      \_Constant: , line:7:11, endln:7:12
        |vpiParent:
        \_Range: , line:7:10, endln:7:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:13, endln:7:14
        |vpiParent:
        \_Range: , line:7:10, endln:7:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (realLib@driver), line:7:1, endln:7:5
      |vpiParent:
      \_ArrayTypespec: , line:7:1, endln:7:15
      |vpiFullName:realLib@driver
      |vpiActual:
      \_RealTypespec: , line:7:1, endln:7:5
  |vpiImportTypespec:
  \_ImportTypespec: (NetsPkg), line:2:8, endln:2:18
  |vpiImportTypespec:
  \_IntTypespec: , line:4:13, endln:4:16
  |vpiImportTypespec:
  \_RealVar: (realLib@driver.out), line:5:30, endln:5:33
  |vpiImportTypespec:
  \_RealTypespec: , line:7:1, endln:7:5
  |vpiImportTypespec:
  \_ArrayTypespec: , line:7:1, endln:7:15
  |vpiImportTypespec:
  \_ArrayNet: (realLib@driver.outR), line:7:6, endln:7:10
    |vpiParent:
    \_Module: realLib@driver (realLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.svr, line:1:1, endln:21:19
    |vpiTypespec:
    \_RefTypespec: (realLib@driver.outR), line:7:1, endln:7:5
      |vpiParent:
      \_ArrayNet: (realLib@driver.outR), line:7:6, endln:7:10
      |vpiFullName:realLib@driver.outR
      |vpiActual:
      \_ArrayTypespec: , line:7:1, endln:7:15
    |vpiName:outR
    |vpiFullName:realLib@driver.outR
  |vpiDefName:realLib@driver
  |vpiArrayNet:
  \_ArrayNet: (realLib@driver.outR), line:7:6, endln:7:10
  |vpiPort:
  \_Port: (out), line:5:30, endln:5:33
    |vpiParent:
    \_Module: realLib@driver (realLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.svr, line:1:1, endln:21:19
    |vpiName:out
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (realLib@driver.out.NetsPkg::realNet), line:5:16, endln:5:23
      |vpiParent:
      \_Port: (out), line:5:30, endln:5:33
      |vpiName:NetsPkg::realNet
      |vpiFullName:realLib@driver.out.NetsPkg::realNet
      |vpiActual:
      \_TypedefTypespec: (NetsPkg::realNet), line:3:14, endln:3:21
  |vpiProcess:
  \_Initial: , line:10:1, endln:19:4
    |vpiParent:
    \_Module: realLib@driver (realLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.svr, line:1:1, endln:21:19
    |vpiStmt:
    \_Begin: (realLib@driver), line:11:1, endln:19:4
      |vpiParent:
      \_Initial: , line:10:1, endln:19:4
      |vpiFullName:realLib@driver
      |vpiVariables:
      \_IntVar: (realLib@driver.i), line:14:12, endln:14:13
        |vpiParent:
        \_Begin: (realLib@driver), line:11:1, endln:19:4
        |vpiTypespec:
        \_RefTypespec: (realLib@driver.i), line:14:8, endln:14:11
          |vpiParent:
          \_IntVar: (realLib@driver.i), line:14:12, endln:14:13
          |vpiFullName:realLib@driver.i
          |vpiActual:
          \_IntTypespec: , line:14:8, endln:14:11
        |vpiName:i
        |vpiFullName:realLib@driver.i
        |vpiSigned:1
      |vpiInternalScope:
      \_ForStmt: (realLib@driver), line:14:3, endln:18:8
        |vpiParent:
        \_Begin: (realLib@driver), line:11:1, endln:19:4
        |vpiFullName:realLib@driver
        |vpiInternalScope:
        \_Begin: (realLib@driver), line:15:5, endln:18:8
          |vpiParent:
          \_ForStmt: (realLib@driver), line:14:3, endln:18:8
          |vpiFullName:realLib@driver
          |vpiStmt:
          \_DelayControl: , line:16:7, endln:16:28
            |vpiParent:
            \_Begin: (realLib@driver), line:15:5, endln:18:8
            |vpiStmt:
            \_Assignment: , line:16:14, endln:16:28
              |vpiParent:
              \_DelayControl: , line:16:7, endln:16:28
              |vpiOpType:24
              |vpiBlocking:1
              |vpiRhs:
              \_Constant: , line:16:25, endln:16:28
                |vpiParent:
                \_Assignment: , line:16:14, endln:16:28
                |vpiDecompile:0.2
                |vpiSize:64
                |REAL:0.200000
                |vpiConstType:2
              |vpiLhs:
              \_BitSelect: (realLib@driver.outR), line:16:18, endln:16:21
                |vpiParent:
                \_Assignment: , line:16:14, endln:16:28
                |vpiName:outR
                |vpiFullName:realLib@driver.outR
                |vpiActual:
                \_ArrayNet: (realLib@driver.outR), line:7:6, endln:7:10
                |vpiIndex:
                \_Constant: , line:16:19, endln:16:20
                  |vpiParent:
                  \_BitSelect: (realLib@driver.outR), line:16:18, endln:16:21
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiDelay:
            \_RefObj: (realLib@driver.delay), line:16:8, endln:16:13
              |vpiParent:
              \_DelayControl: , line:16:7, endln:16:28
              |vpiName:delay
              |vpiFullName:realLib@driver.delay
              |vpiActual:
              \_Parameter: (realLib@driver.delay), line:3:17, endln:3:27
          |vpiStmt:
          \_Assignment: , line:17:7, endln:17:21
            |vpiParent:
            \_Begin: (realLib@driver), line:15:5, endln:18:8
            |vpiOpType:11
            |vpiBlocking:1
            |vpiRhs:
            \_Constant: , line:17:18, endln:17:21
              |vpiParent:
              \_Assignment: , line:17:7, endln:17:21
              |vpiDecompile:0.2
              |vpiSize:64
              |REAL:0.200000
              |vpiConstType:2
            |vpiLhs:
            \_BitSelect: (realLib@driver.outR), line:17:11, endln:17:14
              |vpiParent:
              \_Assignment: , line:17:7, endln:17:21
              |vpiName:outR
              |vpiFullName:realLib@driver.outR
              |vpiActual:
              \_ArrayNet: (realLib@driver.outR), line:7:6, endln:7:10
              |vpiIndex:
              \_Constant: , line:17:12, endln:17:13
                |vpiParent:
                \_BitSelect: (realLib@driver.outR), line:17:11, endln:17:14
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
        |vpiForInitStmt:
        \_Assignment: , line:14:8, endln:14:17
          |vpiParent:
          \_ForStmt: (realLib@driver), line:14:3, endln:18:8
          |vpiRhs:
          \_Constant: , line:14:16, endln:14:17
            |vpiParent:
            \_Assignment: , line:14:8, endln:14:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_IntVar: (realLib@driver.i), line:14:12, endln:14:13
        |vpiForIncStmt:
        \_Operation: , line:14:35, endln:14:38
          |vpiParent:
          \_ForStmt: (realLib@driver), line:14:3, endln:18:8
          |vpiOpType:62
          |vpiOperand:
          \_RefObj: (realLib@driver.i), line:14:35, endln:14:36
            |vpiParent:
            \_Operation: , line:14:35, endln:14:38
            |vpiName:i
            |vpiFullName:realLib@driver.i
            |vpiActual:
            \_IntVar: (realLib@driver.i), line:14:12, endln:14:13
        |vpiCondition:
        \_Operation: , line:14:19, endln:14:33
          |vpiParent:
          \_ForStmt: (realLib@driver), line:14:3, endln:18:8
          |vpiOpType:20
          |vpiOperand:
          \_RefObj: (realLib@driver.i), line:14:19, endln:14:20
            |vpiParent:
            \_Operation: , line:14:19, endln:14:33
            |vpiName:i
            |vpiFullName:realLib@driver.i
            |vpiActual:
            \_IntVar: (realLib@driver.i), line:14:12, endln:14:13
          |vpiOperand:
          \_RefObj: (realLib@driver.iterations), line:14:23, endln:14:33
            |vpiParent:
            \_Operation: , line:14:19, endln:14:33
            |vpiName:iterations
            |vpiFullName:realLib@driver.iterations
            |vpiActual:
            \_Parameter: (realLib@driver.iterations), line:4:17, endln:4:33
        |vpiStmt:
        \_Begin: (realLib@driver), line:15:5, endln:18:8
      |vpiTypedef:
      \_IntTypespec: , line:14:8, endln:14:11
        |vpiParent:
        \_Begin: (realLib@driver), line:11:1, endln:19:4
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:14:8, endln:14:11
      |vpiImportTypespec:
      \_IntVar: (realLib@driver.i), line:14:12, endln:14:13
      |vpiStmt:
      \_Assignment: , line:12:3, endln:12:16
        |vpiParent:
        \_Begin: (realLib@driver), line:11:1, endln:19:4
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:12:13, endln:12:16
          |vpiParent:
          \_Assignment: , line:12:3, endln:12:16
          |vpiDecompile:0.0
          |vpiSize:64
          |REAL:0.000000
          |vpiConstType:2
        |vpiLhs:
        \_BitSelect: (realLib@driver.outR), line:12:7, endln:12:10
          |vpiParent:
          \_Assignment: , line:12:3, endln:12:16
          |vpiName:outR
          |vpiFullName:realLib@driver.outR
          |vpiActual:
          \_ArrayNet: (realLib@driver.outR), line:7:6, endln:7:10
          |vpiIndex:
          \_Constant: , line:12:8, endln:12:9
            |vpiParent:
            \_BitSelect: (realLib@driver.outR), line:12:7, endln:12:10
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiStmt:
      \_Assignment: , line:13:3, endln:13:16
        |vpiParent:
        \_Begin: (realLib@driver), line:11:1, endln:19:4
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:13:13, endln:13:16
          |vpiParent:
          \_Assignment: , line:13:3, endln:13:16
          |vpiDecompile:3.3
          |vpiSize:64
          |REAL:3.300000
          |vpiConstType:2
        |vpiLhs:
        \_BitSelect: (realLib@driver.outR), line:13:7, endln:13:10
          |vpiParent:
          \_Assignment: , line:13:3, endln:13:16
          |vpiName:outR
          |vpiFullName:realLib@driver.outR
          |vpiActual:
          \_ArrayNet: (realLib@driver.outR), line:7:6, endln:7:10
          |vpiIndex:
          \_Constant: , line:13:8, endln:13:9
            |vpiParent:
            \_BitSelect: (realLib@driver.outR), line:13:7, endln:13:10
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
      |vpiStmt:
      \_ForStmt: (realLib@driver), line:14:3, endln:18:8
  |vpiContAssign:
  \_ContAssign: , line:8:8, endln:8:18
    |vpiParent:
    \_Module: realLib@driver (realLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.svr, line:1:1, endln:21:19
    |vpiRhs:
    \_RefObj: (realLib@driver.outR), line:8:14, endln:8:18
      |vpiParent:
      \_ContAssign: , line:8:8, endln:8:18
      |vpiName:outR
      |vpiFullName:realLib@driver.outR
      |vpiActual:
      \_ArrayNet: (realLib@driver.outR), line:7:6, endln:7:10
    |vpiLhs:
    \_RefObj: (realLib@driver.out), line:8:8, endln:8:11
      |vpiParent:
      \_ContAssign: , line:8:8, endln:8:18
      |vpiName:out
      |vpiFullName:realLib@driver.out
      |vpiActual:
      \_RealVar: (realLib@driver.out), line:5:30, endln:5:33
  |vpiEndLabel:driver
|vpiTypedef:
\_ModuleTypespec: (cmp)
|vpiTypedef:
\_ModuleTypespec: (driver)
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: logicLib@top (logicLib@top), file:${SURELOG_DIR}/tests/LibraryIntercon/top.sv, line:1:1, endln:9:16
|vpiTypedef:
\_ModuleTypespec: (cmp)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:cmp
  |vpiModule:
  \_Module: realLib@cmp (realLib@cmp), file:${SURELOG_DIR}/tests/LibraryIntercon/cmp.svr, line:2:1, endln:36:7
|vpiTypedef:
\_ModuleTypespec: (driver)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:driver
  |vpiModule:
  \_Module: realLib@driver (realLib@driver), file:${SURELOG_DIR}/tests/LibraryIntercon/driver.svr, line:1:1, endln:21:19
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
