\hypertarget{group___i2_c___interrupt__configuration__definition}{}\doxysection{I2C Interrupt configuration definition}
\label{group___i2_c___interrupt__configuration__definition}\index{I2C Interrupt configuration definition@{I2C Interrupt configuration definition}}


I2C Interrupt definition Elements values convention\+: 0x\+X\+X\+X\+X\+X\+X\+XX.  


Collaboration diagram for I2C Interrupt configuration definition\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___i2_c___interrupt__configuration__definition}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___i2_c___interrupt__configuration__definition_gad3ff3f405b882aa4d2f91310aa1cc0df}{I2\+C\+\_\+\+I\+T\+\_\+\+B\+UF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+B\+U\+F\+EN}}
\item 
\#define \mbox{\hyperlink{group___i2_c___interrupt__configuration__definition_gadd59efa313e1598a084a1e5ec3905b02}{I2\+C\+\_\+\+I\+T\+\_\+\+E\+VT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+V\+T\+EN}}
\item 
\#define \mbox{\hyperlink{group___i2_c___interrupt__configuration__definition_gadba3667b439cbf4ba1e6e9aec961ab03}{I2\+C\+\_\+\+I\+T\+\_\+\+E\+RR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+R\+R\+EN}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
I2C Interrupt definition Elements values convention\+: 0x\+X\+X\+X\+X\+X\+X\+XX. 


\begin{DoxyItemize}
\item X\+X\+X\+X\+X\+X\+XX \+: Interrupt control mask 
\end{DoxyItemize}

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___i2_c___interrupt__configuration__definition_gad3ff3f405b882aa4d2f91310aa1cc0df}\label{group___i2_c___interrupt__configuration__definition_gad3ff3f405b882aa4d2f91310aa1cc0df}} 
\index{I2C Interrupt configuration definition@{I2C Interrupt configuration definition}!I2C\_IT\_BUF@{I2C\_IT\_BUF}}
\index{I2C\_IT\_BUF@{I2C\_IT\_BUF}!I2C Interrupt configuration definition@{I2C Interrupt configuration definition}}
\doxysubsubsection{\texorpdfstring{I2C\_IT\_BUF}{I2C\_IT\_BUF}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+I\+T\+\_\+\+B\+UF~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+B\+U\+F\+EN}}}

\mbox{\Hypertarget{group___i2_c___interrupt__configuration__definition_gadba3667b439cbf4ba1e6e9aec961ab03}\label{group___i2_c___interrupt__configuration__definition_gadba3667b439cbf4ba1e6e9aec961ab03}} 
\index{I2C Interrupt configuration definition@{I2C Interrupt configuration definition}!I2C\_IT\_ERR@{I2C\_IT\_ERR}}
\index{I2C\_IT\_ERR@{I2C\_IT\_ERR}!I2C Interrupt configuration definition@{I2C Interrupt configuration definition}}
\doxysubsubsection{\texorpdfstring{I2C\_IT\_ERR}{I2C\_IT\_ERR}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+I\+T\+\_\+\+E\+RR~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+R\+R\+EN}}}

\mbox{\Hypertarget{group___i2_c___interrupt__configuration__definition_gadd59efa313e1598a084a1e5ec3905b02}\label{group___i2_c___interrupt__configuration__definition_gadd59efa313e1598a084a1e5ec3905b02}} 
\index{I2C Interrupt configuration definition@{I2C Interrupt configuration definition}!I2C\_IT\_EVT@{I2C\_IT\_EVT}}
\index{I2C\_IT\_EVT@{I2C\_IT\_EVT}!I2C Interrupt configuration definition@{I2C Interrupt configuration definition}}
\doxysubsubsection{\texorpdfstring{I2C\_IT\_EVT}{I2C\_IT\_EVT}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+I\+T\+\_\+\+E\+VT~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+C\+R2\+\_\+\+I\+T\+E\+V\+T\+EN}}}

