// Seed: 3909001500
module module_0 (
    input logic id_0,
    output reg id_1,
    input id_2
    , id_3
);
  always @(posedge id_2) begin
    #1 id_1 <= 1;
  end
endmodule
