
;; Function main (main)

169 registers.

Register 59 used 2 times across 2 insns in block 35; set 1 time.

Register 60 used 2 times across 2 insns in block 35; set 1 time; 2 bytes.

Register 61 used 2 times across 6 insns in block 35; set 1 time.

Register 62 used 2 times across 2 insns in block 35; set 1 time.

Register 63 used 2 times across 2 insns in block 33; set 1 time.

Register 64 used 2 times across 3 insns in block 32; set 1 time.

Register 65 used 2 times across 2 insns in block 32; set 1 time.

Register 66 used 2 times across 2 insns in block 31; set 1 time.

Register 67 used 2 times across 2 insns in block 30; set 1 time.

Register 68 used 2 times across 2 insns in block 30; set 1 time; 2 bytes.

Register 69 used 2 times across 2 insns in block 30; set 1 time.

Register 70 used 2 times across 6 insns in block 30; set 1 time.

Register 71 used 2 times across 2 insns in block 30; set 1 time.

Register 72 used 2 times across 2 insns in block 30; set 1 time; 2 bytes.

Register 73 used 2 times across 2 insns in block 30; set 1 time.

Register 74 used 2 times across 2 insns in block 29; set 1 time; 2 bytes.

Register 75 used 2 times across 2 insns in block 29; set 1 time; 2 bytes.

Register 76 used 2 times across 2 insns in block 29; set 1 time.

Register 77 used 2 times across 2 insns in block 29; set 1 time.

Register 78 used 2 times across 2 insns in block 29; set 1 time; 2 bytes.

Register 79 used 2 times across 2 insns in block 27; set 1 time.

Register 80 used 2 times across 2 insns in block 23; set 1 time.

Register 81 used 2 times across 2 insns in block 23; set 1 time.

Register 82 used 2 times across 2 insns in block 23; set 1 time.

Register 83 used 2 times across 2 insns in block 23; set 1 time.

Register 84 used 2 times across 2 insns in block 23; set 1 time.

Register 85 used 2 times across 2 insns in block 22; set 1 time.

Register 86 used 2 times across 2 insns in block 19; set 1 time.

Register 87 used 2 times across 4 insns in block 19; set 1 time.

Register 88 used 2 times across 2 insns in block 19; set 1 time.

Register 89 used 2 times across 2 insns in block 19; set 1 time.

Register 90 used 2 times across 2 insns in block 19; set 1 time.

Register 91 used 2 times across 2 insns in block 19; set 1 time.

Register 92 used 2 times across 7 insns in block 19; set 1 time; pointer.

Register 93 used 2 times across 2 insns in block 18; set 1 time.

Register 94 used 2 times across 4 insns in block 17; set 1 time.

Register 95 used 2 times across 3 insns in block 17; set 1 time.

Register 96 used 2 times across 2 insns in block 17; set 1 time.

Register 97 used 2 times across 2 insns in block 17; set 1 time.

Register 98 used 2 times across 2 insns in block 17; set 1 time.

Register 99 used 2 times across 2 insns in block 17; set 1 time.

Register 100 used 2 times across 2 insns in block 15; set 1 time.

Register 101 used 2 times across 3 insns in block 15; set 1 time.

Register 102 used 2 times across 2 insns in block 15; set 1 time.

Register 103 used 2 times across 2 insns in block 15; set 1 time.

Register 104 used 2 times across 2 insns in block 15; set 1 time.

Register 105 used 2 times across 2 insns in block 15; set 1 time.

Register 106 used 2 times across 2 insns in block 15; set 1 time.

Register 107 used 2 times across 2 insns in block 13; set 1 time.

Register 108 used 2 times across 3 insns in block 13; set 1 time.

Register 109 used 2 times across 2 insns in block 13; set 1 time.

Register 110 used 2 times across 2 insns in block 13; set 1 time.

Register 111 used 2 times across 2 insns in block 13; set 1 time.

Register 112 used 2 times across 2 insns in block 13; set 1 time.

Register 113 used 2 times across 2 insns in block 13; set 1 time.

Register 114 used 2 times across 2 insns in block 11; set 1 time.

Register 115 used 2 times across 3 insns in block 11; set 1 time.

Register 116 used 2 times across 2 insns in block 11; set 1 time.

Register 117 used 2 times across 2 insns in block 11; set 1 time.

Register 118 used 2 times across 2 insns in block 11; set 1 time.

Register 119 used 2 times across 2 insns in block 11; set 1 time.

Register 120 used 2 times across 2 insns in block 11; set 1 time.

Register 121 used 2 times across 2 insns in block 9; set 1 time.

Register 122 used 2 times across 3 insns in block 9; set 1 time.

Register 123 used 2 times across 2 insns in block 9; set 1 time.

Register 124 used 2 times across 2 insns in block 9; set 1 time.

Register 125 used 2 times across 2 insns in block 9; set 1 time.

Register 126 used 2 times across 2 insns in block 9; set 1 time.

Register 127 used 2 times across 2 insns in block 9; set 1 time.

Register 128 used 2 times across 2 insns in block 8; set 1 time.

Register 129 used 2 times across 3 insns in block 8; set 1 time.

Register 130 used 2 times across 2 insns in block 8; set 1 time.

Register 131 used 2 times across 2 insns in block 8; set 1 time.

Register 132 used 2 times across 2 insns in block 8; set 1 time.

Register 133 used 2 times across 2 insns in block 8; set 1 time.

Register 134 used 2 times across 2 insns in block 8; set 1 time.

Register 135 used 2 times across 2 insns in block 6; set 1 time.

Register 136 used 2 times across 3 insns in block 6; set 1 time.

Register 137 used 2 times across 2 insns in block 6; set 1 time.

Register 138 used 2 times across 2 insns in block 6; set 1 time.

Register 139 used 2 times across 2 insns in block 6; set 1 time.

Register 140 used 2 times across 2 insns in block 6; set 1 time.

Register 141 used 2 times across 2 insns in block 6; set 1 time.

Register 142 used 2 times across 2 insns in block 5; set 1 time.

Register 143 used 2 times across 3 insns in block 5; set 1 time.

Register 144 used 2 times across 2 insns in block 5; set 1 time.

Register 145 used 2 times across 2 insns in block 5; set 1 time.

Register 146 used 2 times across 2 insns in block 5; set 1 time.

Register 147 used 2 times across 2 insns in block 5; set 1 time.

Register 148 used 2 times across 2 insns in block 5; set 1 time.

Register 149 used 2 times across 2 insns in block 4; set 1 time; 1 bytes.

Register 150 used 2 times across 2 insns in block 4; set 1 time.

Register 151 used 2 times across 2 insns in block 4; set 1 time.

Register 152 used 2 times across 2 insns in block 4; set 1 time.

Register 153 used 2 times across 2 insns in block 4; set 1 time.

Register 154 used 2 times across 2 insns in block 4; set 1 time.

Register 156 used 15 times across 158 insns; set 1 time; dies in 0 places; crosses 10 calls; pointer.

Register 157 used 2 times across 2 insns in block 5; set 1 time.

Register 158 used 2 times across 2 insns in block 23; set 1 time.

Register 159 used 3 times across 5 insns in block 23; set 1 time.

Register 160 used 2 times across 2 insns in block 23; set 1 time.

Register 161 used 2 times across 2 insns in block 23; set 1 time.

Register 162 used 2 times across 3 insns in block 23; set 1 time.

Register 163 used 2 times across 2 insns in block 23; set 1 time.

Register 164 used 2 times across 2 insns in block 25; set 1 time.

Register 165 used 2 times across 2 insns in block 30; set 1 time.

Register 166 used 2 times across 2 insns in block 30; set 1 time.

Register 167 used 2 times across 2 insns in block 35; set 1 time.

Register 168 used 2 times across 2 insns in block 35; set 1 time.

35 basic blocks, 49 edges.

Basic block 2 , prev 0, next 4, loop_depth 0, count 0, freq 0.
Predecessors:  ENTRY (fallthru)
Successors:  25
Registers live at start: 2 [cx] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 4 , prev 2, next 5, loop_depth 0, count 0, freq 0.
Predecessors:  25
Successors:  5 (fallthru) 18
Registers live at start: 7 [sp] 16 [argp] 20 [frame] 156
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 0.
Predecessors:  4 (fallthru)
Successors:  7 6 (fallthru)
Registers live at start: 7 [sp] 16 [argp] 20 [frame] 156
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 0.
Predecessors:  5 (fallthru)
Successors:  7 (fallthru) 8
Registers live at start: 7 [sp] 16 [argp] 20 [frame] 156
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 0.
Predecessors:  5 6 (fallthru)
Successors:  24
Registers live at start: 7 [sp] 16 [argp] 20 [frame] 156
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 0.
Predecessors:  6
Successors:  10 9 (fallthru)
Registers live at start: 7 [sp] 16 [argp] 20 [frame] 156
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 0.
Predecessors:  8 (fallthru)
Successors:  10 (fallthru) 11
Registers live at start: 7 [sp] 16 [argp] 20 [frame] 156
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 0.
Predecessors:  8 9 (fallthru)
Successors:  24
Registers live at start: 7 [sp] 16 [argp] 20 [frame] 156
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 0.
Predecessors:  9
Successors:  12 (fallthru) 13
Registers live at start: 7 [sp] 16 [argp] 20 [frame] 156
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 0.
Predecessors:  11 (fallthru)
Successors:  24
Registers live at start: 7 [sp] 16 [argp] 20 [frame] 156
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 0.
Predecessors:  11
Successors:  14 (fallthru) 15
Registers live at start: 7 [sp] 16 [argp] 20 [frame] 156
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 0.
Predecessors:  13 (fallthru)
Successors:  24
Registers live at start: 7 [sp] 16 [argp] 20 [frame] 156
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 0.
Predecessors:  13
Successors:  16 (fallthru) 17
Registers live at start: 7 [sp] 16 [argp] 20 [frame] 156
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 0.
Predecessors:  15 (fallthru)
Successors:  24
Registers live at start: 7 [sp] 16 [argp] 20 [frame] 156
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 0.
Predecessors:  15
Successors:  24
Registers live at start: 7 [sp] 16 [argp] 20 [frame] 156
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 0.
Predecessors:  4
Successors:  19 (fallthru) 22
Registers live at start: 7 [sp] 16 [argp] 20 [frame] 156
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 0.
Predecessors:  18 (fallthru)
Successors:  20 (fallthru) 24
Registers live at start: 7 [sp] 16 [argp] 20 [frame] 156
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 20 , prev 19, next 22, loop_depth 0, count 0, freq 0.
Predecessors:  19 (fallthru)
Successors:  24
Registers live at start: 7 [sp] 16 [argp] 20 [frame] 156
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 22 , prev 20, next 23, loop_depth 0, count 0, freq 0.
Predecessors:  18
Successors:  23 (fallthru) 24
Registers live at start: 7 [sp] 16 [argp] 20 [frame] 156
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 23 , prev 22, next 24, loop_depth 0, count 0, freq 0.
Predecessors:  22 (fallthru)
Successors:  24 (fallthru)
Registers live at start: 7 [sp] 16 [argp] 20 [frame] 156
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 24 , prev 23, next 25, loop_depth 0, count 0, freq 0.
Predecessors:  7 10 12 14 16 17 20 22 23 (fallthru) 19
Successors:  25 (fallthru)
Registers live at start: 7 [sp] 16 [argp] 20 [frame] 156
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 25 , prev 24, next 26, loop_depth 0, count 0, freq 0.
Predecessors:  2 24 (fallthru)
Successors:  4 26 (fallthru)
Registers live at start: 7 [sp] 16 [argp] 20 [frame] 156
Registers live at end: 7 [sp] 16 [argp] 20 [frame] 156

Basic block 26 , prev 25, next 27, loop_depth 0, count 0, freq 0.
Predecessors:  25 (fallthru)
Successors:  27 (fallthru) 28
Registers live at start: 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 7 [sp] 16 [argp] 20 [frame]

Basic block 27 , prev 26, next 28, loop_depth 0, count 0, freq 0.
Predecessors:  26 (fallthru)
Successors: 
Registers live at start: 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 7 [sp] 16 [argp] 20 [frame]

Basic block 28 , prev 27, next 29, loop_depth 0, count 0, freq 0.
Predecessors:  26
Successors:  29 (fallthru)
Registers live at start: 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 7 [sp] 16 [argp] 20 [frame]

Basic block 29 , prev 28, next 30, loop_depth 0, count 0, freq 0.
Predecessors:  28 (fallthru) 35
Successors:  30 (fallthru)
Registers live at start: 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 7 [sp] 16 [argp] 20 [frame]

Basic block 30 , prev 29, next 31, loop_depth 0, count 0, freq 0.
Predecessors:  29 (fallthru) 36
Successors:  31 (fallthru) 36
Registers live at start: 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 7 [sp] 16 [argp] 20 [frame]

Basic block 31 , prev 30, next 32, loop_depth 0, count 0, freq 0.
Predecessors:  30 (fallthru)
Successors:  32 (fallthru) 33
Registers live at start: 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 7 [sp] 16 [argp] 20 [frame]

Basic block 32 , prev 31, next 33, loop_depth 0, count 0, freq 0.
Predecessors:  31 (fallthru)
Successors:  33 (fallthru)
Registers live at start: 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 7 [sp] 16 [argp] 20 [frame]

Basic block 33 , prev 32, next 34, loop_depth 0, count 0, freq 0.
Predecessors:  31 32 (fallthru)
Successors:  34 (fallthru) 35
Registers live at start: 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 7 [sp] 16 [argp] 20 [frame]

Basic block 34 , prev 33, next 35, loop_depth 0, count 0, freq 0.
Predecessors:  33 (fallthru)
Successors:  35 (fallthru)
Registers live at start: 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 7 [sp] 16 [argp] 20 [frame]

Basic block 35 , prev 34, next 36, loop_depth 0, count 0, freq 0.
Predecessors:  33 34 (fallthru)
Successors:  29
Registers live at start: 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 7 [sp] 16 [argp] 20 [frame]

Basic block 36 , prev 35, next 1, loop_depth 0, count 0, freq 0.
Predecessors:  30
Successors:  30
Registers live at start: 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 7 [sp] 16 [argp] 20 [frame]

(note 2 0 5 NOTE_INSN_DELETED)

;; Start of basic block 2, registers live: 2 [cx] 7 [sp] 16 [argp] 20 [frame]
(note 5 2 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 5 4 2 (set (reg/f:SI 156)
        (reg:SI 2 cx)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 2 cx)
        (nil)))

(note 4 3 8 2 NOTE_INSN_FUNCTION_BEG)

(insn 8 4 10 2 (set (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -24 [0xffffffe8])) [0 pcs+0 S4 A32])
        (const_int 0 [0x0])) 34 {*movsi_1} (nil)
    (nil))

(insn 10 8 11 2 (set (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -16 [0xfffffff0])) [0 arg+0 S4 A32])
        (const_int 1 [0x1])) 34 {*movsi_1} (nil)
    (nil))

(jump_insn 11 10 12 2 (set (pc)
        (label_ref 238)) 380 {jump} (nil)
    (nil))
;; End of basic block 2, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

(barrier 12 11 13)

;; Start of basic block 4, registers live: 7 [sp] 16 [argp] 20 [frame] 156
(code_label 13 12 14 4 3 "" [1 uses])

(note 14 13 16 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 16 14 17 4 (set (reg:SI 154 [ arg.0 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -16 [0xfffffff0])) [0 arg+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 17 16 18 4 (parallel [
            (set (reg:SI 153 [ D.2701 ])
                (ashift:SI (reg:SI 154 [ arg.0 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 154 [ arg.0 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 18 17 19 4 (set (reg:SI 152 [ D.2702 ])
        (reg:SI 153 [ D.2701 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 153 [ D.2701 ])
        (nil)))

(insn 19 18 20 4 (parallel [
            (set (reg:SI 151 [ D.2703 ])
                (plus:SI (reg:SI 152 [ D.2702 ])
                    (mem/f/c/i:SI (plus:SI (reg/f:SI 156)
                            (const_int 4 [0x4])) [0 argv+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 152 [ D.2702 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 20 19 21 4 (set (reg:SI 150 [ D.2704 ])
        (mem/f:SI (reg:SI 151 [ D.2703 ]) [0 S4 A32])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 151 [ D.2703 ])
        (nil)))

(insn 21 20 22 4 (set (reg:QI 149 [ D.2705 ])
        (mem:QI (reg:SI 150 [ D.2704 ]) [0 S1 A8])) 43 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 150 [ D.2704 ])
        (nil)))

(insn 22 21 23 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 149 [ D.2705 ])
            (const_int 45 [0x2d]))) 7 {*cmpqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 149 [ D.2705 ])
        (nil)))

(jump_insn 23 22 25 4 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 178)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 4, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

;; Start of basic block 5, registers live: 7 [sp] 16 [argp] 20 [frame] 156
(note 25 23 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 27 25 28 5 (set (reg:SI 148 [ arg.1 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -16 [0xfffffff0])) [0 arg+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 28 27 29 5 (parallel [
            (set (reg:SI 147 [ D.2709 ])
                (ashift:SI (reg:SI 148 [ arg.1 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 148 [ arg.1 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 29 28 30 5 (set (reg:SI 146 [ D.2710 ])
        (reg:SI 147 [ D.2709 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 147 [ D.2709 ])
        (nil)))

(insn 30 29 31 5 (parallel [
            (set (reg:SI 145 [ D.2711 ])
                (plus:SI (reg:SI 146 [ D.2710 ])
                    (mem/f/c/i:SI (plus:SI (reg/f:SI 156)
                            (const_int 4 [0x4])) [0 argv+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 146 [ D.2710 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 31 30 32 5 (set (reg:SI 144 [ D.2712 ])
        (mem/f:SI (reg:SI 145 [ D.2711 ]) [0 S4 A32])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 145 [ D.2711 ])
        (nil)))

(insn 32 31 33 5 (parallel [
            (set (reg:SI 143 [ D.2713 ])
                (plus:SI (reg:SI 144 [ D.2712 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 144 [ D.2712 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 33 32 34 5 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC0") [flags 0x2] <string_cst 0xb7c1d288>)) 34 {*movsi_1} (nil)
    (nil))

(insn 34 33 35 5 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 143 [ D.2713 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 143 [ D.2713 ])
        (nil)))

(call_insn/u 35 34 36 5 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0xb7db7460 strcmp>) [0 S1 A8])
            (const_int 8 [0x8]))) 557 {*call_value_0} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (nil)))

(insn 36 35 37 5 (set (reg:SI 157)
        (reg:SI 0 ax)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 37 36 38 5 (set (reg:SI 142 [ D.2714 ])
        (reg:SI 157)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 157)
        (nil)))

(insn 38 37 39 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 142 [ D.2714 ])
            (const_int 0 [0x0]))) 0 {*cmpsi_ccno_1} (nil)
    (expr_list:REG_DEAD (reg:SI 142 [ D.2714 ])
        (nil)))

(jump_insn 39 38 41 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 54)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 5, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

;; Start of basic block 6, registers live: 7 [sp] 16 [argp] 20 [frame] 156
(note 41 39 42 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 6 (set (reg:SI 141 [ arg.2 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -16 [0xfffffff0])) [0 arg+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 43 42 44 6 (parallel [
            (set (reg:SI 140 [ D.2716 ])
                (ashift:SI (reg:SI 141 [ arg.2 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 141 [ arg.2 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 44 43 45 6 (set (reg:SI 139 [ D.2717 ])
        (reg:SI 140 [ D.2716 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 140 [ D.2716 ])
        (nil)))

(insn 45 44 46 6 (parallel [
            (set (reg:SI 138 [ D.2718 ])
                (plus:SI (reg:SI 139 [ D.2717 ])
                    (mem/f/c/i:SI (plus:SI (reg/f:SI 156)
                            (const_int 4 [0x4])) [0 argv+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 139 [ D.2717 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 46 45 47 6 (set (reg:SI 137 [ D.2719 ])
        (mem/f:SI (reg:SI 138 [ D.2718 ]) [0 S4 A32])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 138 [ D.2718 ])
        (nil)))

(insn 47 46 48 6 (parallel [
            (set (reg:SI 136 [ D.2720 ])
                (plus:SI (reg:SI 137 [ D.2719 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 137 [ D.2719 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 48 47 49 6 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC1") [flags 0x2] <string_cst 0xb7c21340>)) 34 {*movsi_1} (nil)
    (nil))

(insn 49 48 50 6 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 136 [ D.2720 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 136 [ D.2720 ])
        (nil)))

(call_insn/u 50 49 51 6 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0xb7db7460 strcmp>) [0 S1 A8])
            (const_int 8 [0x8]))) 557 {*call_value_0} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (nil)))

(insn 51 50 52 6 (set (reg:SI 135 [ D.2721 ])
        (reg:SI 0 ax)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 52 51 53 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 135 [ D.2721 ])
            (const_int 0 [0x0]))) 0 {*cmpsi_ccno_1} (nil)
    (expr_list:REG_DEAD (reg:SI 135 [ D.2721 ])
        (nil)))

(jump_insn 53 52 54 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 61)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 6, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

;; Start of basic block 7, registers live: 7 [sp] 16 [argp] 20 [frame] 156
(code_label 54 53 55 7 6 "" [1 uses])

(note 55 54 57 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 57 55 59 7 (set (mem/c/i:SI (symbol_ref:SI ("dmode") [flags 0x40] <var_decl 0xb7e65058 dmode>) [0 dmode+0 S4 A32])
        (const_int 1 [0x1])) 34 {*movsi_1} (nil)
    (nil))

(jump_insn 59 57 60 7 (set (pc)
        (label_ref 234)) 380 {jump} (nil)
    (nil))
;; End of basic block 7, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

(barrier 60 59 61)

;; Start of basic block 8, registers live: 7 [sp] 16 [argp] 20 [frame] 156
(code_label 61 60 62 8 8 "" [1 uses])

(note 62 61 64 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 64 62 65 8 (set (reg:SI 134 [ arg.3 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -16 [0xfffffff0])) [0 arg+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 65 64 66 8 (parallel [
            (set (reg:SI 133 [ D.2725 ])
                (ashift:SI (reg:SI 134 [ arg.3 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 134 [ arg.3 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 66 65 67 8 (set (reg:SI 132 [ D.2726 ])
        (reg:SI 133 [ D.2725 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 133 [ D.2725 ])
        (nil)))

(insn 67 66 68 8 (parallel [
            (set (reg:SI 131 [ D.2727 ])
                (plus:SI (reg:SI 132 [ D.2726 ])
                    (mem/f/c/i:SI (plus:SI (reg/f:SI 156)
                            (const_int 4 [0x4])) [0 argv+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 132 [ D.2726 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 68 67 69 8 (set (reg:SI 130 [ D.2728 ])
        (mem/f:SI (reg:SI 131 [ D.2727 ]) [0 S4 A32])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 131 [ D.2727 ])
        (nil)))

(insn 69 68 70 8 (parallel [
            (set (reg:SI 129 [ D.2729 ])
                (plus:SI (reg:SI 130 [ D.2728 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 130 [ D.2728 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 70 69 71 8 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC2") [flags 0x2] <string_cst 0xb7c1d2e8>)) 34 {*movsi_1} (nil)
    (nil))

(insn 71 70 72 8 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 129 [ D.2729 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 129 [ D.2729 ])
        (nil)))

(call_insn/u 72 71 73 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0xb7db7460 strcmp>) [0 S1 A8])
            (const_int 8 [0x8]))) 557 {*call_value_0} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (nil)))

(insn 73 72 74 8 (set (reg:SI 128 [ D.2730 ])
        (reg:SI 0 ax)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 74 73 75 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 128 [ D.2730 ])
            (const_int 0 [0x0]))) 0 {*cmpsi_ccno_1} (nil)
    (expr_list:REG_DEAD (reg:SI 128 [ D.2730 ])
        (nil)))

(jump_insn 75 74 77 8 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 90)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 8, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

;; Start of basic block 9, registers live: 7 [sp] 16 [argp] 20 [frame] 156
(note 77 75 78 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 78 77 79 9 (set (reg:SI 127 [ arg.4 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -16 [0xfffffff0])) [0 arg+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 79 78 80 9 (parallel [
            (set (reg:SI 126 [ D.2732 ])
                (ashift:SI (reg:SI 127 [ arg.4 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 127 [ arg.4 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 80 79 81 9 (set (reg:SI 125 [ D.2733 ])
        (reg:SI 126 [ D.2732 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 126 [ D.2732 ])
        (nil)))

(insn 81 80 82 9 (parallel [
            (set (reg:SI 124 [ D.2734 ])
                (plus:SI (reg:SI 125 [ D.2733 ])
                    (mem/f/c/i:SI (plus:SI (reg/f:SI 156)
                            (const_int 4 [0x4])) [0 argv+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 125 [ D.2733 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 82 81 83 9 (set (reg:SI 123 [ D.2735 ])
        (mem/f:SI (reg:SI 124 [ D.2734 ]) [0 S4 A32])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 124 [ D.2734 ])
        (nil)))

(insn 83 82 84 9 (parallel [
            (set (reg:SI 122 [ D.2736 ])
                (plus:SI (reg:SI 123 [ D.2735 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 123 [ D.2735 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 84 83 85 9 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC3") [flags 0x2] <string_cst 0xb7d78498>)) 34 {*movsi_1} (nil)
    (nil))

(insn 85 84 86 9 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 122 [ D.2736 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 122 [ D.2736 ])
        (nil)))

(call_insn/u 86 85 87 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0xb7db7460 strcmp>) [0 S1 A8])
            (const_int 8 [0x8]))) 557 {*call_value_0} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (nil)))

(insn 87 86 88 9 (set (reg:SI 121 [ D.2737 ])
        (reg:SI 0 ax)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 88 87 89 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 121 [ D.2737 ])
            (const_int 0 [0x0]))) 0 {*cmpsi_ccno_1} (nil)
    (expr_list:REG_DEAD (reg:SI 121 [ D.2737 ])
        (nil)))

(jump_insn 89 88 90 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 97)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 9, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

;; Start of basic block 10, registers live: 7 [sp] 16 [argp] 20 [frame] 156
(code_label 90 89 91 10 10 "" [1 uses])

(note 91 90 93 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 93 91 95 10 (set (mem/c/i:SI (symbol_ref:SI ("dmode") [flags 0x40] <var_decl 0xb7e65058 dmode>) [0 dmode+0 S4 A32])
        (const_int 2 [0x2])) 34 {*movsi_1} (nil)
    (nil))

(jump_insn 95 93 96 10 (set (pc)
        (label_ref 234)) 380 {jump} (nil)
    (nil))
;; End of basic block 10, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

(barrier 96 95 97)

;; Start of basic block 11, registers live: 7 [sp] 16 [argp] 20 [frame] 156
(code_label 97 96 98 11 12 "" [1 uses])

(note 98 97 100 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 100 98 101 11 (set (reg:SI 120 [ arg.5 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -16 [0xfffffff0])) [0 arg+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 101 100 102 11 (parallel [
            (set (reg:SI 119 [ D.2739 ])
                (ashift:SI (reg:SI 120 [ arg.5 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 120 [ arg.5 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 102 101 103 11 (set (reg:SI 118 [ D.2740 ])
        (reg:SI 119 [ D.2739 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 119 [ D.2739 ])
        (nil)))

(insn 103 102 104 11 (parallel [
            (set (reg:SI 117 [ D.2741 ])
                (plus:SI (reg:SI 118 [ D.2740 ])
                    (mem/f/c/i:SI (plus:SI (reg/f:SI 156)
                            (const_int 4 [0x4])) [0 argv+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 118 [ D.2740 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 104 103 105 11 (set (reg:SI 116 [ D.2742 ])
        (mem/f:SI (reg:SI 117 [ D.2741 ]) [0 S4 A32])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 117 [ D.2741 ])
        (nil)))

(insn 105 104 106 11 (parallel [
            (set (reg:SI 115 [ D.2743 ])
                (plus:SI (reg:SI 116 [ D.2742 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 116 [ D.2742 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 106 105 107 11 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC4") [flags 0x2] <string_cst 0xb7d784ec>)) 34 {*movsi_1} (nil)
    (nil))

(insn 107 106 108 11 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 115 [ D.2743 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 115 [ D.2743 ])
        (nil)))

(call_insn/u 108 107 109 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0xb7db7460 strcmp>) [0 S1 A8])
            (const_int 8 [0x8]))) 557 {*call_value_0} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (nil)))

(insn 109 108 110 11 (set (reg:SI 114 [ D.2744 ])
        (reg:SI 0 ax)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 110 109 111 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 114 [ D.2744 ])
            (const_int 0 [0x0]))) 0 {*cmpsi_ccno_1} (nil)
    (expr_list:REG_DEAD (reg:SI 114 [ D.2744 ])
        (nil)))

(jump_insn 111 110 113 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 119)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 11, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

;; Start of basic block 12, registers live: 7 [sp] 16 [argp] 20 [frame] 156
(note 113 111 115 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 115 113 117 12 (set (mem/c/i:SI (symbol_ref:SI ("rad") [flags 0x40] <var_decl 0xb7e65108 rad>) [0 rad+0 S4 A32])
        (const_int 0 [0x0])) 34 {*movsi_1} (nil)
    (nil))

(jump_insn 117 115 118 12 (set (pc)
        (label_ref 234)) 380 {jump} (nil)
    (nil))
;; End of basic block 12, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

(barrier 118 117 119)

;; Start of basic block 13, registers live: 7 [sp] 16 [argp] 20 [frame] 156
(code_label 119 118 120 13 13 "" [1 uses])

(note 120 119 122 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 122 120 123 13 (set (reg:SI 113 [ arg.6 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -16 [0xfffffff0])) [0 arg+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 123 122 124 13 (parallel [
            (set (reg:SI 112 [ D.2746 ])
                (ashift:SI (reg:SI 113 [ arg.6 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 113 [ arg.6 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 124 123 125 13 (set (reg:SI 111 [ D.2747 ])
        (reg:SI 112 [ D.2746 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 112 [ D.2746 ])
        (nil)))

(insn 125 124 126 13 (parallel [
            (set (reg:SI 110 [ D.2748 ])
                (plus:SI (reg:SI 111 [ D.2747 ])
                    (mem/f/c/i:SI (plus:SI (reg/f:SI 156)
                            (const_int 4 [0x4])) [0 argv+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 111 [ D.2747 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 126 125 127 13 (set (reg:SI 109 [ D.2749 ])
        (mem/f:SI (reg:SI 110 [ D.2748 ]) [0 S4 A32])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 110 [ D.2748 ])
        (nil)))

(insn 127 126 128 13 (parallel [
            (set (reg:SI 108 [ D.2750 ])
                (plus:SI (reg:SI 109 [ D.2749 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 109 [ D.2749 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 128 127 129 13 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC5") [flags 0x2] <string_cst 0xb7d78540>)) 34 {*movsi_1} (nil)
    (nil))

(insn 129 128 130 13 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 108 [ D.2750 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 108 [ D.2750 ])
        (nil)))

(call_insn/u 130 129 131 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0xb7db7460 strcmp>) [0 S1 A8])
            (const_int 8 [0x8]))) 557 {*call_value_0} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (nil)))

(insn 131 130 132 13 (set (reg:SI 107 [ D.2751 ])
        (reg:SI 0 ax)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 132 131 133 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 107 [ D.2751 ])
            (const_int 0 [0x0]))) 0 {*cmpsi_ccno_1} (nil)
    (expr_list:REG_DEAD (reg:SI 107 [ D.2751 ])
        (nil)))

(jump_insn 133 132 135 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 141)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 13, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

;; Start of basic block 14, registers live: 7 [sp] 16 [argp] 20 [frame] 156
(note 135 133 137 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 137 135 139 14 (set (mem/c/i:SI (symbol_ref:SI ("rad") [flags 0x40] <var_decl 0xb7e65108 rad>) [0 rad+0 S4 A32])
        (const_int 1 [0x1])) 34 {*movsi_1} (nil)
    (nil))

(jump_insn 139 137 140 14 (set (pc)
        (label_ref 234)) 380 {jump} (nil)
    (nil))
;; End of basic block 14, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

(barrier 140 139 141)

;; Start of basic block 15, registers live: 7 [sp] 16 [argp] 20 [frame] 156
(code_label 141 140 142 15 15 "" [1 uses])

(note 142 141 144 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 144 142 145 15 (set (reg:SI 106 [ arg.7 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -16 [0xfffffff0])) [0 arg+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 145 144 146 15 (parallel [
            (set (reg:SI 105 [ D.2753 ])
                (ashift:SI (reg:SI 106 [ arg.7 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 106 [ arg.7 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 146 145 147 15 (set (reg:SI 104 [ D.2754 ])
        (reg:SI 105 [ D.2753 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 105 [ D.2753 ])
        (nil)))

(insn 147 146 148 15 (parallel [
            (set (reg:SI 103 [ D.2755 ])
                (plus:SI (reg:SI 104 [ D.2754 ])
                    (mem/f/c/i:SI (plus:SI (reg/f:SI 156)
                            (const_int 4 [0x4])) [0 argv+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 104 [ D.2754 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 148 147 149 15 (set (reg:SI 102 [ D.2756 ])
        (mem/f:SI (reg:SI 103 [ D.2755 ]) [0 S4 A32])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 103 [ D.2755 ])
        (nil)))

(insn 149 148 150 15 (parallel [
            (set (reg:SI 101 [ D.2757 ])
                (plus:SI (reg:SI 102 [ D.2756 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 102 [ D.2756 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 150 149 151 15 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC6") [flags 0x2] <string_cst 0xb7d78594>)) 34 {*movsi_1} (nil)
    (nil))

(insn 151 150 152 15 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 101 [ D.2757 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 101 [ D.2757 ])
        (nil)))

(call_insn/u 152 151 153 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0xb7db7460 strcmp>) [0 S1 A8])
            (const_int 8 [0x8]))) 557 {*call_value_0} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (nil)))

(insn 153 152 154 15 (set (reg:SI 100 [ D.2758 ])
        (reg:SI 0 ax)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 154 153 155 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 100 [ D.2758 ])
            (const_int 0 [0x0]))) 0 {*cmpsi_ccno_1} (nil)
    (expr_list:REG_DEAD (reg:SI 100 [ D.2758 ])
        (nil)))

(jump_insn 155 154 157 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 163)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 15, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

;; Start of basic block 16, registers live: 7 [sp] 16 [argp] 20 [frame] 156
(note 157 155 159 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 159 157 161 16 (set (mem/c/i:SI (symbol_ref:SI ("rad") [flags 0x40] <var_decl 0xb7e65108 rad>) [0 rad+0 S4 A32])
        (const_int 2 [0x2])) 34 {*movsi_1} (nil)
    (nil))

(jump_insn 161 159 162 16 (set (pc)
        (label_ref 234)) 380 {jump} (nil)
    (nil))
;; End of basic block 16, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

(barrier 162 161 163)

;; Start of basic block 17, registers live: 7 [sp] 16 [argp] 20 [frame] 156
(code_label 163 162 164 17 17 "" [1 uses])

(note 164 163 166 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 166 164 167 17 (set (reg:SI 99 [ arg.8 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -16 [0xfffffff0])) [0 arg+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 167 166 168 17 (parallel [
            (set (reg:SI 98 [ D.2760 ])
                (ashift:SI (reg:SI 99 [ arg.8 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 99 [ arg.8 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 168 167 169 17 (set (reg:SI 97 [ D.2761 ])
        (reg:SI 98 [ D.2760 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 98 [ D.2760 ])
        (nil)))

(insn 169 168 170 17 (parallel [
            (set (reg:SI 96 [ D.2762 ])
                (plus:SI (reg:SI 97 [ D.2761 ])
                    (mem/f/c/i:SI (plus:SI (reg/f:SI 156)
                            (const_int 4 [0x4])) [0 argv+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 97 [ D.2761 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 170 169 171 17 (set (reg:SI 95 [ D.2763 ])
        (mem/f:SI (reg:SI 96 [ D.2762 ]) [0 S4 A32])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 96 [ D.2762 ])
        (nil)))

(insn 171 170 172 17 (set (reg:SI 94 [ stderr.9 ])
        (mem/f/c/i:SI (symbol_ref:SI ("stderr") [flags 0x40] <var_decl 0xb7d7fe70 stderr>) [0 stderr+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 172 171 173 17 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 95 [ D.2763 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 95 [ D.2763 ])
        (nil)))

(insn 173 172 174 17 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC7") [flags 0x2] <string_cst 0xb7ffac00>)) 34 {*movsi_1} (nil)
    (nil))

(insn 174 173 175 17 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 94 [ stderr.9 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 94 [ stderr.9 ])
        (nil)))

(call_insn 175 174 176 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("fprintf") [flags 0x41] <function_decl 0xb7dbc0e0 fprintf>) [0 S1 A8])
            (const_int 12 [0xc]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(jump_insn 176 175 177 17 (set (pc)
        (label_ref 234)) 380 {jump} (nil)
    (nil))
;; End of basic block 17, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

(barrier 177 176 178)

;; Start of basic block 18, registers live: 7 [sp] 16 [argp] 20 [frame] 156
(code_label 178 177 179 18 4 "" [1 uses])

(note 179 178 181 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 181 179 182 18 (parallel [
            (set (reg:SI 93 [ D.2765 ])
                (plus:SI (mem/c/i:SI (reg/f:SI 156) [0 argc+0 S4 A32])
                    (const_int -2 [0xfffffffe])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 182 181 183 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 93 [ D.2765 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -16 [0xfffffff0])) [0 arg+0 S4 A32]))) 2 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 93 [ D.2765 ])
        (nil)))

(jump_insn 183 182 185 18 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 210)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 18, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

;; Start of basic block 19, registers live: 7 [sp] 16 [argp] 20 [frame] 156
(note 185 183 187 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 187 185 188 19 (set (reg/f:SI 92 [ D.2766 ])
        (const:SI (plus:SI (symbol_ref:SI ("regs") [flags 0x40] <var_decl 0xb7d7ff78 regs>)
                (const_int 14 [0xe])))) 34 {*movsi_1} (nil)
    (nil))

(insn 188 187 189 19 (set (reg:SI 91 [ arg.10 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -16 [0xfffffff0])) [0 arg+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 189 188 190 19 (parallel [
            (set (reg:SI 90 [ D.2768 ])
                (ashift:SI (reg:SI 91 [ arg.10 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 91 [ arg.10 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 190 189 191 19 (set (reg:SI 89 [ D.2769 ])
        (reg:SI 90 [ D.2768 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 90 [ D.2768 ])
        (nil)))

(insn 191 190 192 19 (parallel [
            (set (reg:SI 88 [ D.2770 ])
                (plus:SI (reg:SI 89 [ D.2769 ])
                    (mem/f/c/i:SI (plus:SI (reg/f:SI 156)
                            (const_int 4 [0x4])) [0 argv+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 89 [ D.2769 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 192 191 193 19 (set (reg:SI 87 [ D.2771 ])
        (mem/f:SI (reg:SI 88 [ D.2770 ]) [0 S4 A32])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 88 [ D.2770 ])
        (nil)))

(insn 193 192 194 19 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 92 [ D.2766 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 92 [ D.2766 ])
        (nil)))

(insn 194 193 195 19 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC8") [flags 0x2] <string_cst 0xb7d78620>)) 34 {*movsi_1} (nil)
    (nil))

(insn 195 194 196 19 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 87 [ D.2771 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 87 [ D.2771 ])
        (nil)))

(call_insn 196 195 197 19 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("sscanf") [flags 0x41] <function_decl 0xb7dbe2a0 sscanf>) [0 S1 A8])
            (const_int 12 [0xc]))) 557 {*call_value_0} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 197 196 198 19 (set (reg:SI 86 [ D.2772 ])
        (reg:SI 0 ax)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 198 197 200 19 (set (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffec])) [0 tmp+0 S4 A32])
        (reg:SI 86 [ D.2772 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 86 [ D.2772 ])
        (nil)))

(insn 200 198 201 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -20 [0xffffffec])) [0 tmp+0 S4 A32])
            (const_int 1 [0x1]))) 2 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn 201 200 203 19 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref:SI 234)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 19, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

;; Start of basic block 20, registers live: 7 [sp] 16 [argp] 20 [frame] 156
(note 203 201 205 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 205 203 208 20 (set (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -24 [0xffffffe8])) [0 pcs+0 S4 A32])
        (const_int 10 [0xa])) 34 {*movsi_1} (nil)
    (nil))

(jump_insn 208 205 209 20 (set (pc)
        (label_ref 234)) 380 {jump} (nil)
    (nil))
;; End of basic block 20, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

(barrier 209 208 210)

;; Start of basic block 22, registers live: 7 [sp] 16 [argp] 20 [frame] 156
(code_label 210 209 211 22 19 "" [1 uses])

(note 211 210 213 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 213 211 214 22 (parallel [
            (set (reg:SI 85 [ D.2773 ])
                (plus:SI (mem/c/i:SI (reg/f:SI 156) [0 argc+0 S4 A32])
                    (const_int -1 [0xffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 214 213 215 22 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 85 [ D.2773 ])
            (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -16 [0xfffffff0])) [0 arg+0 S4 A32]))) 2 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 85 [ D.2773 ])
        (nil)))

(jump_insn 215 214 217 22 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 234)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 22, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

;; Start of basic block 23, registers live: 7 [sp] 16 [argp] 20 [frame] 156
(note 217 215 219 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 219 217 220 23 (set (reg:SI 84 [ arg.11 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -16 [0xfffffff0])) [0 arg+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 220 219 221 23 (parallel [
            (set (reg:SI 83 [ D.2775 ])
                (ashift:SI (reg:SI 84 [ arg.11 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 84 [ arg.11 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 221 220 222 23 (set (reg:SI 82 [ D.2776 ])
        (reg:SI 83 [ D.2775 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 83 [ D.2775 ])
        (nil)))

(insn 222 221 223 23 (parallel [
            (set (reg:SI 81 [ D.2777 ])
                (plus:SI (reg:SI 82 [ D.2776 ])
                    (mem/f/c/i:SI (plus:SI (reg/f:SI 156)
                            (const_int 4 [0x4])) [0 argv+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 82 [ D.2776 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 223 222 224 23 (set (reg:SI 80 [ D.2778 ])
        (mem/f:SI (reg:SI 81 [ D.2777 ]) [0 S4 A32])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 81 [ D.2777 ])
        (nil)))

(insn 224 223 225 23 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 80 [ D.2778 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 80 [ D.2778 ])
        (nil)))

(call_insn 225 224 227 23 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("load_exec") [flags 0x41] <function_decl 0xb7e5caf0 load_exec>) [0 S1 A8])
            (const_int 4 [0x4]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (nil))

(insn 227 225 228 23 (set (reg:SI 159 [ pcs ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -24 [0xffffffe8])) [0 pcs+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 228 227 229 23 (set (reg:SI 161)
        (const_int 1717986919 [0x66666667])) 34 {*movsi_1} (nil)
    (nil))

(insn 229 228 230 23 (parallel [
            (set (reg:SI 160)
                (truncate:SI (lshiftrt:DI (mult:DI (sign_extend:DI (reg:SI 159 [ pcs ]))
                            (sign_extend:DI (reg:SI 161)))
                        (const_int 32 [0x20]))))
            (clobber (scratch:SI))
            (clobber (reg:CC 17 flags))
        ]) 190 {*smulsi3_highpart_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 161)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_UNUSED (scratch:SI)
                (nil)))))

(insn 230 229 231 23 (parallel [
            (set (reg:SI 162)
                (ashiftrt:SI (reg:SI 160)
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 303 {*ashrsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 160)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 231 230 232 23 (parallel [
            (set (reg:SI 163)
                (ashiftrt:SI (reg:SI 159 [ pcs ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) 303 {*ashrsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 159 [ pcs ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 232 231 233 23 (parallel [
            (set (reg:SI 158)
                (minus:SI (reg:SI 162)
                    (reg:SI 163)))
            (clobber (reg:CC 17 flags))
        ]) 172 {*subsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 162)
        (expr_list:REG_DEAD (reg:SI 163)
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (expr_list:REG_EQUAL (div:SI (reg:SI 159 [ pcs ])
                        (const_int 10 [0xa]))
                    (nil))))))

(insn 233 232 234 23 (set (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -24 [0xffffffe8])) [0 pcs+0 S4 A32])
        (reg:SI 158)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 158)
        (nil)))
;; End of basic block 23, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

;; Start of basic block 24, registers live: 7 [sp] 16 [argp] 20 [frame] 156
(code_label 234 233 235 24 9 "" [9 uses])

(note 235 234 237 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 237 235 238 24 (parallel [
            (set (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                        (const_int -16 [0xfffffff0])) [0 arg+0 S4 A32])
                (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -16 [0xfffffff0])) [0 arg+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 24, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

;; Start of basic block 25, registers live: 7 [sp] 16 [argp] 20 [frame] 156
(code_label 238 237 239 25 2 "" [1 uses])

(note 239 238 240 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 240 239 241 25 (set (reg:SI 164 [ arg ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -16 [0xfffffff0])) [0 arg+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 241 240 242 25 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 164 [ arg ])
            (mem/c/i:SI (reg/f:SI 156) [0 argc+0 S4 A32]))) 2 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 164 [ arg ])
        (nil)))

(jump_insn 242 241 244 25 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 13)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil)))
;; End of basic block 25, registers live:
 7 [sp] 16 [argp] 20 [frame] 156

;; Start of basic block 26, registers live: 7 [sp] 16 [argp] 20 [frame]
(note 244 242 246 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 246 244 247 26 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -24 [0xffffffe8])) [0 pcs+0 S4 A32])
            (const_int 1 [0x1]))) 2 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn 247 246 249 26 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 261)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 26, registers live:
 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 27, registers live: 7 [sp] 16 [argp] 20 [frame]
(note 249 247 251 27 [bb 27] NOTE_INSN_BASIC_BLOCK)

(insn 251 249 252 27 (set (reg:SI 79 [ stderr.12 ])
        (mem/f/c/i:SI (symbol_ref:SI ("stderr") [flags 0x40] <var_decl 0xb7d7fe70 stderr>) [0 stderr+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 252 251 253 27 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 79 [ stderr.12 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 79 [ stderr.12 ])
        (nil)))

(insn 253 252 254 27 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (const_int 211 [0xd3])) 34 {*movsi_1} (nil)
    (nil))

(insn 254 253 255 27 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (const_int 1 [0x1])) 34 {*movsi_1} (nil)
    (nil))

(insn 255 254 256 27 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC9") [flags 0x2] <string_cst 0xb7e66600>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 256 255 258 27 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("fwrite") [flags 0x41] <function_decl 0xb7dbc850 __builtin_fwrite>) [0 S1 A8])
            (const_int 16 [0x10]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (nil))

(insn 258 256 259 27 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (const_int 1 [0x1])) 34 {*movsi_1} (nil)
    (nil))

(call_insn 259 258 260 27 (call (mem:QI (symbol_ref:SI ("exit") [flags 0x41] <function_decl 0xb7dc5700 exit>) [0 S1 A8])
        (const_int 4 [0x4])) 385 {*call_0} (nil)
    (expr_list:REG_NORETURN (const_int 0 [0x0])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))
;; End of basic block 27, registers live:
 7 [sp] 16 [argp] 20 [frame]

(barrier 260 259 261)

;; Start of basic block 28, registers live: 7 [sp] 16 [argp] 20 [frame]
(code_label 261 260 262 28 25 "" [1 uses])

(note 262 261 264 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 264 262 265 28 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC10") [flags 0x2] <string_cst 0xb7c1a000>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 265 264 266 28 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("puts") [flags 0x41] <function_decl 0xb7dbcd90 __builtin_puts>) [0 S1 A8])
            (const_int 4 [0x4]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (nil))
;; End of basic block 28, registers live:
 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 29, registers live: 7 [sp] 16 [argp] 20 [frame]
(code_label 266 265 267 29 27 "" [1 uses])

(note 267 266 269 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 269 267 270 29 (set (reg:HI 78 [ D.2780 ])
        (mem/s/j:HI (const:SI (plus:SI (symbol_ref:SI ("regs") [flags 0x40] <var_decl 0xb7d7ff78 regs>)
                    (const_int 14 [0xe]))) [0 regs+14 S2 A16])) 37 {*movhi_1} (nil)
    (nil))

(insn 270 269 271 29 (set (reg:SI 77 [ D.2781 ])
        (zero_extend:SI (reg:HI 78 [ D.2780 ]))) 72 {*zero_extendhisi2_movzwl} (nil)
    (expr_list:REG_DEAD (reg:HI 78 [ D.2780 ])
        (nil)))

(insn 271 270 272 29 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 77 [ D.2781 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 77 [ D.2781 ])
        (nil)))

(call_insn 272 271 273 29 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("w_read") [flags 0x41] <function_decl 0xb7e5cb60 w_read>) [0 S1 A8])
            (const_int 4 [0x4]))) 557 {*call_value_0} (nil)
    (nil)
    (nil))

(insn 273 272 274 29 (set (reg:SI 76 [ D.2782 ])
        (reg:SI 0 ax)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 274 273 276 29 (set (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffc])) [0 tmp+0 S4 A32])
        (reg:SI 76 [ D.2782 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 76 [ D.2782 ])
        (nil)))

(insn 276 274 277 29 (set (reg:HI 75 [ D.2783 ])
        (mem/s/j:HI (const:SI (plus:SI (symbol_ref:SI ("regs") [flags 0x40] <var_decl 0xb7d7ff78 regs>)
                    (const_int 14 [0xe]))) [0 regs+14 S2 A16])) 37 {*movhi_1} (nil)
    (nil))

(insn 277 276 278 29 (parallel [
            (set (reg:HI 74 [ D.2784 ])
                (plus:HI (reg:HI 75 [ D.2783 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) 153 {*addhi_1_lea} (nil)
    (expr_list:REG_DEAD (reg:HI 75 [ D.2783 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 278 277 280 29 (set (mem/s/j:HI (const:SI (plus:SI (symbol_ref:SI ("regs") [flags 0x40] <var_decl 0xb7d7ff78 regs>)
                    (const_int 14 [0xe]))) [0 regs+14 S2 A16])
        (reg:HI 74 [ D.2784 ])) 37 {*movhi_1} (nil)
    (expr_list:REG_DEAD (reg:HI 74 [ D.2784 ])
        (nil)))

(insn 280 278 281 29 (set (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffff8])) [0 i+0 S4 A32])
        (const_int 0 [0x0])) 34 {*movsi_1} (nil)
    (nil))
;; End of basic block 29, registers live:
 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 30, registers live: 7 [sp] 16 [argp] 20 [frame]
(code_label 281 280 282 30 28 "" [1 uses])

(note 282 281 284 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 284 282 285 30 (set (reg:SI 73 [ i.13 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffff8])) [0 i+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 285 284 286 30 (parallel [
            (set (reg:SI 165)
                (ashift:SI (reg:SI 73 [ i.13 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 73 [ i.13 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 286 285 287 30 (set (reg:HI 72 [ D.2786 ])
        (mem/s/j:HI (plus:SI (reg:SI 165)
                (symbol_ref:SI ("codes") [flags 0x40] <var_decl 0xb7e65000 codes>)) [0 <variable>.mask+0 S2 A32])) 37 {*movhi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 165)
        (nil)))

(insn 287 286 288 30 (set (reg:SI 71 [ D.2787 ])
        (zero_extend:SI (reg:HI 72 [ D.2786 ]))) 72 {*zero_extendhisi2_movzwl} (nil)
    (expr_list:REG_DEAD (reg:HI 72 [ D.2786 ])
        (nil)))

(insn 288 287 289 30 (parallel [
            (set (reg:SI 70 [ D.2788 ])
                (and:SI (reg:SI 71 [ D.2787 ])
                    (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -4 [0xfffffffc])) [0 tmp+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*andsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 71 [ D.2787 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 289 288 290 30 (set (reg:SI 69 [ i.14 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffff8])) [0 i+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 290 289 291 30 (parallel [
            (set (reg:SI 166)
                (ashift:SI (reg:SI 69 [ i.14 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 69 [ i.14 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 291 290 292 30 (set (reg:HI 68 [ D.2790 ])
        (mem/s/j:HI (plus:SI (reg:SI 166)
                (const:SI (plus:SI (symbol_ref:SI ("codes") [flags 0x40] <var_decl 0xb7e65000 codes>)
                        (const_int 2 [0x2])))) [0 <variable>.opcode+0 S2 A16])) 37 {*movhi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 166)
        (nil)))

(insn 292 291 293 30 (set (reg:SI 67 [ D.2791 ])
        (zero_extend:SI (reg:HI 68 [ D.2790 ]))) 72 {*zero_extendhisi2_movzwl} (nil)
    (expr_list:REG_DEAD (reg:HI 68 [ D.2790 ])
        (nil)))

(insn 293 292 294 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 70 [ D.2788 ])
            (reg:SI 67 [ D.2791 ]))) 2 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 70 [ D.2788 ])
        (expr_list:REG_DEAD (reg:SI 67 [ D.2791 ])
            (nil))))

(jump_insn 294 293 296 30 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 339)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 30, registers live:
 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 31, registers live: 7 [sp] 16 [argp] 20 [frame]
(note 296 294 298 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(call_insn 298 296 300 31 (call (mem:QI (symbol_ref:SI ("tick") [flags 0x41] <function_decl 0xb7e5ca10 tick>) [0 S1 A8])
        (const_int 0 [0x0])) 385 {*call_0} (nil)
    (nil)
    (nil))

(insn 300 298 301 31 (set (reg:SI 66 [ dmode.15 ])
        (mem/c/i:SI (symbol_ref:SI ("dmode") [flags 0x40] <var_decl 0xb7e65058 dmode>) [0 dmode+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 301 300 302 31 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 66 [ dmode.15 ])
            (const_int 0 [0x0]))) 0 {*cmpsi_ccno_1} (nil)
    (expr_list:REG_DEAD (reg:SI 66 [ dmode.15 ])
        (nil)))

(jump_insn 302 301 304 31 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0x0]))
            (label_ref 315)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCNO 17 flags)
        (nil)))
;; End of basic block 31, registers live:
 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 32, registers live: 7 [sp] 16 [argp] 20 [frame]
(note 304 302 306 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 306 304 307 32 (set (reg:SI 65 [ stdout.16 ])
        (mem/f/c/i:SI (symbol_ref:SI ("stdout") [flags 0x40] <var_decl 0xb7d7fe18 stdout>) [0 stdout+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 307 306 308 32 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 65 [ stdout.16 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 65 [ stdout.16 ])
        (nil)))

(insn 308 307 309 32 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (const_int 10 [0xa])) 34 {*movsi_1} (nil)
    (nil))

(call_insn 309 308 311 32 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_IO_putc") [flags 0x41] <function_decl 0xb7e39e70 _IO_putc>) [0 S1 A8])
            (const_int 8 [0x8]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (nil))

(insn 311 309 312 32 (set (reg:SI 64 [ stdout.17 ])
        (mem/f/c/i:SI (symbol_ref:SI ("stdout") [flags 0x40] <var_decl 0xb7d7fe18 stdout>) [0 stdout+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 312 311 313 32 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (const_int 0 [0x0])) 34 {*movsi_1} (nil)
    (nil))

(insn 313 312 314 32 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 64 [ stdout.17 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 64 [ stdout.17 ])
        (nil)))

(call_insn 314 313 315 32 (call (mem:QI (symbol_ref:SI ("d_print") [flags 0x41] <function_decl 0xb7e5c5b0 d_print>) [0 S1 A8])
        (const_int 8 [0x8])) 385 {*call_0} (nil)
    (nil)
    (nil))
;; End of basic block 32, registers live:
 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 33, registers live: 7 [sp] 16 [argp] 20 [frame]
(code_label 315 314 316 33 31 "" [1 uses])

(note 316 315 318 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 318 316 319 33 (set (reg:SI 63 [ dmode.18 ])
        (mem/c/i:SI (symbol_ref:SI ("dmode") [flags 0x40] <var_decl 0xb7e65058 dmode>) [0 dmode+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 319 318 320 33 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 63 [ dmode.18 ])
            (const_int 1 [0x1]))) 2 {*cmpsi_1_insn} (nil)
    (expr_list:REG_DEAD (reg:SI 63 [ dmode.18 ])
        (nil)))

(jump_insn 320 319 322 33 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 325)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil)))
;; End of basic block 33, registers live:
 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 34, registers live: 7 [sp] 16 [argp] 20 [frame]
(note 322 320 324 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(call_insn 324 322 325 34 (call (mem:QI (symbol_ref:SI ("dbg_proc") [flags 0x41] <function_decl 0xb7e5c9a0 dbg_proc>) [0 S1 A8])
        (const_int 0 [0x0])) 385 {*call_0} (nil)
    (nil)
    (nil))
;; End of basic block 34, registers live:
 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 35, registers live: 7 [sp] 16 [argp] 20 [frame]
(code_label 325 324 326 35 33 "" [1 uses])

(note 326 325 328 35 [bb 35] NOTE_INSN_BASIC_BLOCK)

(insn 328 326 329 35 (set (reg:SI 62 [ i.19 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffff8])) [0 i+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 329 328 330 35 (parallel [
            (set (reg:SI 167)
                (ashift:SI (reg:SI 62 [ i.19 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 62 [ i.19 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 330 329 331 35 (set (reg:SI 61 [ D.2797 ])
        (mem/s/f/j:SI (plus:SI (reg:SI 167)
                (const:SI (plus:SI (symbol_ref:SI ("codes") [flags 0x40] <var_decl 0xb7e65000 codes>)
                        (const_int 12 [0xc])))) [0 <variable>.handler+0 S4 A32])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 167)
        (nil)))

(insn 331 330 332 35 (set (reg:SI 168 [ tmp ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffc])) [0 tmp+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 332 331 333 35 (set (reg:HI 60 [ D.2798 ])
        (subreg:HI (reg:SI 168 [ tmp ]) 0)) 37 {*movhi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 168 [ tmp ])
        (nil)))

(insn 333 332 334 35 (set (reg:SI 59 [ D.2799 ])
        (zero_extend:SI (reg:HI 60 [ D.2798 ]))) 72 {*zero_extendhisi2_movzwl} (nil)
    (expr_list:REG_DEAD (reg:HI 60 [ D.2798 ])
        (nil)))

(insn 334 333 335 35 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 59 [ D.2799 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 59 [ D.2799 ])
        (nil)))

(call_insn 335 334 337 35 (call (mem:QI (reg:SI 61 [ D.2797 ]) [0 S1 A8])
        (const_int 4 [0x4])) 386 {*call_1} (nil)
    (expr_list:REG_DEAD (reg:SI 61 [ D.2797 ])
        (nil))
    (nil))

(jump_insn 337 335 338 35 (set (pc)
        (label_ref 266)) 380 {jump} (nil)
    (nil))
;; End of basic block 35, registers live:
 7 [sp] 16 [argp] 20 [frame]

(barrier 338 337 339)

;; Start of basic block 36, registers live: 7 [sp] 16 [argp] 20 [frame]
(code_label 339 338 340 36 29 "" [1 uses])

(note 340 339 342 36 [bb 36] NOTE_INSN_BASIC_BLOCK)

(insn 342 340 344 36 (parallel [
            (set (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                        (const_int -8 [0xfffffff8])) [0 i+0 S4 A32])
                (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -8 [0xfffffff8])) [0 i+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(jump_insn 344 342 345 36 (set (pc)
        (label_ref 281)) 380 {jump} (nil)
    (nil))
;; End of basic block 36, registers live:
 7 [sp] 16 [argp] 20 [frame]

(barrier 345 344 346)

(note 346 345 0 NOTE_INSN_FUNCTION_END)


;; Function buildPar (buildPar)

126 registers.

Register 58 used 2 times across 2 insns in block 34; set 1 time; pointer.

Register 59 used 2 times across 2 insns in block 33; set 1 time.

Register 60 used 2 times across 2 insns in block 32; set 1 time.

Register 61 used 2 times across 2 insns in block 32; set 1 time.

Register 62 used 2 times across 3 insns in block 31; set 1 time.

Register 63 used 2 times across 2 insns in block 31; set 1 time; 2 bytes.

Register 64 used 2 times across 6 insns in block 31; set 1 time; crosses 1 call.

Register 65 used 2 times across 2 insns in block 31; set 1 time; pointer.

Register 66 used 2 times across 2 insns in block 30; set 1 time.

Register 67 used 2 times across 2 insns in block 30; set 1 time; 2 bytes.

Register 68 used 2 times across 2 insns in block 28; set 1 time.

Register 69 used 2 times across 2 insns in block 28; set 1 time.

Register 70 used 2 times across 3 insns in block 28; set 1 time.

Register 71 used 2 times across 2 insns in block 28; set 1 time; 2 bytes.

Register 72 used 2 times across 6 insns in block 28; set 1 time; crosses 1 call.

Register 73 used 2 times across 2 insns in block 28; set 1 time; pointer.

Register 74 used 2 times across 2 insns in block 26; set 1 time.

Register 75 used 2 times across 2 insns in block 25; set 1 time.

Register 76 used 2 times across 2 insns in block 25; set 1 time.

Register 77 used 2 times across 2 insns in block 25; set 1 time.

Register 78 used 2 times across 2 insns in block 25; set 1 time; 2 bytes.

Register 79 used 2 times across 2 insns in block 23; set 1 time.

Register 80 used 2 times across 2 insns in block 21; set 1 time.

Register 81 used 2 times across 2 insns in block 20; set 1 time.

Register 82 used 2 times across 2 insns in block 20; set 1 time.

Register 83 used 2 times across 2 insns in block 20; set 1 time.

Register 84 used 2 times across 2 insns in block 20; set 1 time; 2 bytes.

Register 85 used 2 times across 2 insns in block 17; set 1 time.

Register 86 used 2 times across 2 insns in block 16; set 1 time.

Register 87 used 2 times across 2 insns in block 16; set 1 time.

Register 88 used 2 times across 2 insns in block 16; set 1 time.

Register 89 used 2 times across 2 insns in block 16; set 1 time; 2 bytes.

Register 90 used 2 times across 2 insns in block 13; set 1 time.

Register 91 used 2 times across 2 insns in block 12; set 1 time.

Register 92 used 2 times across 2 insns in block 12; set 1 time.

Register 93 used 2 times across 2 insns in block 12; set 1 time.

Register 94 used 2 times across 2 insns in block 12; set 1 time; 2 bytes.

Register 95 used 2 times across 2 insns in block 10; set 1 time.

Register 96 used 3 times across 4 insns; set 1 time.

Register 97 used 2 times across 2 insns in block 8; set 1 time.

Register 98 used 2 times across 2 insns in block 2; set 1 time; 1 bytes.

Register 99 used 2 times across 2 insns in block 34; set 1 time; pointer.

Register 100 used 2 times across 2 insns in block 2; set 1 time.

Register 101 used 2 times across 2 insns in block 2; set 1 time; 1 bytes.

Register 102 used 2 times across 2 insns in block 9; set 1 time.

Register 103 used 2 times across 2 insns in block 12; set 1 time; pointer.

Register 104 used 2 times across 2 insns in block 12; set 1 time; pointer.

Register 105 used 2 times across 2 insns in block 16; set 1 time; pointer.

Register 106 used 2 times across 2 insns in block 16; set 1 time; pointer.

Register 107 used 2 times across 2 insns in block 20; set 1 time; pointer.

Register 108 used 2 times across 2 insns in block 20; set 1 time; pointer.

Register 109 used 2 times across 2 insns in block 25; set 1 time; pointer.

Register 110 used 2 times across 2 insns in block 25; set 1 time; pointer.

Register 111 used 2 times across 2 insns in block 28; set 1 time; pointer.

Register 112 used 2 times across 2 insns in block 28; set 1 time; pointer.

Register 113 used 2 times across 2 insns in block 28; set 1 time; pointer.

Register 114 used 2 times across 2 insns in block 28; set 1 time; pointer.

Register 115 used 2 times across 2 insns in block 28; set 1 time; pointer.

Register 116 used 2 times across 2 insns in block 28; set 1 time; pointer.

Register 117 used 2 times across 2 insns in block 30; set 1 time; pointer.

Register 118 used 2 times across 2 insns in block 30; set 1 time; pointer.

Register 119 used 2 times across 2 insns in block 31; set 1 time; pointer.

Register 120 used 2 times across 2 insns in block 31; set 1 time; pointer.

Register 121 used 2 times across 2 insns in block 31; set 1 time; pointer.

Register 122 used 2 times across 2 insns in block 31; set 1 time; pointer.

Register 123 used 2 times across 2 insns in block 31; set 1 time; pointer.

Register 124 used 2 times across 2 insns in block 31; set 1 time; pointer.

30 basic blocks, 44 edges.

Basic block 2 , prev 0, next 4, loop_depth 0, count 0, freq 0.
Predecessors:  ENTRY (fallthru)
Successors:  4 (fallthru) 5
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 4 , prev 2, next 5, loop_depth 0, count 0, freq 0.
Predecessors:  2 (fallthru)
Successors:  8
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 0.
Predecessors:  2
Successors:  6 (fallthru) 7
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 0.
Predecessors:  5 (fallthru)
Successors:  8
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 0.
Predecessors:  5
Successors:  8 (fallthru)
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 0.
Predecessors:  4 6 7 (fallthru)
Successors:  33 9 (fallthru)
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96

Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 0.
Predecessors:  8 (fallthru)
Successors:  10 11 15 19 23 24 28 29 33
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 0.
Predecessors:  9
Successors:  34
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 0.
Predecessors:  9
Successors:  12 (fallthru) 13
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 0.
Predecessors:  11 (fallthru)
Successors:  34 [100.0%] 
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 13 , prev 12, next 15, loop_depth 0, count 0, freq 0.
Predecessors:  11
Successors:  34
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 15 , prev 13, next 16, loop_depth 0, count 0, freq 0.
Predecessors:  9
Successors:  16 (fallthru) 17
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 0.
Predecessors:  15 (fallthru)
Successors:  34 [100.0%] 
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 17 , prev 16, next 19, loop_depth 0, count 0, freq 0.
Predecessors:  15
Successors:  34
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 19 , prev 17, next 20, loop_depth 0, count 0, freq 0.
Predecessors:  9
Successors:  20 (fallthru) 21
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 0.
Predecessors:  19 (fallthru)
Successors:  34 [100.0%] 
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 21 , prev 20, next 23, loop_depth 0, count 0, freq 0.
Predecessors:  19
Successors:  34
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 23 , prev 21, next 24, loop_depth 0, count 0, freq 0.
Predecessors:  9
Successors:  34
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 24 , prev 23, next 25, loop_depth 0, count 0, freq 0.
Predecessors:  9
Successors:  25 (fallthru) 26
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 25 , prev 24, next 26, loop_depth 0, count 0, freq 0.
Predecessors:  24 (fallthru)
Successors:  34 [100.0%] 
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 26 , prev 25, next 28, loop_depth 0, count 0, freq 0.
Predecessors:  24
Successors:  34
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 28 , prev 26, next 29, loop_depth 0, count 0, freq 0.
Predecessors:  9
Successors:  34
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 29 , prev 28, next 30, loop_depth 0, count 0, freq 0.
Predecessors:  9
Successors:  30 (fallthru) 31
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 30 , prev 29, next 31, loop_depth 0, count 0, freq 0.
Predecessors:  29 (fallthru)
Successors:  32
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 31 , prev 30, next 32, loop_depth 0, count 0, freq 0.
Predecessors:  29
Successors:  32 (fallthru)
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 32 , prev 31, next 33, loop_depth 0, count 0, freq 0.
Predecessors:  30 31 (fallthru)
Successors:  34
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 33 , prev 32, next 34, loop_depth 0, count 0, freq 0.
Predecessors:  9 8
Successors: 
Registers live at start: 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 7 [sp] 16 [argp] 20 [frame]

Basic block 34 , prev 33, next 1, loop_depth 0, count 0, freq 0.
Predecessors:  10 13 17 21 23 26 28 32 12 [100.0%]  16 [100.0%]  20 [100.0%]  25 [100.0%] 
Successors:  EXIT [100.0%]  (fallthru)
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 2 0 6 NOTE_INSN_DELETED)

;; Start of basic block 2, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(note 6 2 3 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 3 6 4 2 (set (reg:SI 100 [ par ])
        (mem/c/i:SI (reg/f:SI 16 argp) [0 par+0 S1 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 4 3 5 2 (set (mem/c/i:QI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffec])) [0 par+0 S1 A8])
        (subreg:QI (reg:SI 100 [ par ]) 0)) 43 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 100 [ par ])
        (nil)))

(note 5 4 9 2 NOTE_INSN_FUNCTION_BEG)

(insn 9 5 10 2 (set (reg:QI 98 [ par.20 ])
        (mem/c/i:QI (plus:SI (reg/f:SI 20 frame)
                (const_int -20 [0xffffffec])) [0 par+0 S1 A8])) 43 {*movqi_1} (nil)
    (nil))

(insn 10 9 11 2 (parallel [
            (set (reg:QI 101)
                (and:QI (reg:QI 98 [ par.20 ])
                    (const_int 7 [0x7])))
            (clobber (reg:CC 17 flags))
        ]) 212 {*andqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 98 [ par.20 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 11 10 13 2 (set (mem/c/i:QI (plus:SI (reg/f:SI 20 frame)
                (const_int -13 [0xfffffff3])) [0 regnum+0 S1 A8])
        (reg:QI 101)) 43 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 101)
        (expr_list:REG_EQUAL (and:QI (reg:QI 98 [ par.20 ])
                (const_int 7 [0x7]))
            (nil))))

(insn 13 11 14 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c/i:SI (plus:SI (reg/f:SI 16 argp)
                    (const_int 8 [0x8])) [0 radix+0 S4 A32])
            (const_int 0 [0x0]))) 0 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn 14 13 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 21)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 2, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 4, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(note 16 14 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 16 19 4 (set (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -12 [0xfffffff4])) [0 rad+0 S4 A32])
        (symbol_ref/f:SI ("*.LC11") [flags 0x2] <string_cst 0xb7d789f4>)) 34 {*movsi_1} (nil)
    (nil))

(jump_insn 19 18 20 4 (set (pc)
        (label_ref 36)) 380 {jump} (nil)
    (nil))
;; End of basic block 4, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 20 19 21)

;; Start of basic block 5, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 21 20 22 5 37 "" [1 uses])

(note 22 21 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 24 22 25 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c/i:SI (plus:SI (reg/f:SI 16 argp)
                    (const_int 8 [0x8])) [0 radix+0 S4 A32])
            (const_int 1 [0x1]))) 2 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn 25 24 27 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 5, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 6, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(note 27 25 29 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 29 27 30 6 (set (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -12 [0xfffffff4])) [0 rad+0 S4 A32])
        (symbol_ref/f:SI ("*.LC12") [flags 0x2] <string_cst 0xb7d78a48>)) 34 {*movsi_1} (nil)
    (nil))

(jump_insn 30 29 31 6 (set (pc)
        (label_ref 36)) 380 {jump} (nil)
    (nil))
;; End of basic block 6, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 31 30 32)

;; Start of basic block 7, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 32 31 33 7 40 "" [1 uses])

(note 33 32 35 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 35 33 36 7 (set (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -12 [0xfffffff4])) [0 rad+0 S4 A32])
        (symbol_ref/f:SI ("*.LC13") [flags 0x2] <string_cst 0xb7c3e860>)) 34 {*movsi_1} (nil)
    (nil))
;; End of basic block 7, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 8, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 36 35 37 8 39 "" [2 uses])

(note 37 36 39 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 39 37 40 8 (parallel [
            (set (reg:SI 97 [ D.2975 ])
                (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 20 frame)
                            (const_int -20 [0xffffffec])) [0 par+0 S1 A8])))
            (clobber (reg:CC 17 flags))
        ]) 77 {*zero_extendqisi2_movzbw_and} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 40 39 41 8 (parallel [
            (set (reg:SI 96 [ D.2976 ])
                (and:SI (reg:SI 97 [ D.2975 ])
                    (const_int 56 [0x38])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*andsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 97 [ D.2975 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 41 40 42 8 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 96 [ D.2976 ])
            (const_int 56 [0x38]))) 2 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn 42 41 350 8 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 319)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CC 17 flags)
        (nil)))
;; End of basic block 8, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96

;; Start of basic block 9, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame] 96
(note 350 42 43 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 43 350 44 9 (set (reg:SI 102)
        (mem/u/c:SI (plus:SI (mult:SI (reg:SI 96 [ D.2976 ])
                    (const_int 4 [0x4]))
                (label_ref:SI 46)) [0 S4 A8])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 96 [ D.2976 ])
        (insn_list:REG_LABEL 46 (nil))))

(jump_insn 44 43 45 9 (parallel [
            (set (pc)
                (reg:SI 102))
            (use (label_ref 46))
        ]) 382 {*tablejump_1} (nil)
    (expr_list:REG_DEAD (reg:SI 102)
        (nil)))
;; End of basic block 9, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 45 44 46)

;; Insn is not within a basic block
(code_label 46 45 47 51 "" [2 uses])

;; Insn is not within a basic block
(jump_insn 47 46 48 (addr_vec:SI [
            (label_ref:SI 49)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 60)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 97)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 134)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 171)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 182)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 219)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 319)
            (label_ref:SI 258)
        ]) -1 (nil)
    (nil))

(barrier 48 47 49)

;; Start of basic block 10, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 49 48 50 10 43 "" [1 uses])

(note 50 49 52 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 52 50 53 10 (set (reg:SI 95 [ D.2977 ])
        (sign_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 20 frame)
                    (const_int -13 [0xfffffff3])) [0 regnum+0 S1 A8]))) 83 {extendqisi2} (nil)
    (nil))

(insn 53 52 54 10 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 95 [ D.2977 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 95 [ D.2977 ])
        (nil)))

(insn 54 53 55 10 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC14") [flags 0x2] <string_cst 0xb7d78ab8>)) 34 {*movsi_1} (nil)
    (nil))

(insn 55 54 56 10 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref:SI ("res.2959") [flags 0x2] <var_decl 0xb7c17738 res>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 56 55 58 10 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0xb7dbe1c0 sprintf>) [0 S1 A8])
            (const_int 12 [0xc]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(jump_insn 58 56 59 10 (set (pc)
        (label_ref 332)) 380 {jump} (nil)
    (nil))
;; End of basic block 10, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 59 58 60)

;; Start of basic block 11, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 60 59 61 11 44 "" [1 uses])

(note 61 60 63 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 63 61 64 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c/i:QI (plus:SI (reg/f:SI 20 frame)
                    (const_int -13 [0xfffffff3])) [0 regnum+0 S1 A8])
            (const_int 7 [0x7]))) 7 {*cmpqi_1} (nil)
    (nil))

(jump_insn 64 63 66 11 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 84)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 11, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 12, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(note 66 64 68 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 68 66 69 12 (set (reg/f:SI 103 [ nextWord ])
        (mem/c/i:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 nextWord+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(call_insn 69 68 70 12 (set (reg:HI 0 ax)
        (call (mem:QI (reg/f:SI 103 [ nextWord ]) [0 S1 A8])
            (const_int 0 [0x0]))) 558 {*call_value_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 103 [ nextWord ])
        (nil))
    (nil))

(insn 70 69 71 12 (set (reg:HI 94 [ D.2978 ])
        (reg:HI 0 ax)) 37 {*movhi_1} (nil)
    (expr_list:REG_DEAD (reg:HI 0 ax)
        (nil)))

(insn 71 70 72 12 (set (reg:SI 93 [ D.2979 ])
        (zero_extend:SI (reg:HI 94 [ D.2978 ]))) 72 {*zero_extendhisi2_movzwl} (nil)
    (expr_list:REG_DEAD (reg:HI 94 [ D.2978 ])
        (nil)))

(insn 72 71 73 12 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 93 [ D.2979 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 93 [ D.2979 ])
        (nil)))

(insn 73 72 74 12 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC15") [flags 0x2] <string_cst 0xb7c3f2a0>)) 34 {*movsi_1} (nil)
    (nil))

(insn 74 73 75 12 (set (reg/f:SI 104 [ rad ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -12 [0xfffffff4])) [0 rad+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 75 74 76 12 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 104 [ rad ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 104 [ rad ])
        (nil)))

(insn 76 75 77 12 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref:SI ("res.2959") [flags 0x2] <var_decl 0xb7c17738 res>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 77 76 79 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0xb7dbe1c0 sprintf>) [0 S1 A8])
            (const_int 16 [0x10]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(insn 79 77 80 12 (set (reg:SI 92 [ wordsnum.21 ])
        (mem/c/i:SI (symbol_ref:SI ("wordsnum") [flags 0x2] <var_decl 0xb7c17688 wordsnum>) [0 wordsnum+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 80 79 81 12 (parallel [
            (set (reg:SI 91 [ D.2981 ])
                (plus:SI (reg:SI 92 [ wordsnum.21 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 92 [ wordsnum.21 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 81 80 82 12 (set (mem/c/i:SI (symbol_ref:SI ("wordsnum") [flags 0x2] <var_decl 0xb7c17688 wordsnum>) [0 wordsnum+0 S4 A32])
        (reg:SI 91 [ D.2981 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 91 [ D.2981 ])
        (nil)))

(jump_insn 82 81 83 12 (set (pc)
        (label_ref:SI 332)) 380 {jump} (nil)
    (nil))
;; End of basic block 12, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 83 82 84)

;; Start of basic block 13, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 84 83 85 13 53 "" [1 uses])

(note 85 84 87 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 87 85 88 13 (set (reg:SI 90 [ D.2982 ])
        (sign_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 20 frame)
                    (const_int -13 [0xfffffff3])) [0 regnum+0 S1 A8]))) 83 {extendqisi2} (nil)
    (nil))

(insn 88 87 89 13 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 90 [ D.2982 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 90 [ D.2982 ])
        (nil)))

(insn 89 88 90 13 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC16") [flags 0x2] <string_cst 0xb7d78b28>)) 34 {*movsi_1} (nil)
    (nil))

(insn 90 89 91 13 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref:SI ("res.2959") [flags 0x2] <var_decl 0xb7c17738 res>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 91 90 95 13 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0xb7dbe1c0 sprintf>) [0 S1 A8])
            (const_int 12 [0xc]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(jump_insn 95 91 96 13 (set (pc)
        (label_ref 332)) 380 {jump} (nil)
    (nil))
;; End of basic block 13, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 96 95 97)

;; Start of basic block 15, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 97 96 98 15 45 "" [1 uses])

(note 98 97 100 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 100 98 101 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c/i:QI (plus:SI (reg/f:SI 20 frame)
                    (const_int -13 [0xfffffff3])) [0 regnum+0 S1 A8])
            (const_int 7 [0x7]))) 7 {*cmpqi_1} (nil)
    (nil))

(jump_insn 101 100 103 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 121)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 15, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 16, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(note 103 101 105 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 105 103 106 16 (set (reg/f:SI 105 [ nextWord ])
        (mem/c/i:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 nextWord+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(call_insn 106 105 107 16 (set (reg:HI 0 ax)
        (call (mem:QI (reg/f:SI 105 [ nextWord ]) [0 S1 A8])
            (const_int 0 [0x0]))) 558 {*call_value_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 105 [ nextWord ])
        (nil))
    (nil))

(insn 107 106 108 16 (set (reg:HI 89 [ D.2983 ])
        (reg:HI 0 ax)) 37 {*movhi_1} (nil)
    (expr_list:REG_DEAD (reg:HI 0 ax)
        (nil)))

(insn 108 107 109 16 (set (reg:SI 88 [ D.2984 ])
        (zero_extend:SI (reg:HI 89 [ D.2983 ]))) 72 {*zero_extendhisi2_movzwl} (nil)
    (expr_list:REG_DEAD (reg:HI 89 [ D.2983 ])
        (nil)))

(insn 109 108 110 16 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 88 [ D.2984 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 88 [ D.2984 ])
        (nil)))

(insn 110 109 111 16 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC15") [flags 0x2] <string_cst 0xb7c3f2a0>)) 34 {*movsi_1} (nil)
    (nil))

(insn 111 110 112 16 (set (reg/f:SI 106 [ rad ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -12 [0xfffffff4])) [0 rad+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 112 111 113 16 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 106 [ rad ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 106 [ rad ])
        (nil)))

(insn 113 112 114 16 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref:SI ("res.2959") [flags 0x2] <var_decl 0xb7c17738 res>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 114 113 116 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0xb7dbe1c0 sprintf>) [0 S1 A8])
            (const_int 16 [0x10]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(insn 116 114 117 16 (set (reg:SI 87 [ wordsnum.22 ])
        (mem/c/i:SI (symbol_ref:SI ("wordsnum") [flags 0x2] <var_decl 0xb7c17688 wordsnum>) [0 wordsnum+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 117 116 118 16 (parallel [
            (set (reg:SI 86 [ D.2986 ])
                (plus:SI (reg:SI 87 [ wordsnum.22 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 87 [ wordsnum.22 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 118 117 119 16 (set (mem/c/i:SI (symbol_ref:SI ("wordsnum") [flags 0x2] <var_decl 0xb7c17688 wordsnum>) [0 wordsnum+0 S4 A32])
        (reg:SI 86 [ D.2986 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 86 [ D.2986 ])
        (nil)))

(jump_insn 119 118 120 16 (set (pc)
        (label_ref:SI 332)) 380 {jump} (nil)
    (nil))
;; End of basic block 16, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 120 119 121)

;; Start of basic block 17, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 121 120 122 17 56 "" [1 uses])

(note 122 121 124 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 124 122 125 17 (set (reg:SI 85 [ D.2987 ])
        (sign_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 20 frame)
                    (const_int -13 [0xfffffff3])) [0 regnum+0 S1 A8]))) 83 {extendqisi2} (nil)
    (nil))

(insn 125 124 126 17 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 85 [ D.2987 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 85 [ D.2987 ])
        (nil)))

(insn 126 125 127 17 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC17") [flags 0x2] <string_cst 0xb7d78bb4>)) 34 {*movsi_1} (nil)
    (nil))

(insn 127 126 128 17 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref:SI ("res.2959") [flags 0x2] <var_decl 0xb7c17738 res>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 128 127 132 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0xb7dbe1c0 sprintf>) [0 S1 A8])
            (const_int 12 [0xc]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(jump_insn 132 128 133 17 (set (pc)
        (label_ref 332)) 380 {jump} (nil)
    (nil))
;; End of basic block 17, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 133 132 134)

;; Start of basic block 19, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 134 133 135 19 46 "" [1 uses])

(note 135 134 137 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 137 135 138 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c/i:QI (plus:SI (reg/f:SI 20 frame)
                    (const_int -13 [0xfffffff3])) [0 regnum+0 S1 A8])
            (const_int 7 [0x7]))) 7 {*cmpqi_1} (nil)
    (nil))

(jump_insn 138 137 140 19 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 158)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 19, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 20, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(note 140 138 142 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 142 140 143 20 (set (reg/f:SI 107 [ nextWord ])
        (mem/c/i:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 nextWord+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(call_insn 143 142 144 20 (set (reg:HI 0 ax)
        (call (mem:QI (reg/f:SI 107 [ nextWord ]) [0 S1 A8])
            (const_int 0 [0x0]))) 558 {*call_value_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 107 [ nextWord ])
        (nil))
    (nil))

(insn 144 143 145 20 (set (reg:HI 84 [ D.2988 ])
        (reg:HI 0 ax)) 37 {*movhi_1} (nil)
    (expr_list:REG_DEAD (reg:HI 0 ax)
        (nil)))

(insn 145 144 146 20 (set (reg:SI 83 [ D.2989 ])
        (zero_extend:SI (reg:HI 84 [ D.2988 ]))) 72 {*zero_extendhisi2_movzwl} (nil)
    (expr_list:REG_DEAD (reg:HI 84 [ D.2988 ])
        (nil)))

(insn 146 145 147 20 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 83 [ D.2989 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 83 [ D.2989 ])
        (nil)))

(insn 147 146 148 20 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC18") [flags 0x2] <string_cst 0xb7c3f2d0>)) 34 {*movsi_1} (nil)
    (nil))

(insn 148 147 149 20 (set (reg/f:SI 108 [ rad ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -12 [0xfffffff4])) [0 rad+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 149 148 150 20 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 108 [ rad ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 108 [ rad ])
        (nil)))

(insn 150 149 151 20 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref:SI ("res.2959") [flags 0x2] <var_decl 0xb7c17738 res>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 151 150 153 20 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0xb7dbe1c0 sprintf>) [0 S1 A8])
            (const_int 16 [0x10]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(insn 153 151 154 20 (set (reg:SI 82 [ wordsnum.23 ])
        (mem/c/i:SI (symbol_ref:SI ("wordsnum") [flags 0x2] <var_decl 0xb7c17688 wordsnum>) [0 wordsnum+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 154 153 155 20 (parallel [
            (set (reg:SI 81 [ D.2991 ])
                (plus:SI (reg:SI 82 [ wordsnum.23 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 82 [ wordsnum.23 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 155 154 156 20 (set (mem/c/i:SI (symbol_ref:SI ("wordsnum") [flags 0x2] <var_decl 0xb7c17688 wordsnum>) [0 wordsnum+0 S4 A32])
        (reg:SI 81 [ D.2991 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 81 [ D.2991 ])
        (nil)))

(jump_insn 156 155 157 20 (set (pc)
        (label_ref:SI 332)) 380 {jump} (nil)
    (nil))
;; End of basic block 20, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 157 156 158)

;; Start of basic block 21, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 158 157 159 21 59 "" [1 uses])

(note 159 158 161 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 161 159 162 21 (set (reg:SI 80 [ D.2992 ])
        (sign_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 20 frame)
                    (const_int -13 [0xfffffff3])) [0 regnum+0 S1 A8]))) 83 {extendqisi2} (nil)
    (nil))

(insn 162 161 163 21 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 80 [ D.2992 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 80 [ D.2992 ])
        (nil)))

(insn 163 162 164 21 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC19") [flags 0x2] <string_cst 0xb7c3ea20>)) 34 {*movsi_1} (nil)
    (nil))

(insn 164 163 165 21 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref:SI ("res.2959") [flags 0x2] <var_decl 0xb7c17738 res>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 165 164 169 21 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0xb7dbe1c0 sprintf>) [0 S1 A8])
            (const_int 12 [0xc]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(jump_insn 169 165 170 21 (set (pc)
        (label_ref 332)) 380 {jump} (nil)
    (nil))
;; End of basic block 21, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 170 169 171)

;; Start of basic block 23, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 171 170 172 23 47 "" [1 uses])

(note 172 171 174 23 [bb 23] NOTE_INSN_BASIC_BLOCK)

(insn 174 172 175 23 (set (reg:SI 79 [ D.2993 ])
        (sign_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 20 frame)
                    (const_int -13 [0xfffffff3])) [0 regnum+0 S1 A8]))) 83 {extendqisi2} (nil)
    (nil))

(insn 175 174 176 23 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 79 [ D.2993 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 79 [ D.2993 ])
        (nil)))

(insn 176 175 177 23 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC20") [flags 0x2] <string_cst 0xb7d78c78>)) 34 {*movsi_1} (nil)
    (nil))

(insn 177 176 178 23 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref:SI ("res.2959") [flags 0x2] <var_decl 0xb7c17738 res>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 178 177 180 23 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0xb7dbe1c0 sprintf>) [0 S1 A8])
            (const_int 12 [0xc]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(jump_insn 180 178 181 23 (set (pc)
        (label_ref 332)) 380 {jump} (nil)
    (nil))
;; End of basic block 23, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 181 180 182)

;; Start of basic block 24, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 182 181 183 24 48 "" [1 uses])

(note 183 182 185 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(insn 185 183 186 24 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c/i:QI (plus:SI (reg/f:SI 20 frame)
                    (const_int -13 [0xfffffff3])) [0 regnum+0 S1 A8])
            (const_int 7 [0x7]))) 7 {*cmpqi_1} (nil)
    (nil))

(jump_insn 186 185 188 24 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 206)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 24, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 25, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(note 188 186 190 25 [bb 25] NOTE_INSN_BASIC_BLOCK)

(insn 190 188 191 25 (set (reg/f:SI 109 [ nextWord ])
        (mem/c/i:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 nextWord+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(call_insn 191 190 192 25 (set (reg:HI 0 ax)
        (call (mem:QI (reg/f:SI 109 [ nextWord ]) [0 S1 A8])
            (const_int 0 [0x0]))) 558 {*call_value_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 109 [ nextWord ])
        (nil))
    (nil))

(insn 192 191 193 25 (set (reg:HI 78 [ D.2994 ])
        (reg:HI 0 ax)) 37 {*movhi_1} (nil)
    (expr_list:REG_DEAD (reg:HI 0 ax)
        (nil)))

(insn 193 192 194 25 (set (reg:SI 77 [ D.2995 ])
        (zero_extend:SI (reg:HI 78 [ D.2994 ]))) 72 {*zero_extendhisi2_movzwl} (nil)
    (expr_list:REG_DEAD (reg:HI 78 [ D.2994 ])
        (nil)))

(insn 194 193 195 25 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 77 [ D.2995 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 77 [ D.2995 ])
        (nil)))

(insn 195 194 196 25 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC21") [flags 0x2] <string_cst 0xb7c3f300>)) 34 {*movsi_1} (nil)
    (nil))

(insn 196 195 197 25 (set (reg/f:SI 110 [ rad ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -12 [0xfffffff4])) [0 rad+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 197 196 198 25 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 110 [ rad ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 110 [ rad ])
        (nil)))

(insn 198 197 199 25 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref:SI ("res.2959") [flags 0x2] <var_decl 0xb7c17738 res>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 199 198 201 25 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0xb7dbe1c0 sprintf>) [0 S1 A8])
            (const_int 16 [0x10]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(insn 201 199 202 25 (set (reg:SI 76 [ wordsnum.24 ])
        (mem/c/i:SI (symbol_ref:SI ("wordsnum") [flags 0x2] <var_decl 0xb7c17688 wordsnum>) [0 wordsnum+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 202 201 203 25 (parallel [
            (set (reg:SI 75 [ D.2997 ])
                (plus:SI (reg:SI 76 [ wordsnum.24 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 76 [ wordsnum.24 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 203 202 204 25 (set (mem/c/i:SI (symbol_ref:SI ("wordsnum") [flags 0x2] <var_decl 0xb7c17688 wordsnum>) [0 wordsnum+0 S4 A32])
        (reg:SI 75 [ D.2997 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 75 [ D.2997 ])
        (nil)))

(jump_insn 204 203 205 25 (set (pc)
        (label_ref:SI 332)) 380 {jump} (nil)
    (nil))
;; End of basic block 25, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 205 204 206)

;; Start of basic block 26, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 206 205 207 26 62 "" [1 uses])

(note 207 206 209 26 [bb 26] NOTE_INSN_BASIC_BLOCK)

(insn 209 207 210 26 (set (reg:SI 74 [ D.2998 ])
        (sign_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 20 frame)
                    (const_int -13 [0xfffffff3])) [0 regnum+0 S1 A8]))) 83 {extendqisi2} (nil)
    (nil))

(insn 210 209 211 26 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 74 [ D.2998 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 74 [ D.2998 ])
        (nil)))

(insn 211 210 212 26 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC22") [flags 0x2] <string_cst 0xb7c3eae0>)) 34 {*movsi_1} (nil)
    (nil))

(insn 212 211 213 26 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref:SI ("res.2959") [flags 0x2] <var_decl 0xb7c17738 res>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 213 212 217 26 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0xb7dbe1c0 sprintf>) [0 S1 A8])
            (const_int 12 [0xc]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(jump_insn 217 213 218 26 (set (pc)
        (label_ref 332)) 380 {jump} (nil)
    (nil))
;; End of basic block 26, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 218 217 219)

;; Start of basic block 28, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 219 218 220 28 49 "" [1 uses])

(note 220 219 222 28 [bb 28] NOTE_INSN_BASIC_BLOCK)

(insn 222 220 223 28 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (const_int 50 [0x32])) 34 {*movsi_1} (nil)
    (nil))

(call_insn 223 222 224 28 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("malloc") [flags 0x41] <function_decl 0xb7dca5b0 malloc>) [0 S1 A8])
            (const_int 4 [0x4]))) 557 {*call_value_0} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 224 223 225 28 (set (reg/f:SI 111)
        (reg:SI 0 ax)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:SI 111)
            (nil))))

(insn 225 224 226 28 (set (reg/f:SI 73 [ D.2999 ])
        (reg/f:SI 111)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 111)
        (nil)))

(insn 226 225 228 28 (set (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffff8])) [0 tmp+0 S4 A32])
        (reg/f:SI 73 [ D.2999 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 73 [ D.2999 ])
        (nil)))

(insn 228 226 229 28 (set (reg/f:SI 112 [ rad ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -12 [0xfffffff4])) [0 rad+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 229 228 230 28 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 112 [ rad ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 112 [ rad ])
        (nil)))

(insn 230 229 231 28 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC23") [flags 0x2] <string_cst 0xb7c3eb40>)) 34 {*movsi_1} (nil)
    (nil))

(insn 231 230 232 28 (set (reg/f:SI 113 [ tmp ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffff8])) [0 tmp+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 232 231 233 28 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 113 [ tmp ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 113 [ tmp ])
        (nil)))

(call_insn 233 232 235 28 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0xb7dbe1c0 sprintf>) [0 S1 A8])
            (const_int 12 [0xc]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(insn 235 233 236 28 (set (reg:SI 72 [ D.3000 ])
        (sign_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 20 frame)
                    (const_int -13 [0xfffffff3])) [0 regnum+0 S1 A8]))) 83 {extendqisi2} (nil)
    (nil))

(insn 236 235 237 28 (set (reg/f:SI 114 [ nextWord ])
        (mem/c/i:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 nextWord+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(call_insn 237 236 238 28 (set (reg:HI 0 ax)
        (call (mem:QI (reg/f:SI 114 [ nextWord ]) [0 S1 A8])
            (const_int 0 [0x0]))) 558 {*call_value_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 114 [ nextWord ])
        (nil))
    (nil))

(insn 238 237 239 28 (set (reg:HI 71 [ D.3001 ])
        (reg:HI 0 ax)) 37 {*movhi_1} (nil)
    (expr_list:REG_DEAD (reg:HI 0 ax)
        (nil)))

(insn 239 238 240 28 (set (reg:SI 70 [ D.3002 ])
        (zero_extend:SI (reg:HI 71 [ D.3001 ]))) 72 {*zero_extendhisi2_movzwl} (nil)
    (expr_list:REG_DEAD (reg:HI 71 [ D.3001 ])
        (nil)))

(insn 240 239 241 28 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (reg:SI 72 [ D.3000 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 72 [ D.3000 ])
        (nil)))

(insn 241 240 242 28 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 70 [ D.3002 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 70 [ D.3002 ])
        (nil)))

(insn 242 241 243 28 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC21") [flags 0x2] <string_cst 0xb7c3f300>)) 34 {*movsi_1} (nil)
    (nil))

(insn 243 242 244 28 (set (reg/f:SI 115 [ tmp ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffff8])) [0 tmp+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 244 243 245 28 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 115 [ tmp ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 115 [ tmp ])
        (nil)))

(insn 245 244 246 28 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref:SI ("res.2959") [flags 0x2] <var_decl 0xb7c17738 res>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 246 245 248 28 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0xb7dbe1c0 sprintf>) [0 S1 A8])
            (const_int 20 [0x14]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(insn 248 246 249 28 (set (reg:SI 69 [ wordsnum.25 ])
        (mem/c/i:SI (symbol_ref:SI ("wordsnum") [flags 0x2] <var_decl 0xb7c17688 wordsnum>) [0 wordsnum+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 249 248 250 28 (parallel [
            (set (reg:SI 68 [ D.3004 ])
                (plus:SI (reg:SI 69 [ wordsnum.25 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 69 [ wordsnum.25 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 250 249 252 28 (set (mem/c/i:SI (symbol_ref:SI ("wordsnum") [flags 0x2] <var_decl 0xb7c17688 wordsnum>) [0 wordsnum+0 S4 A32])
        (reg:SI 68 [ D.3004 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 68 [ D.3004 ])
        (nil)))

(insn 252 250 253 28 (set (reg/f:SI 116 [ tmp ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffff8])) [0 tmp+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 253 252 254 28 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 116 [ tmp ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 116 [ tmp ])
        (nil)))

(call_insn 254 253 256 28 (call (mem:QI (symbol_ref:SI ("free") [flags 0x41] <function_decl 0xb7e31700 free>) [0 S1 A8])
        (const_int 4 [0x4])) 385 {*call_0} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(jump_insn 256 254 257 28 (set (pc)
        (label_ref 332)) 380 {jump} (nil)
    (nil))
;; End of basic block 28, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 257 256 258)

;; Start of basic block 29, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 258 257 259 29 50 "" [1 uses])

(note 259 258 261 29 [bb 29] NOTE_INSN_BASIC_BLOCK)

(insn 261 259 262 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c/i:QI (plus:SI (reg/f:SI 20 frame)
                    (const_int -13 [0xfffffff3])) [0 regnum+0 S1 A8])
            (const_int 7 [0x7]))) 7 {*cmpqi_1} (nil)
    (nil))

(jump_insn 262 261 264 29 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 278)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 29, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 30, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(note 264 262 266 30 [bb 30] NOTE_INSN_BASIC_BLOCK)

(insn 266 264 267 30 (set (reg/f:SI 117 [ nextWord ])
        (mem/c/i:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 nextWord+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(call_insn 267 266 268 30 (set (reg:HI 0 ax)
        (call (mem:QI (reg/f:SI 117 [ nextWord ]) [0 S1 A8])
            (const_int 0 [0x0]))) 558 {*call_value_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 117 [ nextWord ])
        (nil))
    (nil))

(insn 268 267 269 30 (set (reg:HI 67 [ D.3005 ])
        (reg:HI 0 ax)) 37 {*movhi_1} (nil)
    (expr_list:REG_DEAD (reg:HI 0 ax)
        (nil)))

(insn 269 268 270 30 (set (reg:SI 66 [ D.3006 ])
        (zero_extend:SI (reg:HI 67 [ D.3005 ]))) 72 {*zero_extendhisi2_movzwl} (nil)
    (expr_list:REG_DEAD (reg:HI 67 [ D.3005 ])
        (nil)))

(insn 270 269 271 30 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 66 [ D.3006 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 66 [ D.3006 ])
        (nil)))

(insn 271 270 272 30 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC24") [flags 0x2] <string_cst 0xb7c3f318>)) 34 {*movsi_1} (nil)
    (nil))

(insn 272 271 273 30 (set (reg/f:SI 118 [ rad ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -12 [0xfffffff4])) [0 rad+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 273 272 274 30 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 118 [ rad ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 118 [ rad ])
        (nil)))

(insn 274 273 275 30 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref:SI ("res.2959") [flags 0x2] <var_decl 0xb7c17738 res>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 275 274 276 30 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0xb7dbe1c0 sprintf>) [0 S1 A8])
            (const_int 16 [0x10]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(jump_insn 276 275 277 30 (set (pc)
        (label_ref 310)) 380 {jump} (nil)
    (nil))
;; End of basic block 30, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 277 276 278)

;; Start of basic block 31, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 278 277 279 31 65 "" [1 uses])

(note 279 278 281 31 [bb 31] NOTE_INSN_BASIC_BLOCK)

(insn 281 279 282 31 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (const_int 50 [0x32])) 34 {*movsi_1} (nil)
    (nil))

(call_insn 282 281 283 31 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("malloc") [flags 0x41] <function_decl 0xb7dca5b0 malloc>) [0 S1 A8])
            (const_int 4 [0x4]))) 557 {*call_value_0} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 283 282 284 31 (set (reg/f:SI 119)
        (reg:SI 0 ax)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax)
        (expr_list:REG_NOALIAS (reg/f:SI 119)
            (nil))))

(insn 284 283 285 31 (set (reg/f:SI 65 [ D.3007 ])
        (reg/f:SI 119)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 119)
        (nil)))

(insn 285 284 287 31 (set (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffc])) [0 tmp+0 S4 A32])
        (reg/f:SI 65 [ D.3007 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 65 [ D.3007 ])
        (nil)))

(insn 287 285 288 31 (set (reg/f:SI 120 [ rad ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -12 [0xfffffff4])) [0 rad+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 288 287 289 31 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 120 [ rad ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 120 [ rad ])
        (nil)))

(insn 289 288 290 31 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC25") [flags 0x2] <string_cst 0xb7c3ebc0>)) 34 {*movsi_1} (nil)
    (nil))

(insn 290 289 291 31 (set (reg/f:SI 121 [ tmp ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffc])) [0 tmp+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 291 290 292 31 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 121 [ tmp ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 121 [ tmp ])
        (nil)))

(call_insn 292 291 294 31 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0xb7dbe1c0 sprintf>) [0 S1 A8])
            (const_int 12 [0xc]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(insn 294 292 295 31 (set (reg:SI 64 [ D.3008 ])
        (sign_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 20 frame)
                    (const_int -13 [0xfffffff3])) [0 regnum+0 S1 A8]))) 83 {extendqisi2} (nil)
    (nil))

(insn 295 294 296 31 (set (reg/f:SI 122 [ nextWord ])
        (mem/c/i:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 nextWord+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(call_insn 296 295 297 31 (set (reg:HI 0 ax)
        (call (mem:QI (reg/f:SI 122 [ nextWord ]) [0 S1 A8])
            (const_int 0 [0x0]))) 558 {*call_value_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 122 [ nextWord ])
        (nil))
    (nil))

(insn 297 296 298 31 (set (reg:HI 63 [ D.3009 ])
        (reg:HI 0 ax)) 37 {*movhi_1} (nil)
    (expr_list:REG_DEAD (reg:HI 0 ax)
        (nil)))

(insn 298 297 299 31 (set (reg:SI 62 [ D.3010 ])
        (zero_extend:SI (reg:HI 63 [ D.3009 ]))) 72 {*zero_extendhisi2_movzwl} (nil)
    (expr_list:REG_DEAD (reg:HI 63 [ D.3009 ])
        (nil)))

(insn 299 298 300 31 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 16 [0x10])) [0 S4 A32])
        (reg:SI 64 [ D.3008 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 64 [ D.3008 ])
        (nil)))

(insn 300 299 301 31 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 62 [ D.3010 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 62 [ D.3010 ])
        (nil)))

(insn 301 300 302 31 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC21") [flags 0x2] <string_cst 0xb7c3f300>)) 34 {*movsi_1} (nil)
    (nil))

(insn 302 301 303 31 (set (reg/f:SI 123 [ tmp ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffc])) [0 tmp+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 303 302 304 31 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 123 [ tmp ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 123 [ tmp ])
        (nil)))

(insn 304 303 305 31 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref:SI ("res.2959") [flags 0x2] <var_decl 0xb7c17738 res>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 305 304 307 31 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0xb7dbe1c0 sprintf>) [0 S1 A8])
            (const_int 20 [0x14]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(insn 307 305 308 31 (set (reg/f:SI 124 [ tmp ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffc])) [0 tmp+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 308 307 309 31 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 124 [ tmp ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 124 [ tmp ])
        (nil)))

(call_insn 309 308 310 31 (call (mem:QI (symbol_ref:SI ("free") [flags 0x41] <function_decl 0xb7e31700 free>) [0 S1 A8])
        (const_int 4 [0x4])) 385 {*call_0} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))
;; End of basic block 31, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 32, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 310 309 311 32 67 "" [1 uses])

(note 311 310 313 32 [bb 32] NOTE_INSN_BASIC_BLOCK)

(insn 313 311 314 32 (set (reg:SI 61 [ wordsnum.26 ])
        (mem/c/i:SI (symbol_ref:SI ("wordsnum") [flags 0x2] <var_decl 0xb7c17688 wordsnum>) [0 wordsnum+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 314 313 315 32 (parallel [
            (set (reg:SI 60 [ D.3012 ])
                (plus:SI (reg:SI 61 [ wordsnum.26 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 61 [ wordsnum.26 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 315 314 317 32 (set (mem/c/i:SI (symbol_ref:SI ("wordsnum") [flags 0x2] <var_decl 0xb7c17688 wordsnum>) [0 wordsnum+0 S4 A32])
        (reg:SI 60 [ D.3012 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 60 [ D.3012 ])
        (nil)))

(jump_insn 317 315 318 32 (set (pc)
        (label_ref 332)) 380 {jump} (nil)
    (nil))
;; End of basic block 32, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 318 317 319)

;; Start of basic block 33, registers live: 7 [sp] 16 [argp] 20 [frame]
(code_label 319 318 320 33 42 "" [50 uses])

(note 320 319 322 33 [bb 33] NOTE_INSN_BASIC_BLOCK)

(insn 322 320 323 33 (set (reg:SI 59 [ stderr.27 ])
        (mem/f/c/i:SI (symbol_ref:SI ("stderr") [flags 0x40] <var_decl 0xb7d7fe70 stderr>) [0 stderr+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 323 322 324 33 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 59 [ stderr.27 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 59 [ stderr.27 ])
        (nil)))

(insn 324 323 325 33 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (const_int 53 [0x35])) 34 {*movsi_1} (nil)
    (nil))

(insn 325 324 326 33 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (const_int 1 [0x1])) 34 {*movsi_1} (nil)
    (nil))

(insn 326 325 327 33 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC26") [flags 0x2] <string_cst 0xb7c355a0>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 327 326 329 33 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("fwrite") [flags 0x41] <function_decl 0xb7dbc850 __builtin_fwrite>) [0 S1 A8])
            (const_int 16 [0x10]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (nil))
    (nil))

(insn 329 327 330 33 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (const_int 1 [0x1])) 34 {*movsi_1} (nil)
    (nil))

(call_insn 330 329 331 33 (call (mem:QI (symbol_ref:SI ("exit") [flags 0x41] <function_decl 0xb7dc5700 exit>) [0 S1 A8])
        (const_int 4 [0x4])) 385 {*call_0} (nil)
    (expr_list:REG_NORETURN (const_int 0 [0x0])
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))
;; End of basic block 33, registers live:
 7 [sp] 16 [argp] 20 [frame]

(barrier 331 330 332)

;; Start of basic block 34, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 332 331 333 34 52 "" [12 uses])

(note 333 332 335 34 [bb 34] NOTE_INSN_BASIC_BLOCK)

(insn 335 333 336 34 (set (reg/f:SI 58 [ D.3014 ])
        (symbol_ref:SI ("res.2959") [flags 0x2] <var_decl 0xb7c17738 res>)) 34 {*movsi_1} (nil)
    (nil))

(insn 336 335 339 34 (set (reg/f:SI 99 [ <result> ])
        (reg/f:SI 58 [ D.3014 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 58 [ D.3014 ])
        (nil)))

(note 339 336 342 34 NOTE_INSN_FUNCTION_END)

(insn 342 339 348 34 (set (reg/i:SI 0 ax [ <result> ])
        (reg/f:SI 99 [ <result> ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 99 [ <result> ])
        (nil)))

(insn 348 342 0 34 (use (reg/i:SI 0 ax [ <result> ])) -1 (nil)
    (nil))
;; End of basic block 34, registers live:
 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]


;; Function disasm (disasm)

151 registers.

Register 58 used 2 times across 3 insns in block 19; set 1 time.

Register 59 used 2 times across 6 insns in block 19; set 1 time.

Register 60 used 2 times across 2 insns in block 18; set 1 time.

Register 61 used 2 times across 2 insns in block 18; set 1 time.

Register 62 used 2 times across 8 insns in block 18; set 1 time.

Register 63 used 2 times across 2 insns in block 18; set 1 time.

Register 64 used 2 times across 3 insns in block 18; set 1 time.

Register 65 used 2 times across 10 insns in block 18; set 1 time.

Register 66 used 2 times across 2 insns in block 17; set 1 time.

Register 67 used 2 times across 2 insns in block 17; set 1 time.

Register 68 used 2 times across 2 insns in block 17; set 1 time; 1 bytes.

Register 69 used 2 times across 2 insns in block 16; set 1 time; 1 bytes.

Register 70 used 2 times across 3 insns in block 16; set 1 time.

Register 71 used 2 times across 3 insns in block 16; set 1 time.

Register 72 used 2 times across 3 insns in block 15; set 1 time.

Register 73 used 2 times across 2 insns in block 15; set 1 time.

Register 74 used 2 times across 2 insns in block 15; set 1 time.

Register 75 used 2 times across 5 insns in block 15; set 1 time.

Register 76 used 2 times across 2 insns in block 15; set 1 time.

Register 77 used 2 times across 2 insns in block 14; set 1 time.

Register 78 used 2 times across 3 insns in block 14; set 1 time; pointer.

Register 79 used 2 times across 2 insns in block 14; set 1 time.

Register 80 used 2 times across 2 insns in block 13; set 1 time.

Register 81 used 2 times across 2 insns in block 13; set 1 time.

Register 82 used 2 times across 8 insns in block 13; set 1 time.

Register 83 used 2 times across 2 insns in block 13; set 1 time.

Register 84 used 2 times across 3 insns in block 13; set 1 time.

Register 85 used 2 times across 10 insns in block 13; set 1 time.

Register 86 used 2 times across 2 insns in block 12; set 1 time; 1 bytes.

Register 87 used 2 times across 3 insns in block 12; set 1 time.

Register 88 used 2 times across 3 insns in block 12; set 1 time.

Register 89 used 2 times across 2 insns in block 8; set 1 time.

Register 90 used 2 times across 2 insns in block 8; set 1 time; pointer.

Register 91 used 2 times across 2 insns in block 8; set 1 time.

Register 92 used 2 times across 2 insns in block 8; set 1 time; pointer.

Register 93 used 2 times across 2 insns in block 8; set 1 time.

Register 94 used 3 times across 4 insns; set 2 times.

Register 95 used 2 times across 4 insns in block 7; set 1 time.

Register 96 used 2 times across 3 insns in block 7; set 1 time.

Register 97 used 2 times across 2 insns in block 6; set 1 time; 2 bytes.

Register 98 used 2 times across 2 insns in block 6; set 1 time.

Register 99 used 2 times across 2 insns in block 5; set 1 time; 2 bytes.

Register 100 used 2 times across 2 insns in block 5; set 1 time.

Register 101 used 2 times across 5 insns in block 5; set 1 time; 2 bytes.

Register 102 used 2 times across 2 insns in block 5; set 1 time; 2 bytes.

Register 103 used 2 times across 2 insns in block 5; set 1 time.

Register 104 used 2 times across 2 insns in block 3; set 1 time.

Register 105 used 2 times across 2 insns in block 3; set 1 time.

Register 106 used 2 times across 2 insns in block 3; set 1 time; 2 bytes.

Register 107 used 2 times across 2 insns in block 22; set 1 time.

Register 108 used 2 times across 2 insns in block 3; set 1 time; pointer.

Register 109 used 2 times across 2 insns in block 5; set 1 time.

Register 110 used 2 times across 2 insns in block 5; set 1 time.

Register 111 used 2 times across 2 insns in block 6; set 1 time.

Register 112 used 2 times across 2 insns in block 8; set 1 time.

Register 113 used 2 times across 2 insns in block 8; set 1 time; pointer.

Register 114 used 2 times across 2 insns in block 8; set 1 time.

Register 115 used 2 times across 2 insns in block 8; set 1 time; pointer.

Register 116 used 2 times across 2 insns in block 8; set 1 time.

Register 117 used 2 times across 2 insns in block 8; set 1 time.

Register 118 used 2 times across 2 insns in block 11; set 1 time.

Register 119 used 2 times across 2 insns in block 11; set 1 time; pointer.

Register 120 used 2 times across 2 insns in block 11; set 1 time; pointer.

Register 121 used 2 times across 2 insns in block 12; set 1 time.

Register 122 used 2 times across 2 insns in block 12; set 1 time.

Register 123 used 2 times across 2 insns in block 12; set 1 time; pointer.

Register 124 used 3 times across 4 insns in block 13; set 1 time.

Register 125 used 6 times across 6 insns in block 13; set 3 times.

Register 126 used 2 times across 2 insns in block 13; set 1 time.

Register 127 used 2 times across 2 insns in block 13; set 1 time.

Register 128 used 3 times across 4 insns in block 13; set 1 time.

Register 129 used 6 times across 6 insns in block 13; set 3 times.

Register 130 used 2 times across 2 insns in block 13; set 1 time.

Register 131 used 2 times across 2 insns in block 14; set 1 time.

Register 132 used 2 times across 2 insns in block 14; set 1 time; pointer.

Register 133 used 2 times across 2 insns in block 15; set 1 time; pointer.

Register 134 used 2 times across 2 insns in block 15; set 1 time; pointer.

Register 135 used 2 times across 2 insns in block 16; set 1 time.

Register 136 used 2 times across 2 insns in block 16; set 1 time.

Register 137 used 2 times across 2 insns in block 16; set 1 time; pointer.

Register 138 used 2 times across 2 insns in block 17; set 1 time; 2 bytes.

Register 139 used 2 times across 2 insns in block 17; set 1 time; pointer.

Register 140 used 2 times across 2 insns in block 17; set 1 time; pointer.

Register 141 used 3 times across 4 insns in block 18; set 1 time.

Register 142 used 6 times across 6 insns in block 18; set 3 times.

Register 143 used 2 times across 2 insns in block 18; set 1 time.

Register 144 used 2 times across 2 insns in block 18; set 1 time.

Register 145 used 3 times across 4 insns in block 18; set 1 time.

Register 146 used 6 times across 6 insns in block 18; set 3 times.

Register 147 used 2 times across 2 insns in block 18; set 1 time.

Register 148 used 2 times across 2 insns in block 19; set 1 time.

Register 149 used 2 times across 2 insns in block 19; set 1 time; pointer.

22 basic blocks, 29 edges.

Basic block 3 , prev 0, next 4, loop_depth 0, count 0, freq 0.
Predecessors:  ENTRY (fallthru)
Successors:  5
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 4 , prev 3, next 5, loop_depth 0, count 0, freq 0.
Predecessors:  5
Successors:  5 (fallthru)
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 5 , prev 4, next 6, loop_depth 0, count 0, freq 0.
Predecessors:  3 4 (fallthru)
Successors:  4 6 (fallthru)
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 6 , prev 5, next 7, loop_depth 0, count 0, freq 0.
Predecessors:  5 (fallthru)
Successors:  7 (fallthru) 8
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 7 , prev 6, next 8, loop_depth 0, count 0, freq 0.
Predecessors:  6 (fallthru)
Successors:  22
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94

Basic block 8 , prev 7, next 9, loop_depth 0, count 0, freq 0.
Predecessors:  6
Successors:  20
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 9 , prev 8, next 10, loop_depth 0, count 0, freq 0.
Predecessors:  20
Successors:  10 (fallthru) 12
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 10 , prev 9, next 11, loop_depth 0, count 0, freq 0.
Predecessors:  9 (fallthru)
Successors:  11 (fallthru) 12
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 11 , prev 10, next 12, loop_depth 0, count 0, freq 0.
Predecessors:  10 (fallthru)
Successors:  12 (fallthru)
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 12 , prev 11, next 13, loop_depth 0, count 0, freq 0.
Predecessors:  9 10 11 (fallthru)
Successors:  13 (fallthru) 14
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 13 , prev 12, next 14, loop_depth 0, count 0, freq 0.
Predecessors:  12 (fallthru)
Successors:  19
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 14 , prev 13, next 15, loop_depth 0, count 0, freq 0.
Predecessors:  12
Successors:  15 (fallthru) 16
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 15 , prev 14, next 16, loop_depth 0, count 0, freq 0.
Predecessors:  14 (fallthru)
Successors:  21
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 16 , prev 15, next 17, loop_depth 0, count 0, freq 0.
Predecessors:  14
Successors:  17 (fallthru) 18
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 17 , prev 16, next 18, loop_depth 0, count 0, freq 0.
Predecessors:  16 (fallthru)
Successors:  21
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 18 , prev 17, next 19, loop_depth 0, count 0, freq 0.
Predecessors:  16
Successors:  19 (fallthru)
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 19 , prev 18, next 20, loop_depth 0, count 0, freq 0.
Predecessors:  13 18 (fallthru)
Successors:  20 (fallthru)
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 20 , prev 19, next 21, loop_depth 0, count 0, freq 0.
Predecessors:  8 19 (fallthru)
Successors:  9 21 (fallthru)
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame]

Basic block 21 , prev 20, next 22, loop_depth 0, count 0, freq 0.
Predecessors:  15 17 20 (fallthru)
Successors:  22 (fallthru)
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
Registers live at end: 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94

Basic block 22 , prev 21, next 1, loop_depth 0, count 0, freq 0.
Predecessors:  7 21 (fallthru)
Successors:  EXIT [100.0%]  (fallthru)
Registers live at start: 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
Registers live at end: 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(note 2 0 3 NOTE_INSN_DELETED)

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)

;; Start of basic block 3, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(note 5 3 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 5 9 3 (set (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -12 [0xfffffff4])) [0 index+0 S4 A32])
        (const_int 0 [0x0])) 34 {*movsi_1} (nil)
    (nil))

(insn 9 7 10 3 (set (reg/f:SI 108 [ nextWord ])
        (mem/c/i:SI (reg/f:SI 16 argp) [0 nextWord+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(call_insn 10 9 11 3 (set (reg:HI 0 ax)
        (call (mem:QI (reg/f:SI 108 [ nextWord ]) [0 S1 A8])
            (const_int 0 [0x0]))) 558 {*call_value_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 108 [ nextWord ])
        (nil))
    (nil))

(insn 11 10 12 3 (set (reg:HI 106 [ D.3054 ])
        (reg:HI 0 ax)) 37 {*movhi_1} (nil)
    (expr_list:REG_DEAD (reg:HI 0 ax)
        (nil)))

(insn 12 11 14 3 (set (mem/c/i:HI (plus:SI (reg/f:SI 20 frame)
                (const_int -16 [0xfffffff0])) [0 code+0 S2 A32])
        (reg:HI 106 [ D.3054 ])) 37 {*movhi_1} (nil)
    (expr_list:REG_DEAD (reg:HI 106 [ D.3054 ])
        (nil)))

(insn 14 12 15 3 (set (reg:SI 105 [ wordsnum.28 ])
        (mem/c/i:SI (symbol_ref:SI ("wordsnum") [flags 0x2] <var_decl 0xb7c17688 wordsnum>) [0 wordsnum+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 15 14 16 3 (parallel [
            (set (reg:SI 104 [ D.3056 ])
                (plus:SI (reg:SI 105 [ wordsnum.28 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 105 [ wordsnum.28 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 16 15 18 3 (set (mem/c/i:SI (symbol_ref:SI ("wordsnum") [flags 0x2] <var_decl 0xb7c17688 wordsnum>) [0 wordsnum+0 S4 A32])
        (reg:SI 104 [ D.3056 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 104 [ D.3056 ])
        (nil)))

(jump_insn 18 16 19 3 (set (pc)
        (label_ref 24)) 380 {jump} (nil)
    (nil))
;; End of basic block 3, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 19 18 20)

;; Start of basic block 4, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 20 19 21 4 71 "" [1 uses])

(note 21 20 23 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 23 21 24 4 (parallel [
            (set (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                        (const_int -12 [0xfffffff4])) [0 index+0 S4 A32])
                (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -12 [0xfffffff4])) [0 index+0 S4 A32])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 4, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 5, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 24 23 25 5 70 "" [1 uses])

(note 25 24 27 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 27 25 28 5 (set (reg:SI 103 [ index.29 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -12 [0xfffffff4])) [0 index+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 28 27 29 5 (parallel [
            (set (reg:SI 109)
                (ashift:SI (reg:SI 103 [ index.29 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 103 [ index.29 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 29 28 30 5 (set (reg:HI 102 [ D.3058 ])
        (mem/s/j:HI (plus:SI (reg:SI 109)
                (symbol_ref:SI ("codes") [flags 0x40] <var_decl 0xb7e65000 codes>)) [0 <variable>.mask+0 S2 A32])) 37 {*movhi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 109)
        (nil)))

(insn 30 29 31 5 (parallel [
            (set (reg:HI 101 [ D.3059 ])
                (and:HI (reg:HI 102 [ D.3058 ])
                    (mem/c/i:HI (plus:SI (reg/f:SI 20 frame)
                            (const_int -16 [0xfffffff0])) [0 code+0 S2 A32])))
            (clobber (reg:CC 17 flags))
        ]) 210 {*andhi_1} (nil)
    (expr_list:REG_DEAD (reg:HI 102 [ D.3058 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 31 30 32 5 (set (reg:SI 100 [ index.30 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -12 [0xfffffff4])) [0 index+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 32 31 33 5 (parallel [
            (set (reg:SI 110)
                (ashift:SI (reg:SI 100 [ index.30 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 100 [ index.30 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 33 32 34 5 (set (reg:HI 99 [ D.3061 ])
        (mem/s/j:HI (plus:SI (reg:SI 110)
                (const:SI (plus:SI (symbol_ref:SI ("codes") [flags 0x40] <var_decl 0xb7e65000 codes>)
                        (const_int 2 [0x2])))) [0 <variable>.opcode+0 S2 A16])) 37 {*movhi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 110)
        (nil)))

(insn 34 33 35 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 101 [ D.3059 ])
            (reg:HI 99 [ D.3061 ]))) 5 {*cmphi_1} (nil)
    (expr_list:REG_DEAD (reg:HI 101 [ D.3059 ])
        (expr_list:REG_DEAD (reg:HI 99 [ D.3061 ])
            (nil))))

(jump_insn 35 34 37 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 20)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 5, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 6, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(note 37 35 39 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 39 37 40 6 (set (reg:SI 98 [ index.31 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -12 [0xfffffff4])) [0 index+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 40 39 41 6 (parallel [
            (set (reg:SI 111)
                (ashift:SI (reg:SI 98 [ index.31 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 98 [ index.31 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 41 40 42 6 (set (reg:HI 97 [ D.3063 ])
        (mem/s/j:HI (plus:SI (reg:SI 111)
                (symbol_ref:SI ("codes") [flags 0x40] <var_decl 0xb7e65000 codes>)) [0 <variable>.mask+0 S2 A32])) 37 {*movhi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 111)
        (nil)))

(insn 42 41 43 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:HI 97 [ D.3063 ])
            (const_int 0 [0x0]))) 3 {*cmphi_ccno_1} (nil)
    (expr_list:REG_DEAD (reg:HI 97 [ D.3063 ])
        (nil)))

(jump_insn 43 42 45 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 57)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 6, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 7, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(note 45 43 47 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 47 45 48 7 (set (reg:SI 96 [ D.3064 ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 20 frame)
                    (const_int -16 [0xfffffff0])) [0 code+0 S2 A32]))) 72 {*zero_extendhisi2_movzwl} (nil)
    (nil))

(insn 48 47 49 7 (set (reg:SI 95 [ stderr.32 ])
        (mem/f/c/i:SI (symbol_ref:SI ("stderr") [flags 0x40] <var_decl 0xb7d7fe70 stderr>) [0 stderr+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 49 48 50 7 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 96 [ D.3064 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 96 [ D.3064 ])
        (nil)))

(insn 50 49 51 7 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC27") [flags 0x2] <string_cst 0xb7c4fb58>)) 34 {*movsi_1} (nil)
    (nil))

(insn 51 50 52 7 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 95 [ stderr.32 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 95 [ stderr.32 ])
        (nil)))

(call_insn 52 51 54 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("fprintf") [flags 0x41] <function_decl 0xb7dbc0e0 fprintf>) [0 S1 A8])
            (const_int 12 [0xc]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(insn 54 52 55 7 (set (reg:SI 94 [ D.3066 ])
        (const_int 0 [0x0])) 34 {*movsi_1} (nil)
    (nil))

(jump_insn 55 54 56 7 (set (pc)
        (label_ref 251)) 380 {jump} (nil)
    (nil))
;; End of basic block 7, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94

(barrier 56 55 57)

;; Start of basic block 8, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 57 56 58 8 73 "" [1 uses])

(note 58 57 60 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 60 58 61 8 (set (reg:SI 93 [ index.33 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -12 [0xfffffff4])) [0 index+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 61 60 62 8 (parallel [
            (set (reg:SI 112)
                (ashift:SI (reg:SI 93 [ index.33 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 93 [ index.33 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 62 61 63 8 (parallel [
            (set (reg/f:SI 113)
                (plus:SI (reg:SI 112)
                    (symbol_ref:SI ("codes") [flags 0x40] <var_decl 0xb7e65000 codes>)))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 112)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 63 62 64 8 (parallel [
            (set (reg/f:SI 92 [ D.3068 ])
                (plus:SI (reg/f:SI 113)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 113)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 64 63 65 8 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg/f:SI 92 [ D.3068 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 92 [ D.3068 ])
        (nil)))

(insn 65 64 66 8 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC28") [flags 0x2] <string_cst 0xb7d78fdc>)) 34 {*movsi_1} (nil)
    (nil))

(insn 66 65 67 8 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref:SI ("tmpstr") [flags 0x2] <var_decl 0xb7c17630 tmpstr>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 67 66 69 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0xb7dbe1c0 sprintf>) [0 S1 A8])
            (const_int 12 [0xc]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(insn 69 67 70 8 (set (reg:SI 91 [ index.34 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -12 [0xfffffff4])) [0 index+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 70 69 71 8 (parallel [
            (set (reg:SI 114)
                (ashift:SI (reg:SI 91 [ index.34 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 91 [ index.34 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 71 70 72 8 (parallel [
            (set (reg/f:SI 115)
                (plus:SI (reg:SI 114)
                    (symbol_ref:SI ("codes") [flags 0x40] <var_decl 0xb7e65000 codes>)))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 114)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 72 71 73 8 (parallel [
            (set (reg/f:SI 90 [ D.3070 ])
                (plus:SI (reg/f:SI 115)
                    (const_int 9 [0x9])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 115)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 73 72 74 8 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 90 [ D.3070 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 90 [ D.3070 ])
        (nil)))

(call_insn/u 74 73 75 8 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0xb7db78c0 strlen>) [0 S1 A8])
            (const_int 4 [0x4]))) 557 {*call_value_0} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (nil)))

(insn 75 74 76 8 (set (reg:SI 116)
        (reg:SI 0 ax)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 76 75 77 8 (set (reg:SI 89 [ D.3071 ])
        (reg:SI 116)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 116)
        (nil)))

(insn 77 76 79 8 (set (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -8 [0xfffffff8])) [0 parnum+0 S4 A32])
        (reg:SI 89 [ D.3071 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 89 [ D.3071 ])
        (nil)))

(insn 79 77 80 8 (parallel [
            (set (reg:SI 117)
                (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -8 [0xfffffff8])) [0 parnum+0 S4 A32])
                    (const_int -1 [0xffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 80 79 81 8 (set (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffc])) [0 i+0 S4 A32])
        (reg:SI 117)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 117)
        (expr_list:REG_EQUAL (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                        (const_int -8 [0xfffffff8])) [0 parnum+0 S4 A32])
                (const_int -1 [0xffffffff]))
            (nil))))

(jump_insn 81 80 82 8 (set (pc)
        (label_ref 243)) 380 {jump} (nil)
    (nil))
;; End of basic block 8, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 82 81 83)

;; Start of basic block 9, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 83 82 84 9 77 "" [1 uses])

(note 84 83 86 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 86 84 87 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -4 [0xfffffffc])) [0 i+0 S4 A32])
            (const_int 0 [0x0]))) 0 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn 87 86 89 9 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 9, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 10, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(note 89 87 90 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 90 89 91 10 (set (reg:CCGC 17 flags)
        (compare:CCGC (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -8 [0xfffffff8])) [0 parnum+0 S4 A32])
            (const_int 1 [0x1]))) 2 {*cmpsi_1_insn} (nil)
    (nil))

(jump_insn 91 90 93 10 (set (pc)
        (if_then_else (le (reg:CCGC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 103)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCGC 17 flags)
        (nil)))
;; End of basic block 10, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 11, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(note 93 91 94 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 94 93 95 11 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (const_int 3 [0x3])) 34 {*movsi_1} (nil)
    (nil))

(insn 95 94 96 11 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC29") [flags 0x2] <string_cst 0xb7c50b70>)) 34 {*movsi_1} (nil)
    (nil))

(insn 96 95 97 11 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref:SI ("tmpstr") [flags 0x2] <var_decl 0xb7c17630 tmpstr>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn/u 97 96 98 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("strlen") [flags 0x41] <function_decl 0xb7db7850 __builtin_strlen>) [0 S1 A8])
            (const_int 4 [0x4]))) 557 {*call_value_0} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (nil)))

(insn 98 97 99 11 (set (reg:SI 118)
        (reg:SI 0 ax)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 99 98 100 11 (parallel [
            (set (reg/f:SI 119)
                (plus:SI (reg:SI 118)
                    (symbol_ref:SI ("tmpstr") [flags 0x2] <var_decl 0xb7c17630 tmpstr>)))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 118)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 100 99 101 11 (set (reg/f:SI 120 [ D.3117 ])
        (reg/f:SI 119)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 119)
        (nil)))

(insn 101 100 102 11 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 120 [ D.3117 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 120 [ D.3117 ])
        (nil)))

(call_insn 102 101 103 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0xb7db5af0 __builtin_memcpy>) [0 S1 A8])
            (const_int 12 [0xc]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))
;; End of basic block 11, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 12, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 103 102 104 12 78 "" [2 uses])

(note 104 103 106 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 106 104 107 12 (set (reg:SI 88 [ index.35 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -12 [0xfffffff4])) [0 index+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 107 106 108 12 (set (reg:SI 87 [ i.36 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffc])) [0 i+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 108 107 109 12 (parallel [
            (set (reg:SI 121)
                (ashift:SI (reg:SI 88 [ index.35 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 88 [ index.35 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 109 108 110 12 (parallel [
            (set (reg:SI 122)
                (plus:SI (reg:SI 121)
                    (reg:SI 87 [ i.36 ])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 121)
        (expr_list:REG_DEAD (reg:SI 87 [ i.36 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 110 109 111 12 (parallel [
            (set (reg/f:SI 123)
                (plus:SI (reg:SI 122)
                    (symbol_ref:SI ("codes") [flags 0x40] <var_decl 0xb7e65000 codes>)))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 122)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 111 110 112 12 (set (reg:QI 86 [ D.3074 ])
        (mem/s/j:QI (plus:SI (reg/f:SI 123)
                (const_int 9 [0x9])) [0 <variable>.params S1 A8])) 43 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 123)
        (nil)))

(insn 112 111 113 12 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 86 [ D.3074 ])
            (const_int 114 [0x72]))) 7 {*cmpqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 86 [ D.3074 ])
        (nil)))

(jump_insn 113 112 115 12 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 137)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 12, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 13, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(note 115 113 117 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 117 115 118 13 (set (reg:SI 85 [ D.3075 ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 20 frame)
                    (const_int -16 [0xfffffff0])) [0 code+0 S2 A32]))) 72 {*zero_extendhisi2_movzwl} (nil)
    (nil))

(insn 118 117 119 13 (set (reg:SI 124 [ i ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffc])) [0 i+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 119 118 120 13 (set (reg:SI 125 [ i ])
        (reg:SI 124 [ i ])) 34 {*movsi_1} (nil)
    (nil))

(insn 120 119 121 13 (parallel [
            (set (reg:SI 125 [ i ])
                (ashift:SI (reg:SI 125 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 121 120 122 13 (parallel [
            (set (reg:SI 125 [ i ])
                (plus:SI (reg:SI 125 [ i ])
                    (reg:SI 124 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 124 [ i ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:SI (reg:SI 124 [ i ])
                    (const_int 3 [0x3]))
                (nil)))))

(insn 122 121 123 13 (parallel [
            (set (reg:SI 126)
                (ashift:SI (reg:SI 125 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 125 [ i ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:SI (reg:SI 124 [ i ])
                    (const_int 6 [0x6]))
                (nil)))))

(insn 123 122 124 13 (set (reg:SI 84 [ D.3076 ])
        (reg:SI 126)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 126)
        (nil)))

(insn 124 123 125 13 (set (reg:SI 127)
        (const_int 7 [0x7])) 34 {*movsi_1} (nil)
    (nil))

(insn 125 124 126 13 (parallel [
            (set (reg:SI 83 [ D.3077 ])
                (ashift:SI (reg:SI 127)
                    (subreg:QI (reg:SI 84 [ D.3076 ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 127)
        (expr_list:REG_DEAD (reg:SI 84 [ D.3076 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 126 125 127 13 (parallel [
            (set (reg:SI 82 [ D.3078 ])
                (and:SI (reg:SI 85 [ D.3075 ])
                    (reg:SI 83 [ D.3077 ])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*andsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 85 [ D.3075 ])
        (expr_list:REG_DEAD (reg:SI 83 [ D.3077 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 127 126 128 13 (set (reg:SI 128 [ i ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffc])) [0 i+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 128 127 129 13 (set (reg:SI 129 [ i ])
        (reg:SI 128 [ i ])) 34 {*movsi_1} (nil)
    (nil))

(insn 129 128 130 13 (parallel [
            (set (reg:SI 129 [ i ])
                (ashift:SI (reg:SI 129 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 130 129 131 13 (parallel [
            (set (reg:SI 129 [ i ])
                (plus:SI (reg:SI 129 [ i ])
                    (reg:SI 128 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 128 [ i ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:SI (reg:SI 128 [ i ])
                    (const_int 3 [0x3]))
                (nil)))))

(insn 131 130 132 13 (parallel [
            (set (reg:SI 130)
                (ashift:SI (reg:SI 129 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 129 [ i ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:SI (reg:SI 128 [ i ])
                    (const_int 6 [0x6]))
                (nil)))))

(insn 132 131 133 13 (set (reg:SI 81 [ D.3079 ])
        (reg:SI 130)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 130)
        (nil)))

(insn 133 132 134 13 (parallel [
            (set (reg:SI 80 [ D.3080 ])
                (ashiftrt:SI (reg:SI 82 [ D.3078 ])
                    (subreg:QI (reg:SI 81 [ D.3079 ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) 303 {*ashrsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 82 [ D.3078 ])
        (expr_list:REG_DEAD (reg:SI 81 [ D.3079 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 134 133 135 13 (set (mem/c/i:QI (plus:SI (reg/f:SI 20 frame)
                (const_int -13 [0xfffffff3])) [0 par+0 S1 A8])
        (subreg:QI (reg:SI 80 [ D.3080 ]) 0)) 43 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 80 [ D.3080 ])
        (nil)))

(jump_insn 135 134 136 13 (set (pc)
        (label_ref 226)) 380 {jump} (nil)
    (nil))
;; End of basic block 13, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 136 135 137)

;; Start of basic block 14, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 137 136 138 14 81 "" [1 uses])

(note 138 137 140 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(insn 140 138 141 14 (set (reg:SI 79 [ index.37 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -12 [0xfffffff4])) [0 index+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 141 140 142 14 (parallel [
            (set (reg:SI 131)
                (ashift:SI (reg:SI 79 [ index.37 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 79 [ index.37 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 142 141 143 14 (parallel [
            (set (reg/f:SI 132)
                (plus:SI (reg:SI 131)
                    (symbol_ref:SI ("codes") [flags 0x40] <var_decl 0xb7e65000 codes>)))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 131)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 143 142 144 14 (parallel [
            (set (reg/f:SI 78 [ D.3082 ])
                (plus:SI (reg/f:SI 132)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 132)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 144 143 145 14 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC30") [flags 0x2] <string_cst 0xb7c560a8>)) 34 {*movsi_1} (nil)
    (nil))

(insn 145 144 146 14 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 78 [ D.3082 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 78 [ D.3082 ])
        (nil)))

(call_insn/u 146 145 147 14 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("strcmp") [flags 0x41] <function_decl 0xb7db7460 strcmp>) [0 S1 A8])
            (const_int 8 [0x8]))) 557 {*call_value_0} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (mem:BLK (scratch) [0 A8]))
        (nil)))

(insn 147 146 148 14 (set (reg:SI 77 [ D.3083 ])
        (reg:SI 0 ax)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 148 147 149 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 77 [ D.3083 ])
            (const_int 0 [0x0]))) 0 {*cmpsi_ccno_1} (nil)
    (expr_list:REG_DEAD (reg:SI 77 [ D.3083 ])
        (nil)))

(jump_insn 149 148 151 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 173)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 14, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 15, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(note 151 149 153 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 153 151 154 15 (set (reg:SI 76 [ D.3084 ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 20 frame)
                    (const_int -16 [0xfffffff0])) [0 code+0 S2 A32]))) 72 {*zero_extendhisi2_movzwl} (nil)
    (nil))

(insn 154 153 155 15 (parallel [
            (set (reg:SI 75 [ D.3085 ])
                (and:SI (reg:SI 76 [ D.3084 ])
                    (const_int 63 [0x3f])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*andsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 76 [ D.3084 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 155 154 156 15 (set (reg:SI 74 [ D.3086 ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 20 frame)
                    (const_int -16 [0xfffffff0])) [0 code+0 S2 A32]))) 72 {*zero_extendhisi2_movzwl} (nil)
    (nil))

(insn 156 155 157 15 (parallel [
            (set (reg:SI 73 [ D.3087 ])
                (and:SI (reg:SI 74 [ D.3086 ])
                    (const_int 448 [0x1c0])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*andsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 74 [ D.3086 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 157 156 158 15 (parallel [
            (set (reg:SI 72 [ D.3088 ])
                (ashiftrt:SI (reg:SI 73 [ D.3087 ])
                    (const_int 6 [0x6])))
            (clobber (reg:CC 17 flags))
        ]) 303 {*ashrsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 73 [ D.3087 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 158 157 159 15 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 12 [0xc])) [0 S4 A32])
        (reg:SI 75 [ D.3085 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 75 [ D.3085 ])
        (nil)))

(insn 159 158 160 15 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 72 [ D.3088 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 72 [ D.3088 ])
        (nil)))

(insn 160 159 161 15 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC31") [flags 0x2] <string_cst 0xb7c516c0>)) 34 {*movsi_1} (nil)
    (nil))

(insn 161 160 162 15 (parallel [
            (set (reg/f:SI 133)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -66 [0xffffffbe])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 162 161 163 15 (set (mem/i:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 133)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 133)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -66 [0xffffffbe]))
            (nil))))

(call_insn 163 162 165 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0xb7dbe1c0 sprintf>) [0 S1 A8])
            (const_int 16 [0x10]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(insn 165 163 166 15 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (const_int 50 [0x32])) 34 {*movsi_1} (nil)
    (nil))

(insn 166 165 167 15 (parallel [
            (set (reg/f:SI 134)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -66 [0xffffffbe])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 167 166 168 15 (set (mem/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 134)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 134)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -66 [0xffffffbe]))
            (nil))))

(insn 168 167 169 15 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref:SI ("tmpstr") [flags 0x2] <var_decl 0xb7c17630 tmpstr>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 169 168 171 15 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("strncat") [flags 0x41] <function_decl 0xb7db7a80 strncat>) [0 S1 A8])
            (const_int 12 [0xc]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(jump_insn 171 169 172 15 (set (pc)
        (label_ref 247)) 380 {jump} (nil)
    (nil))
;; End of basic block 15, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 172 171 173)

;; Start of basic block 16, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 173 172 174 16 84 "" [1 uses])

(note 174 173 176 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(insn 176 174 177 16 (set (reg:SI 71 [ index.38 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -12 [0xfffffff4])) [0 index+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 177 176 178 16 (set (reg:SI 70 [ i.39 ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffc])) [0 i+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 178 177 179 16 (parallel [
            (set (reg:SI 135)
                (ashift:SI (reg:SI 71 [ index.38 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 71 [ index.38 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 179 178 180 16 (parallel [
            (set (reg:SI 136)
                (plus:SI (reg:SI 135)
                    (reg:SI 70 [ i.39 ])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 135)
        (expr_list:REG_DEAD (reg:SI 70 [ i.39 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 180 179 181 16 (parallel [
            (set (reg/f:SI 137)
                (plus:SI (reg:SI 136)
                    (symbol_ref:SI ("codes") [flags 0x40] <var_decl 0xb7e65000 codes>)))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 136)
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 181 180 182 16 (set (reg:QI 69 [ D.3091 ])
        (mem/s/j:QI (plus:SI (reg/f:SI 137)
                (const_int 9 [0x9])) [0 <variable>.params S1 A8])) 43 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 137)
        (nil)))

(insn 182 181 183 16 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 69 [ D.3091 ])
            (const_int 97 [0x61]))) 7 {*cmpqi_1} (nil)
    (expr_list:REG_DEAD (reg:QI 69 [ D.3091 ])
        (nil)))

(jump_insn 183 182 185 16 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0x0]))
            (label_ref 205)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCZ 17 flags)
        (nil)))
;; End of basic block 16, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 17, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(note 185 183 187 17 [bb 17] NOTE_INSN_BASIC_BLOCK)

(insn 187 185 188 17 (set (reg:HI 138 [ code ])
        (mem/c/i:HI (plus:SI (reg/f:SI 20 frame)
                (const_int -16 [0xfffffff0])) [0 code+0 S2 A32])) 37 {*movhi_1} (nil)
    (nil))

(insn 188 187 189 17 (set (reg:QI 68 [ D.3092 ])
        (subreg:QI (reg:HI 138 [ code ]) 0)) 43 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg:HI 138 [ code ])
        (nil)))

(insn 189 188 190 17 (set (reg:SI 67 [ D.3093 ])
        (sign_extend:SI (reg:QI 68 [ D.3092 ]))) 83 {extendqisi2} (nil)
    (expr_list:REG_DEAD (reg:QI 68 [ D.3092 ])
        (nil)))

(insn 190 189 191 17 (parallel [
            (set (reg:SI 66 [ D.3094 ])
                (ashift:SI (reg:SI 67 [ D.3093 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 67 [ D.3093 ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (nil))))

(insn 191 190 192 17 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 66 [ D.3094 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 66 [ D.3094 ])
        (nil)))

(insn 192 191 193 17 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (symbol_ref/f:SI ("*.LC32") [flags 0x2] <string_cst 0xb7c56118>)) 34 {*movsi_1} (nil)
    (nil))

(insn 193 192 194 17 (parallel [
            (set (reg/f:SI 139)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -66 [0xffffffbe])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 194 193 195 17 (set (mem/i:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg/f:SI 139)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 139)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -66 [0xffffffbe]))
            (nil))))

(call_insn 195 194 197 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("sprintf") [flags 0x41] <function_decl 0xb7dbe1c0 sprintf>) [0 S1 A8])
            (const_int 12 [0xc]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(insn 197 195 198 17 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (const_int 50 [0x32])) 34 {*movsi_1} (nil)
    (nil))

(insn 198 197 199 17 (parallel [
            (set (reg/f:SI 140)
                (plus:SI (reg/f:SI 20 frame)
                    (const_int -66 [0xffffffbe])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 199 198 200 17 (set (mem/i:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 140)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 140)
        (expr_list:REG_EQUAL (plus:SI (reg/f:SI 20 frame)
                (const_int -66 [0xffffffbe]))
            (nil))))

(insn 200 199 201 17 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref:SI ("tmpstr") [flags 0x2] <var_decl 0xb7c17630 tmpstr>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 201 200 203 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("strncat") [flags 0x41] <function_decl 0xb7db7a80 strncat>) [0 S1 A8])
            (const_int 12 [0xc]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(jump_insn 203 201 204 17 (set (pc)
        (label_ref 247)) 380 {jump} (nil)
    (nil))
;; End of basic block 17, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

(barrier 204 203 205)

;; Start of basic block 18, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 205 204 206 18 87 "" [1 uses])

(note 206 205 208 18 [bb 18] NOTE_INSN_BASIC_BLOCK)

(insn 208 206 209 18 (set (reg:SI 65 [ D.3095 ])
        (zero_extend:SI (mem/c/i:HI (plus:SI (reg/f:SI 20 frame)
                    (const_int -16 [0xfffffff0])) [0 code+0 S2 A32]))) 72 {*zero_extendhisi2_movzwl} (nil)
    (nil))

(insn 209 208 210 18 (set (reg:SI 141 [ i ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffc])) [0 i+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 210 209 211 18 (set (reg:SI 142 [ i ])
        (reg:SI 141 [ i ])) 34 {*movsi_1} (nil)
    (nil))

(insn 211 210 212 18 (parallel [
            (set (reg:SI 142 [ i ])
                (ashift:SI (reg:SI 142 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 212 211 213 18 (parallel [
            (set (reg:SI 142 [ i ])
                (plus:SI (reg:SI 142 [ i ])
                    (reg:SI 141 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 141 [ i ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:SI (reg:SI 141 [ i ])
                    (const_int 3 [0x3]))
                (nil)))))

(insn 213 212 214 18 (parallel [
            (set (reg:SI 143)
                (ashift:SI (reg:SI 142 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 142 [ i ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:SI (reg:SI 141 [ i ])
                    (const_int 6 [0x6]))
                (nil)))))

(insn 214 213 215 18 (set (reg:SI 64 [ D.3096 ])
        (reg:SI 143)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 143)
        (nil)))

(insn 215 214 216 18 (set (reg:SI 144)
        (const_int 63 [0x3f])) 34 {*movsi_1} (nil)
    (nil))

(insn 216 215 217 18 (parallel [
            (set (reg:SI 63 [ D.3097 ])
                (ashift:SI (reg:SI 144)
                    (subreg:QI (reg:SI 64 [ D.3096 ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 144)
        (expr_list:REG_DEAD (reg:SI 64 [ D.3096 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 217 216 218 18 (parallel [
            (set (reg:SI 62 [ D.3098 ])
                (and:SI (reg:SI 65 [ D.3095 ])
                    (reg:SI 63 [ D.3097 ])))
            (clobber (reg:CC 17 flags))
        ]) 208 {*andsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 65 [ D.3095 ])
        (expr_list:REG_DEAD (reg:SI 63 [ D.3097 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 218 217 219 18 (set (reg:SI 145 [ i ])
        (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                (const_int -4 [0xfffffffc])) [0 i+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 219 218 220 18 (set (reg:SI 146 [ i ])
        (reg:SI 145 [ i ])) 34 {*movsi_1} (nil)
    (nil))

(insn 220 219 221 18 (parallel [
            (set (reg:SI 146 [ i ])
                (ashift:SI (reg:SI 146 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 221 220 222 18 (parallel [
            (set (reg:SI 146 [ i ])
                (plus:SI (reg:SI 146 [ i ])
                    (reg:SI 145 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 145 [ i ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:SI (reg:SI 145 [ i ])
                    (const_int 3 [0x3]))
                (nil)))))

(insn 222 221 223 18 (parallel [
            (set (reg:SI 147)
                (ashift:SI (reg:SI 146 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) 288 {*ashlsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 146 [ i ])
        (expr_list:REG_UNUSED (reg:CC 17 flags)
            (expr_list:REG_EQUAL (mult:SI (reg:SI 145 [ i ])
                    (const_int 6 [0x6]))
                (nil)))))

(insn 223 222 224 18 (set (reg:SI 61 [ D.3099 ])
        (reg:SI 147)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 147)
        (nil)))

(insn 224 223 225 18 (parallel [
            (set (reg:SI 60 [ D.3100 ])
                (ashiftrt:SI (reg:SI 62 [ D.3098 ])
                    (subreg:QI (reg:SI 61 [ D.3099 ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) 303 {*ashrsi3_1} (nil)
    (expr_list:REG_DEAD (reg:SI 62 [ D.3098 ])
        (expr_list:REG_DEAD (reg:SI 61 [ D.3099 ])
            (expr_list:REG_UNUSED (reg:CC 17 flags)
                (nil)))))

(insn 225 224 226 18 (set (mem/c/i:QI (plus:SI (reg/f:SI 20 frame)
                (const_int -13 [0xfffffff3])) [0 par+0 S1 A8])
        (subreg:QI (reg:SI 60 [ D.3100 ]) 0)) 43 {*movqi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 60 [ D.3100 ])
        (nil)))
;; End of basic block 18, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 19, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 226 225 227 19 83 "" [1 uses])

(note 227 226 229 19 [bb 19] NOTE_INSN_BASIC_BLOCK)

(insn 229 227 230 19 (parallel [
            (set (reg:SI 59 [ D.3101 ])
                (zero_extend:SI (mem/c/i:QI (plus:SI (reg/f:SI 20 frame)
                            (const_int -13 [0xfffffff3])) [0 par+0 S1 A8])))
            (clobber (reg:CC 17 flags))
        ]) 77 {*zero_extendqisi2_movzbw_and} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))

(insn 230 229 231 19 (set (reg:SI 148 [ radix ])
        (mem/c/i:SI (plus:SI (reg/f:SI 16 argp)
                (const_int 4 [0x4])) [0 radix+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 231 230 232 19 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (reg:SI 148 [ radix ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 148 [ radix ])
        (nil)))

(insn 232 231 233 19 (set (reg/f:SI 149 [ nextWord ])
        (mem/c/i:SI (reg/f:SI 16 argp) [0 nextWord+0 S4 A32])) 34 {*movsi_1} (nil)
    (nil))

(insn 233 232 234 19 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg/f:SI 149 [ nextWord ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg/f:SI 149 [ nextWord ])
        (nil)))

(insn 234 233 235 19 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (reg:SI 59 [ D.3101 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 59 [ D.3101 ])
        (nil)))

(call_insn 235 234 236 19 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("buildPar") [flags 0x3] <function_decl 0xb7c31cb0 buildPar>) [0 S1 A8])
            (const_int 12 [0xc]))) 557 {*call_value_0} (nil)
    (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (nil))

(insn 236 235 237 19 (set (reg:SI 58 [ D.3102 ])
        (reg:SI 0 ax)) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 0 ax)
        (nil)))

(insn 237 236 238 19 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 8 [0x8])) [0 S4 A32])
        (const_int 50 [0x32])) 34 {*movsi_1} (nil)
    (nil))

(insn 238 237 239 19 (set (mem:SI (plus:SI (reg/f:SI 7 sp)
                (const_int 4 [0x4])) [0 S4 A32])
        (reg:SI 58 [ D.3102 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 58 [ D.3102 ])
        (nil)))

(insn 239 238 240 19 (set (mem:SI (reg/f:SI 7 sp) [0 S4 A32])
        (symbol_ref:SI ("tmpstr") [flags 0x2] <var_decl 0xb7c17630 tmpstr>)) 34 {*movsi_1} (nil)
    (nil))

(call_insn 240 239 242 19 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("strncat") [flags 0x41] <function_decl 0xb7db7a80 strncat>) [0 S1 A8])
            (const_int 12 [0xc]))) 557 {*call_value_0} (nil)
    (expr_list:REG_UNUSED (reg:SI 0 ax)
        (expr_list:REG_EH_REGION (const_int 0 [0x0])
            (nil)))
    (nil))

(insn 242 240 243 19 (parallel [
            (set (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                        (const_int -4 [0xfffffffc])) [0 i+0 S4 A32])
                (plus:SI (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                            (const_int -4 [0xfffffffc])) [0 i+0 S4 A32])
                    (const_int -1 [0xffffffff])))
            (clobber (reg:CC 17 flags))
        ]) 148 {*addsi_1} (nil)
    (expr_list:REG_UNUSED (reg:CC 17 flags)
        (nil)))
;; End of basic block 19, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 20, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 243 242 244 20 76 "" [1 uses])

(note 244 243 245 20 [bb 20] NOTE_INSN_BASIC_BLOCK)

(insn 245 244 246 20 (set (reg:CCGOC 17 flags)
        (compare:CCGOC (mem/c/i:SI (plus:SI (reg/f:SI 20 frame)
                    (const_int -4 [0xfffffffc])) [0 i+0 S4 A32])
            (const_int 0 [0x0]))) 0 {*cmpsi_ccno_1} (nil)
    (nil))

(jump_insn 246 245 247 20 (set (pc)
        (if_then_else (ge (reg:CCGOC 17 flags)
                (const_int 0 [0x0]))
            (label_ref 83)
            (pc))) 365 {*jcc_1} (nil)
    (expr_list:REG_DEAD (reg:CCGOC 17 flags)
        (nil)))
;; End of basic block 20, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame]

;; Start of basic block 21, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame]
(code_label 247 246 248 21 86 "" [2 uses])

(note 248 247 250 21 [bb 21] NOTE_INSN_BASIC_BLOCK)

(insn 250 248 251 21 (set (reg:SI 94 [ D.3066 ])
        (symbol_ref:SI ("tmpstr") [flags 0x2] <var_decl 0xb7c17630 tmpstr>)) 34 {*movsi_1} (nil)
    (nil))
;; End of basic block 21, registers live:
 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94

;; Start of basic block 22, registers live: 6 [bp] 7 [sp] 16 [argp] 20 [frame] 94
(code_label 251 250 252 22 75 "" [1 uses])

(note 252 251 253 22 [bb 22] NOTE_INSN_BASIC_BLOCK)

(insn 253 252 256 22 (set (reg:SI 107 [ <result> ])
        (reg:SI 94 [ D.3066 ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 94 [ D.3066 ])
        (nil)))

(note 256 253 259 22 NOTE_INSN_FUNCTION_END)

(insn 259 256 265 22 (set (reg/i:SI 0 ax [ <result> ])
        (reg:SI 107 [ <result> ])) 34 {*movsi_1} (nil)
    (expr_list:REG_DEAD (reg:SI 107 [ <result> ])
        (nil)))

(insn 265 259 0 22 (use (reg/i:SI 0 ax [ <result> ])) -1 (nil)
    (nil))
;; End of basic block 22, registers live:
 0 [ax] 6 [bp] 7 [sp] 16 [argp] 20 [frame]

