OpenROAD 127815b81a8624caebc06d0bedc2ea3a22e90500 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   spm
Die area:                 ( 0 0 ) ( 101850 112570 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     1218
Number of terminals:      38
Number of snets:          2
Number of nets:           380

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 50.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 14413.
[INFO DRT-0033] mcon shape region query size = 13382.
[INFO DRT-0033] met1 shape region query size = 3901.
[INFO DRT-0033] via shape region query size = 680.
[INFO DRT-0033] met2 shape region query size = 441.
[INFO DRT-0033] via2 shape region query size = 544.
[INFO DRT-0033] met3 shape region query size = 411.
[INFO DRT-0033] via3 shape region query size = 544.
[INFO DRT-0033] met4 shape region query size = 184.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 90 pins.
[INFO DRT-0081]   Complete 32 unique inst patterns.
[INFO DRT-0084]   Complete 347 groups.
#scanned instances     = 1218
#unique  instances     = 50
#stdCellGenAp          = 882
#stdCellValidPlanarAp  = 23
#stdCellValidViaAp     = 616
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1040
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 119.92 (MB), peak = 119.92 (MB)

Number of guides:     2374

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 16 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 863.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 812.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 440.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 25.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 7.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1310 vertical wires in 1 frboxes and 837 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 188 vertical wires in 1 frboxes and 272 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 125.14 (MB), peak = 129.15 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 125.14 (MB), peak = 129.15 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 148.52 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 145.16 (MB).
    Completing 30% with 36 violations.
    elapsed time = 00:00:03, memory = 169.39 (MB).
    Completing 40% with 79 violations.
    elapsed time = 00:00:04, memory = 171.71 (MB).
    Completing 50% with 79 violations.
    elapsed time = 00:00:05, memory = 171.86 (MB).
    Completing 60% with 135 violations.
    elapsed time = 00:00:07, memory = 171.86 (MB).
[INFO DRT-0199]   Number of violations = 248.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        1     24     12      1
Recheck              0     48     45      2
Short                0    105     10      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:07, memory = 493.66 (MB), peak = 493.66 (MB)
Total wire length = 14655 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6383 um.
Total wire length on LAYER met2 = 7141 um.
Total wire length on LAYER met3 = 674 um.
Total wire length on LAYER met4 = 455 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2291.
Up-via summary (total 2291):.

-----------------------
 FR_MASTERSLICE       0
            li1     977
           met1    1250
           met2      50
           met3      14
           met4       0
-----------------------
                   2291


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 248 violations.
    elapsed time = 00:00:00, memory = 499.09 (MB).
    Completing 20% with 248 violations.
    elapsed time = 00:00:00, memory = 499.09 (MB).
    Completing 30% with 248 violations.
    elapsed time = 00:00:00, memory = 499.09 (MB).
    Completing 40% with 248 violations.
    elapsed time = 00:00:00, memory = 499.09 (MB).
    Completing 50% with 231 violations.
    elapsed time = 00:00:00, memory = 501.54 (MB).
    Completing 60% with 231 violations.
    elapsed time = 00:00:02, memory = 501.75 (MB).
    Completing 70% with 241 violations.
    elapsed time = 00:00:03, memory = 506.39 (MB).
    Completing 80% with 241 violations.
    elapsed time = 00:00:03, memory = 506.55 (MB).
    Completing 90% with 160 violations.
    elapsed time = 00:00:04, memory = 487.72 (MB).
    Completing 100% with 105 violations.
    elapsed time = 00:00:04, memory = 487.72 (MB).
[INFO DRT-0199]   Number of violations = 105.
Viol/Layer        mcon   met1   met2
Cut Spacing          2      0      0
Metal Spacing        0     26      8
Short                0     65      4
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:04, memory = 490.80 (MB), peak = 506.55 (MB)
Total wire length = 14622 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6338 um.
Total wire length on LAYER met2 = 7111 um.
Total wire length on LAYER met3 = 679 um.
Total wire length on LAYER met4 = 493 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2266.
Up-via summary (total 2266):.

-----------------------
 FR_MASTERSLICE       0
            li1     977
           met1    1221
           met2      52
           met3      16
           met4       0
-----------------------
                   2266


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 105 violations.
    elapsed time = 00:00:00, memory = 490.97 (MB).
    Completing 20% with 105 violations.
    elapsed time = 00:00:00, memory = 490.97 (MB).
    Completing 30% with 105 violations.
    elapsed time = 00:00:00, memory = 491.18 (MB).
    Completing 40% with 105 violations.
    elapsed time = 00:00:00, memory = 517.47 (MB).
    Completing 50% with 112 violations.
    elapsed time = 00:00:00, memory = 490.61 (MB).
    Completing 60% with 112 violations.
    elapsed time = 00:00:02, memory = 524.38 (MB).
    Completing 70% with 90 violations.
    elapsed time = 00:00:02, memory = 490.65 (MB).
    Completing 80% with 90 violations.
    elapsed time = 00:00:05, memory = 525.06 (MB).
    Completing 90% with 85 violations.
    elapsed time = 00:00:07, memory = 490.87 (MB).
    Completing 100% with 58 violations.
    elapsed time = 00:00:08, memory = 490.87 (MB).
[INFO DRT-0199]   Number of violations = 58.
Viol/Layer        met1   met2
Metal Spacing        5      9
Short               38      6
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:08, memory = 491.12 (MB), peak = 534.21 (MB)
Total wire length = 14461 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6294 um.
Total wire length on LAYER met2 = 7032 um.
Total wire length on LAYER met3 = 655 um.
Total wire length on LAYER met4 = 479 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2209.
Up-via summary (total 2209):.

-----------------------
 FR_MASTERSLICE       0
            li1     977
           met1    1171
           met2      45
           met3      16
           met4       0
-----------------------
                   2209


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 58 violations.
    elapsed time = 00:00:00, memory = 495.77 (MB).
    Completing 20% with 58 violations.
    elapsed time = 00:00:00, memory = 495.86 (MB).
    Completing 30% with 47 violations.
    elapsed time = 00:00:04, memory = 495.86 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:04, memory = 496.11 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:04, memory = 496.17 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:05, memory = 496.17 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:05, memory = 496.17 (MB), peak = 534.21 (MB)
Total wire length = 14470 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6120 um.
Total wire length on LAYER met2 = 7040 um.
Total wire length on LAYER met3 = 829 um.
Total wire length on LAYER met4 = 479 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2243.
Up-via summary (total 2243):.

-----------------------
 FR_MASTERSLICE       0
            li1     977
           met1    1181
           met2      69
           met3      16
           met4       0
-----------------------
                   2243


[INFO DRT-0198] Complete detail routing.
Total wire length = 14470 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 6120 um.
Total wire length on LAYER met2 = 7040 um.
Total wire length on LAYER met3 = 829 um.
Total wire length on LAYER met4 = 479 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2243.
Up-via summary (total 2243):.

-----------------------
 FR_MASTERSLICE       0
            li1     977
           met1    1181
           met2      69
           met3      16
           met4       0
-----------------------
                   2243


[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:26, memory = 496.17 (MB), peak = 534.21 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells...
Writing OpenROAD database to /openlane/designs/spm/runs/results/routing/spm.odb...
Writing netlist to /openlane/designs/spm/runs/results/routing/spm.nl.v...
Writing powered netlist to /openlane/designs/spm/runs/results/routing/spm.pnl.v...
Writing layout to /openlane/designs/spm/runs/results/routing/spm.def...
