

================================================================
== Vitis HLS Report for 'cnn_Pipeline_VITIS_LOOP_80_1442'
================================================================
* Date:           Tue Jan 28 03:39:07 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.042 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2357|     2357|  23.570 us|  23.570 us|  2357|  2357|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_80_14  |     2355|     2355|         5|          1|          1|  2352|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_urem155 = alloca i32 1"   --->   Operation 8 'alloca' 'phi_urem155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_mul153 = alloca i32 1"   --->   Operation 9 'alloca' 'phi_mul153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [cnn.cpp:79]   --->   Operation 10 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [cnn.cpp:80]   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sum_34_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sum_34"   --->   Operation 13 'read' 'sum_34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln80 = store i12 0, i12 %j" [cnn.cpp:80]   --->   Operation 14 'store' 'store_ln80' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln79 = store i16 %sum_34_read, i16 %sum" [cnn.cpp:79]   --->   Operation 15 'store' 'store_ln79' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i24 0, i24 %phi_mul153"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i12 0, i12 %phi_urem155"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body147.11"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.35>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j_3 = load i12 %j" [cnn.cpp:80]   --->   Operation 19 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.99ns)   --->   "%icmp_ln80 = icmp_eq  i12 %j_3, i12 2352" [cnn.cpp:80]   --->   Operation 20 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.99ns)   --->   "%add_ln80 = add i12 %j_3, i12 1" [cnn.cpp:80]   --->   Operation 21 'add' 'add_ln80' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %for.body147.11.split, void %for.end158.11.exitStub" [cnn.cpp:80]   --->   Operation 22 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_mul153_load = load i24 %phi_mul153" [cnn.cpp:79]   --->   Operation 23 'load' 'phi_mul153_load' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i12 %j_3" [cnn.cpp:81]   --->   Operation 24 'zext' 'zext_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.05ns)   --->   "%add_ln81 = add i14 %zext_ln81, i14 9488" [cnn.cpp:81]   --->   Operation 25 'add' 'add_ln81' <Predicate = (!icmp_ln80)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i14 %add_ln81" [cnn.cpp:81]   --->   Operation 26 'sext' 'sext_ln81' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln81_5 = zext i15 %sext_ln81" [cnn.cpp:81]   --->   Operation 27 'zext' 'zext_ln81_5' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%W1_addr = getelementptr i16 %W1, i64 0, i64 %zext_ln81_5" [cnn.cpp:81]   --->   Operation 28 'getelementptr' 'W1_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.13ns)   --->   "%add_ln79 = add i24 %phi_mul153_load, i24 4682" [cnn.cpp:79]   --->   Operation 29 'add' 'add_ln79' <Predicate = (!icmp_ln80)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %phi_mul153_load, i32 16, i32 23" [cnn.cpp:79]   --->   Operation 30 'partselect' 'tmp' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i8 %tmp" [cnn.cpp:79]   --->   Operation 31 'zext' 'zext_ln79' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (1.29ns)   --->   "%W1_load = load i16 %W1_addr" [cnn.cpp:81]   --->   Operation 32 'load' 'W1_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32928> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%flattened_output_addr = getelementptr i15 %flattened_output, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 33 'getelementptr' 'flattened_output_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%flattened_output_1_addr = getelementptr i15 %flattened_output_1, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 34 'getelementptr' 'flattened_output_1_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%flattened_output_2_addr = getelementptr i15 %flattened_output_2, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 35 'getelementptr' 'flattened_output_2_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%flattened_output_3_addr = getelementptr i15 %flattened_output_3, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 36 'getelementptr' 'flattened_output_3_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%flattened_output_4_addr = getelementptr i15 %flattened_output_4, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 37 'getelementptr' 'flattened_output_4_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%flattened_output_5_addr = getelementptr i15 %flattened_output_5, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 38 'getelementptr' 'flattened_output_5_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%flattened_output_6_addr = getelementptr i15 %flattened_output_6, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 39 'getelementptr' 'flattened_output_6_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%flattened_output_7_addr = getelementptr i15 %flattened_output_7, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 40 'getelementptr' 'flattened_output_7_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%flattened_output_8_addr = getelementptr i15 %flattened_output_8, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 41 'getelementptr' 'flattened_output_8_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%flattened_output_9_addr = getelementptr i15 %flattened_output_9, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 42 'getelementptr' 'flattened_output_9_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%flattened_output_10_addr = getelementptr i15 %flattened_output_10, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 43 'getelementptr' 'flattened_output_10_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%flattened_output_11_addr = getelementptr i15 %flattened_output_11, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 44 'getelementptr' 'flattened_output_11_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%flattened_output_12_addr = getelementptr i15 %flattened_output_12, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 45 'getelementptr' 'flattened_output_12_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%flattened_output_13_addr = getelementptr i15 %flattened_output_13, i64 0, i64 %zext_ln79" [cnn.cpp:81]   --->   Operation 46 'getelementptr' 'flattened_output_13_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (1.29ns)   --->   "%flattened_output_load = load i8 %flattened_output_addr" [cnn.cpp:81]   --->   Operation 47 'load' 'flattened_output_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 48 [2/2] (1.29ns)   --->   "%flattened_output_1_load = load i8 %flattened_output_1_addr" [cnn.cpp:81]   --->   Operation 48 'load' 'flattened_output_1_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 49 [2/2] (1.29ns)   --->   "%flattened_output_2_load = load i8 %flattened_output_2_addr" [cnn.cpp:81]   --->   Operation 49 'load' 'flattened_output_2_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 50 [2/2] (1.29ns)   --->   "%flattened_output_3_load = load i8 %flattened_output_3_addr" [cnn.cpp:81]   --->   Operation 50 'load' 'flattened_output_3_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 51 [2/2] (1.29ns)   --->   "%flattened_output_4_load = load i8 %flattened_output_4_addr" [cnn.cpp:81]   --->   Operation 51 'load' 'flattened_output_4_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 52 [2/2] (1.29ns)   --->   "%flattened_output_5_load = load i8 %flattened_output_5_addr" [cnn.cpp:81]   --->   Operation 52 'load' 'flattened_output_5_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 53 [2/2] (1.29ns)   --->   "%flattened_output_6_load = load i8 %flattened_output_6_addr" [cnn.cpp:81]   --->   Operation 53 'load' 'flattened_output_6_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 54 [2/2] (1.29ns)   --->   "%flattened_output_7_load = load i8 %flattened_output_7_addr" [cnn.cpp:81]   --->   Operation 54 'load' 'flattened_output_7_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 55 [2/2] (1.29ns)   --->   "%flattened_output_8_load = load i8 %flattened_output_8_addr" [cnn.cpp:81]   --->   Operation 55 'load' 'flattened_output_8_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 56 [2/2] (1.29ns)   --->   "%flattened_output_9_load = load i8 %flattened_output_9_addr" [cnn.cpp:81]   --->   Operation 56 'load' 'flattened_output_9_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 57 [2/2] (1.29ns)   --->   "%flattened_output_10_load = load i8 %flattened_output_10_addr" [cnn.cpp:81]   --->   Operation 57 'load' 'flattened_output_10_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 58 [2/2] (1.29ns)   --->   "%flattened_output_11_load = load i8 %flattened_output_11_addr" [cnn.cpp:81]   --->   Operation 58 'load' 'flattened_output_11_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 59 [2/2] (1.29ns)   --->   "%flattened_output_12_load = load i8 %flattened_output_12_addr" [cnn.cpp:81]   --->   Operation 59 'load' 'flattened_output_12_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 60 [2/2] (1.29ns)   --->   "%flattened_output_13_load = load i8 %flattened_output_13_addr" [cnn.cpp:81]   --->   Operation 60 'load' 'flattened_output_13_load' <Predicate = (!icmp_ln80)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_2 : Operation 61 [1/1] (0.46ns)   --->   "%store_ln80 = store i12 %add_ln80, i12 %j" [cnn.cpp:80]   --->   Operation 61 'store' 'store_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.46>
ST_2 : Operation 62 [1/1] (0.46ns)   --->   "%store_ln79 = store i24 %add_ln79, i24 %phi_mul153" [cnn.cpp:79]   --->   Operation 62 'store' 'store_ln79' <Predicate = (!icmp_ln80)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 3.04>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%phi_urem155_load = load i12 %phi_urem155" [cnn.cpp:79]   --->   Operation 63 'load' 'phi_urem155_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.99ns)   --->   "%add_ln80_3 = add i12 %phi_urem155_load, i12 1" [cnn.cpp:80]   --->   Operation 64 'add' 'add_ln80_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.99ns)   --->   "%icmp_ln80_3 = icmp_ult  i12 %add_ln80_3, i12 14" [cnn.cpp:80]   --->   Operation 65 'icmp' 'icmp_ln80_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.36ns)   --->   "%select_ln80 = select i1 %icmp_ln80_3, i12 %add_ln80_3, i12 0" [cnn.cpp:80]   --->   Operation 66 'select' 'select_ln80' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i12 %phi_urem155_load" [cnn.cpp:79]   --->   Operation 67 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/2] (1.29ns)   --->   "%W1_load = load i16 %W1_addr" [cnn.cpp:81]   --->   Operation 68 'load' 'W1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32928> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln81_2 = sext i16 %W1_load" [cnn.cpp:81]   --->   Operation 69 'sext' 'sext_ln81_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/2] (1.29ns)   --->   "%flattened_output_load = load i8 %flattened_output_addr" [cnn.cpp:81]   --->   Operation 70 'load' 'flattened_output_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 71 [1/2] (1.29ns)   --->   "%flattened_output_1_load = load i8 %flattened_output_1_addr" [cnn.cpp:81]   --->   Operation 71 'load' 'flattened_output_1_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 72 [1/2] (1.29ns)   --->   "%flattened_output_2_load = load i8 %flattened_output_2_addr" [cnn.cpp:81]   --->   Operation 72 'load' 'flattened_output_2_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 73 [1/2] (1.29ns)   --->   "%flattened_output_3_load = load i8 %flattened_output_3_addr" [cnn.cpp:81]   --->   Operation 73 'load' 'flattened_output_3_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 74 [1/2] (1.29ns)   --->   "%flattened_output_4_load = load i8 %flattened_output_4_addr" [cnn.cpp:81]   --->   Operation 74 'load' 'flattened_output_4_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 75 [1/2] (1.29ns)   --->   "%flattened_output_5_load = load i8 %flattened_output_5_addr" [cnn.cpp:81]   --->   Operation 75 'load' 'flattened_output_5_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 76 [1/2] (1.29ns)   --->   "%flattened_output_6_load = load i8 %flattened_output_6_addr" [cnn.cpp:81]   --->   Operation 76 'load' 'flattened_output_6_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 77 [1/2] (1.29ns)   --->   "%flattened_output_7_load = load i8 %flattened_output_7_addr" [cnn.cpp:81]   --->   Operation 77 'load' 'flattened_output_7_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 78 [1/2] (1.29ns)   --->   "%flattened_output_8_load = load i8 %flattened_output_8_addr" [cnn.cpp:81]   --->   Operation 78 'load' 'flattened_output_8_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 79 [1/2] (1.29ns)   --->   "%flattened_output_9_load = load i8 %flattened_output_9_addr" [cnn.cpp:81]   --->   Operation 79 'load' 'flattened_output_9_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 80 [1/2] (1.29ns)   --->   "%flattened_output_10_load = load i8 %flattened_output_10_addr" [cnn.cpp:81]   --->   Operation 80 'load' 'flattened_output_10_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 81 [1/2] (1.29ns)   --->   "%flattened_output_11_load = load i8 %flattened_output_11_addr" [cnn.cpp:81]   --->   Operation 81 'load' 'flattened_output_11_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 82 [1/2] (1.29ns)   --->   "%flattened_output_12_load = load i8 %flattened_output_12_addr" [cnn.cpp:81]   --->   Operation 82 'load' 'flattened_output_12_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 83 [1/2] (1.29ns)   --->   "%flattened_output_13_load = load i8 %flattened_output_13_addr" [cnn.cpp:81]   --->   Operation 83 'load' 'flattened_output_13_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 168> <RAM>
ST_3 : Operation 84 [1/1] (0.65ns)   --->   "%sext_ln81_s = sparsemux i15 @_ssdm_op_SparseMux.ap_auto.14i15.i15.i4, i4 0, i15 %flattened_output_load, i4 1, i15 %flattened_output_1_load, i4 2, i15 %flattened_output_2_load, i4 3, i15 %flattened_output_3_load, i4 4, i15 %flattened_output_4_load, i4 5, i15 %flattened_output_5_load, i4 6, i15 %flattened_output_6_load, i4 7, i15 %flattened_output_7_load, i4 8, i15 %flattened_output_8_load, i4 9, i15 %flattened_output_9_load, i4 10, i15 %flattened_output_10_load, i4 11, i15 %flattened_output_11_load, i4 12, i15 %flattened_output_12_load, i4 13, i15 %flattened_output_13_load, i15 0, i4 %trunc_ln79" [cnn.cpp:81]   --->   Operation 84 'sparsemux' 'sext_ln81_s' <Predicate = true> <Delay = 0.65> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln81_6 = zext i15 %sext_ln81_s" [cnn.cpp:81]   --->   Operation 85 'zext' 'zext_ln81_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [3/3] (1.08ns) (grouped into DSP with root node add_ln81_3)   --->   "%mul_ln81 = mul i22 %zext_ln81_6, i22 %sext_ln81_2" [cnn.cpp:81]   --->   Operation 86 'mul' 'mul_ln81' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (0.46ns)   --->   "%store_ln80 = store i12 %select_ln80, i12 %phi_urem155" [cnn.cpp:80]   --->   Operation 87 'store' 'store_ln80' <Predicate = true> <Delay = 0.46>

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 88 [2/3] (1.08ns) (grouped into DSP with root node add_ln81_3)   --->   "%mul_ln81 = mul i22 %zext_ln81_6, i22 %sext_ln81_2" [cnn.cpp:81]   --->   Operation 88 'mul' 'mul_ln81' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.83>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sum_load_3 = load i16 %sum" [cnn.cpp:81]   --->   Operation 89 'load' 'sum_load_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/3] (0.00ns) (grouped into DSP with root node add_ln81_3)   --->   "%mul_ln81 = mul i22 %zext_ln81_6, i22 %sext_ln81_2" [cnn.cpp:81]   --->   Operation 90 'mul' 'mul_ln81' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln81_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %sum_load_3, i6 0" [cnn.cpp:81]   --->   Operation 91 'bitconcatenate' 'shl_ln81_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln81_3 = add i22 %shl_ln81_s, i22 %mul_ln81" [cnn.cpp:81]   --->   Operation 92 'add' 'add_ln81_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%sum_load = load i16 %sum"   --->   Operation 100 'load' 'sum_load' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %sum_38_out, i16 %sum_load"   --->   Operation 101 'write' 'write_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 102 'ret' 'ret_ln0' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [cnn.cpp:79]   --->   Operation 93 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2352, i64 2352, i64 2352" [cnn.cpp:79]   --->   Operation 94 'speclooptripcount' 'speclooptripcount_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [cnn.cpp:80]   --->   Operation 95 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln81_3 = add i22 %shl_ln81_s, i22 %mul_ln81" [cnn.cpp:81]   --->   Operation 96 'add' 'add_ln81_3' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%sum_3 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln81_3, i32 6, i32 21" [cnn.cpp:81]   --->   Operation 97 'partselect' 'sum_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.46ns)   --->   "%store_ln79 = store i16 %sum_3, i16 %sum" [cnn.cpp:79]   --->   Operation 98 'store' 'store_ln79' <Predicate = true> <Delay = 0.46>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln80 = br void %for.body147.11" [cnn.cpp:80]   --->   Operation 99 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 12 bit ('j', cnn.cpp:80) [21]  (0.000 ns)
	'store' operation 0 bit ('store_ln80', cnn.cpp:80) of constant 0 on local variable 'j', cnn.cpp:80 [24]  (0.460 ns)

 <State 2>: 2.356ns
The critical path consists of the following:
	'load' operation 12 bit ('j', cnn.cpp:80) on local variable 'j', cnn.cpp:80 [30]  (0.000 ns)
	'add' operation 14 bit ('add_ln81', cnn.cpp:81) [42]  (1.058 ns)
	'getelementptr' operation 16 bit ('W1_addr', cnn.cpp:81) [45]  (0.000 ns)
	'load' operation 16 bit ('W1_load', cnn.cpp:81) on array 'W1' [53]  (1.297 ns)

 <State 3>: 3.042ns
The critical path consists of the following:
	'load' operation 15 bit ('flattened_output_load', cnn.cpp:81) on array 'flattened_output' [69]  (1.297 ns)
	'sparsemux' operation 15 bit ('sext_ln81_s', cnn.cpp:81) [83]  (0.657 ns)
	'mul' operation 22 bit of DSP[87] ('mul_ln81', cnn.cpp:81) [85]  (1.088 ns)

 <State 4>: 1.088ns
The critical path consists of the following:
	'mul' operation 22 bit of DSP[87] ('mul_ln81', cnn.cpp:81) [85]  (1.088 ns)

 <State 5>: 0.831ns
The critical path consists of the following:
	'load' operation 16 bit ('sum_load_3', cnn.cpp:81) on local variable 'sum', cnn.cpp:79 [37]  (0.000 ns)
	'add' operation 22 bit of DSP[87] ('add_ln81_3', cnn.cpp:81) [87]  (0.831 ns)

 <State 6>: 1.291ns
The critical path consists of the following:
	'add' operation 22 bit of DSP[87] ('add_ln81_3', cnn.cpp:81) [87]  (0.831 ns)
	'store' operation 0 bit ('store_ln79', cnn.cpp:79) of variable 'sum', cnn.cpp:81 on local variable 'sum', cnn.cpp:79 [90]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
