ISim log file
Running: C:\Users\CS152B\Desktop\cs152b\Final Project\softmax_test\softmax_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/CS152B/Desktop/cs152b/Final Project/softmax_test/softmax_tb_isim_beh.wdb 
ISim P.68d (signature 0x7708f090)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: For instance uut/\fraction[0].calc_out /, width 44 of formal port i_dividend is not equal to width 32 of actual.
WARNING: For instance uut/\fraction[0].calc_out /, width 44 of formal port o_quotient_out is not equal to width 32 of actual.
WARNING: For instance uut/\fraction[1].calc_out /, width 44 of formal port i_dividend is not equal to width 32 of actual.
WARNING: For instance uut/\fraction[1].calc_out /, width 44 of formal port o_quotient_out is not equal to width 32 of actual.
WARNING: For instance uut/\fraction[2].calc_out /, width 44 of formal port i_dividend is not equal to width 32 of actual.
WARNING: For instance uut/\fraction[2].calc_out /, width 44 of formal port o_quotient_out is not equal to width 32 of actual.
WARNING: For instance uut/\fraction[3].calc_out /, width 44 of formal port i_dividend is not equal to width 32 of actual.
WARNING: For instance uut/\fraction[3].calc_out /, width 44 of formal port o_quotient_out is not equal to width 32 of actual.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
FORWARD 0, 0x00008000
FORWARD 1, 0x00010f00
FORWARD 2, 0x00019e00
FORWARD 3, 0x00022d00
FORWARD 4, 0x0002bc00
Max: 0
BACKPROP x, error_out: 0xxxxxxxxx, latched: 0xxxxxxxxx, 0
BACKPROP 1, error_out: 0x00000000, latched: 0x00000000, 0
BACKPROP 2, error_out: 0x00000000, latched: 0x00000000, 0
BACKPROP 3, error_out: 0x00000000, latched: 0x00000000, 0
FORWARD 0, 0x0002bc00
FORWARD 1, 0x0002bb10
FORWARD 2, 0x0002ba20
FORWARD 3, 0x0002b930
FORWARD 4, 0x0002b840
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
FORWARD 0, 0x00008000
FORWARD 1, 0x00010f00
FORWARD 2, 0x00019e00
FORWARD 3, 0x00022d00
FORWARD 4, 0x0002bc00
Max: 0
BACKPROP x, error_out: 0xxxxxxxxx, latched: 0xxxxxxxxx, 0
BACKPROP 1, error_out: 0x00000000, latched: 0x00000000, 0
BACKPROP 2, error_out: 0x00000000, latched: 0x00000000, 0
BACKPROP 3, error_out: 0x00000000, latched: 0x00000000, 0
FORWARD 0, 0x0002bc00
FORWARD 1, 0x0002bb10
FORWARD 2, 0x0002ba20
FORWARD 3, 0x0002b930
FORWARD 4, 0x0002b840
Max: 0
BACKPROP 0, error_out: 0x80008000, latched: 0x00000000, 0
BACKPROP 1, error_out: 0x00000000, latched: 0x00000000, 0
BACKPROP 2, error_out: 0x00000000, latched: 0x00000000, 0
BACKPROP 3, error_out: 0x00000000, latched: 0x00000000, 0
FORWARD 0, 0x0002b840
FORWARD 1, 0x00034740
FORWARD 2, 0x0003d640
FORWARD 3, 0x00046540
FORWARD 4, 0x0004f440
Stopped at time : 2001 ns : File "C:/Users/CS152B/Desktop/cs152b/Final Project/test_softmax.v" Line 63
