// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "06/09/2024 00:54:14"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module dataMem_test (
	memout,
	rw,
	ena_mem,
	clk,
	access_size,
	rawdata,
	rawaddress,
	outout,
	sign);
output 	[31:0] memout;
input 	rw;
input 	ena_mem;
input 	clk;
input 	[1:0] access_size;
input 	[31:0] rawdata;
input 	[31:0] rawaddress;
output 	[31:0] outout;
input 	sign;

// Design Ports Information
// memout[31]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[30]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[29]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[28]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[27]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[26]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[25]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[24]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[23]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[22]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[21]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[20]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[19]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[18]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[17]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[16]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[15]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[14]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[13]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[12]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[11]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[10]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[9]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[8]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[6]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[4]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[3]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[2]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[1]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memout[0]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[31]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[30]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[29]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[28]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[27]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[26]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[25]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[24]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[23]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[22]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[21]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[20]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[19]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[18]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[17]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[16]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[15]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[14]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[13]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[31]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[30]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[29]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[28]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[27]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[26]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[25]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[24]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[23]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[22]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[21]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[20]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[19]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[18]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[17]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[16]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[15]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[14]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[13]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[12]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[11]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[10]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[9]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[8]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[7]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[6]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[5]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[4]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[3]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[2]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[1]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// outout[0]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rw	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// access_size[1]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// access_size[0]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[1]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[0]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sign	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ena_mem	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[31]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[15]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[7]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[2]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[3]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[5]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[6]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[7]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[8]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[9]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[10]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[11]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawaddress[12]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[30]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[14]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[6]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[29]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[13]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[5]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[28]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[12]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[4]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[27]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[11]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[3]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[26]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[10]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[2]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[25]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[9]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[1]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[24]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[0]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[23]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[22]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[21]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[20]	=>  Location: PIN_M15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[19]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[18]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[17]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rawdata[16]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \rawaddress[31]~input_o ;
wire \rawaddress[30]~input_o ;
wire \rawaddress[29]~input_o ;
wire \rawaddress[28]~input_o ;
wire \rawaddress[27]~input_o ;
wire \rawaddress[26]~input_o ;
wire \rawaddress[25]~input_o ;
wire \rawaddress[24]~input_o ;
wire \rawaddress[23]~input_o ;
wire \rawaddress[22]~input_o ;
wire \rawaddress[21]~input_o ;
wire \rawaddress[20]~input_o ;
wire \rawaddress[19]~input_o ;
wire \rawaddress[18]~input_o ;
wire \rawaddress[17]~input_o ;
wire \rawaddress[16]~input_o ;
wire \rawaddress[15]~input_o ;
wire \rawaddress[14]~input_o ;
wire \rawaddress[13]~input_o ;
wire \memout[31]~output_o ;
wire \memout[30]~output_o ;
wire \memout[29]~output_o ;
wire \memout[28]~output_o ;
wire \memout[27]~output_o ;
wire \memout[26]~output_o ;
wire \memout[25]~output_o ;
wire \memout[24]~output_o ;
wire \memout[23]~output_o ;
wire \memout[22]~output_o ;
wire \memout[21]~output_o ;
wire \memout[20]~output_o ;
wire \memout[19]~output_o ;
wire \memout[18]~output_o ;
wire \memout[17]~output_o ;
wire \memout[16]~output_o ;
wire \memout[15]~output_o ;
wire \memout[14]~output_o ;
wire \memout[13]~output_o ;
wire \memout[12]~output_o ;
wire \memout[11]~output_o ;
wire \memout[10]~output_o ;
wire \memout[9]~output_o ;
wire \memout[8]~output_o ;
wire \memout[7]~output_o ;
wire \memout[6]~output_o ;
wire \memout[5]~output_o ;
wire \memout[4]~output_o ;
wire \memout[3]~output_o ;
wire \memout[2]~output_o ;
wire \memout[1]~output_o ;
wire \memout[0]~output_o ;
wire \outout[31]~output_o ;
wire \outout[30]~output_o ;
wire \outout[29]~output_o ;
wire \outout[28]~output_o ;
wire \outout[27]~output_o ;
wire \outout[26]~output_o ;
wire \outout[25]~output_o ;
wire \outout[24]~output_o ;
wire \outout[23]~output_o ;
wire \outout[22]~output_o ;
wire \outout[21]~output_o ;
wire \outout[20]~output_o ;
wire \outout[19]~output_o ;
wire \outout[18]~output_o ;
wire \outout[17]~output_o ;
wire \outout[16]~output_o ;
wire \outout[15]~output_o ;
wire \outout[14]~output_o ;
wire \outout[13]~output_o ;
wire \outout[12]~output_o ;
wire \outout[11]~output_o ;
wire \outout[10]~output_o ;
wire \outout[9]~output_o ;
wire \outout[8]~output_o ;
wire \outout[7]~output_o ;
wire \outout[6]~output_o ;
wire \outout[5]~output_o ;
wire \outout[4]~output_o ;
wire \outout[3]~output_o ;
wire \outout[2]~output_o ;
wire \outout[1]~output_o ;
wire \outout[0]~output_o ;
wire \rw~input_o ;
wire \ena_mem~input_o ;
wire \inst10~combout ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \rawdata[7]~input_o ;
wire \rawdata[31]~input_o ;
wire \rawdata[15]~input_o ;
wire \access_size[0]~input_o ;
wire \access_size[1]~input_o ;
wire \inst|Mux21~0_combout ;
wire \rawaddress[0]~input_o ;
wire \rawaddress[1]~input_o ;
wire \inst|Mux21~1_combout ;
wire \inst|Mux21~2_combout ;
wire \inst|Mux21~3_combout ;
wire \~GND~combout ;
wire \rawaddress[2]~input_o ;
wire \rawaddress[3]~input_o ;
wire \rawaddress[4]~input_o ;
wire \rawaddress[5]~input_o ;
wire \rawaddress[6]~input_o ;
wire \rawaddress[7]~input_o ;
wire \rawaddress[8]~input_o ;
wire \rawaddress[9]~input_o ;
wire \rawaddress[10]~input_o ;
wire \rawaddress[11]~input_o ;
wire \rawaddress[12]~input_o ;
wire \inst|Mux16~1_combout ;
wire \rawdata[6]~input_o ;
wire \rawdata[14]~input_o ;
wire \rawdata[30]~input_o ;
wire \inst|Mux22~0_combout ;
wire \inst|Mux22~1_combout ;
wire \rawdata[5]~input_o ;
wire \rawdata[29]~input_o ;
wire \rawdata[13]~input_o ;
wire \inst|Mux23~0_combout ;
wire \inst|Mux23~1_combout ;
wire \rawdata[28]~input_o ;
wire \rawdata[12]~input_o ;
wire \inst|Mux24~0_combout ;
wire \rawdata[4]~input_o ;
wire \inst|Mux24~1_combout ;
wire \rawdata[11]~input_o ;
wire \rawdata[27]~input_o ;
wire \inst|Mux25~0_combout ;
wire \rawdata[3]~input_o ;
wire \inst|Mux25~1_combout ;
wire \rawdata[10]~input_o ;
wire \rawdata[26]~input_o ;
wire \inst|Mux26~0_combout ;
wire \rawdata[2]~input_o ;
wire \inst|Mux26~1_combout ;
wire \rawdata[9]~input_o ;
wire \rawdata[25]~input_o ;
wire \inst|Mux27~0_combout ;
wire \rawdata[1]~input_o ;
wire \inst|Mux27~1_combout ;
wire \rawdata[0]~input_o ;
wire \rawdata[24]~input_o ;
wire \rawdata[8]~input_o ;
wire \inst|Mux28~0_combout ;
wire \inst|Mux28~1_combout ;
wire \inst|Mux0~0_combout ;
wire \inst|Mux16~2_combout ;
wire \rawdata[23]~input_o ;
wire \inst|Mux29~2_combout ;
wire \inst|Mux29~3_combout ;
wire \inst|Mux21~4_combout ;
wire \inst|Mux29~4_combout ;
wire \inst2|adjusted_data[15]~21_combout ;
wire \inst|Mux29~5_combout ;
wire \inst|Mux29~6_combout ;
wire \inst|Mux17~0_combout ;
wire \inst|Mux1~0_combout ;
wire \rawdata[22]~input_o ;
wire \inst|Mux30~2_combout ;
wire \inst|Mux22~2_combout ;
wire \inst|Mux30~3_combout ;
wire \inst|Mux30~4_combout ;
wire \inst|Mux30~5_combout ;
wire \inst|Mux2~0_combout ;
wire \rawdata[21]~input_o ;
wire \inst|Mux31~2_combout ;
wire \inst|Mux23~2_combout ;
wire \inst|Mux31~3_combout ;
wire \inst|Mux31~4_combout ;
wire \inst|Mux31~5_combout ;
wire \inst|Mux3~0_combout ;
wire \rawdata[20]~input_o ;
wire \inst|Mux32~2_combout ;
wire \inst|Mux24~2_combout ;
wire \inst|Mux32~3_combout ;
wire \inst|Mux32~4_combout ;
wire \inst|Mux32~5_combout ;
wire \inst|Mux4~0_combout ;
wire \rawdata[19]~input_o ;
wire \inst|Mux33~2_combout ;
wire \inst|Mux25~2_combout ;
wire \inst|Mux33~3_combout ;
wire \inst|Mux33~4_combout ;
wire \inst|Mux33~5_combout ;
wire \inst|Mux26~2_combout ;
wire \rawdata[18]~input_o ;
wire \inst|Mux34~2_combout ;
wire \inst|Mux34~3_combout ;
wire \inst|Mux5~0_combout ;
wire \inst|Mux34~4_combout ;
wire \inst|Mux34~5_combout ;
wire \inst|Mux6~0_combout ;
wire \inst|Mux27~2_combout ;
wire \rawdata[17]~input_o ;
wire \inst|Mux35~2_combout ;
wire \inst|Mux35~3_combout ;
wire \inst|Mux35~4_combout ;
wire \inst|Mux35~5_combout ;
wire \inst|Mux28~2_combout ;
wire \rawdata[16]~input_o ;
wire \inst|Mux36~2_combout ;
wire \inst|Mux36~3_combout ;
wire \inst|Mux7~0_combout ;
wire \inst|Mux36~4_combout ;
wire \inst|Mux36~5_combout ;
wire \inst|Mux37~2_combout ;
wire \inst|Mux37~3_combout ;
wire \inst|Mux44~2_combout ;
wire \inst|Mux37~4_combout ;
wire \inst|Mux37~5_combout ;
wire \inst|Mux18~0_combout ;
wire \inst|Mux38~2_combout ;
wire \inst|Mux38~3_combout ;
wire \inst|Mux38~4_combout ;
wire \inst|Mux38~5_combout ;
wire \inst|Mux39~2_combout ;
wire \inst|Mux39~3_combout ;
wire \inst|Mux39~4_combout ;
wire \inst|Mux39~5_combout ;
wire \inst|Mux40~2_combout ;
wire \inst|Mux40~3_combout ;
wire \inst|Mux40~4_combout ;
wire \inst|Mux40~5_combout ;
wire \inst|Mux41~2_combout ;
wire \inst|Mux41~3_combout ;
wire \inst|Mux41~4_combout ;
wire \inst|Mux41~5_combout ;
wire \inst|Mux42~2_combout ;
wire \inst|Mux42~3_combout ;
wire \inst|Mux42~4_combout ;
wire \inst|Mux42~5_combout ;
wire \inst|Mux43~2_combout ;
wire \inst|Mux43~3_combout ;
wire \inst|Mux43~4_combout ;
wire \inst|Mux43~5_combout ;
wire \inst|Mux44~3_combout ;
wire \inst|Mux44~4_combout ;
wire \inst|Mux44~5_combout ;
wire \inst|Mux44~6_combout ;
wire \inst2|adjusted_data[15]~104_combout ;
wire \inst|Mux45~0_combout ;
wire \inst|Mux45~1_combout ;
wire \inst|Mux19~0_combout ;
wire \inst|Mux46~0_combout ;
wire \inst|Mux47~0_combout ;
wire \inst|Mux48~0_combout ;
wire \inst|Mux49~0_combout ;
wire \inst|Mux50~0_combout ;
wire \inst|Mux51~0_combout ;
wire \inst|Mux52~0_combout ;
wire \inst2|adjusted_data[31]~0_combout ;
wire \inst2|adjusted_data[31]~1_combout ;
wire \inst2|adjusted_data[31]~2_combout ;
wire \sign~input_o ;
wire \inst2|Mux26~1_combout ;
wire \inst2|Mux26~0_combout ;
wire \inst|Mux16~0_combout ;
wire \inst2|Mux26~2_combout ;
wire \inst2|adjusted_data[31]~3_combout ;
wire \inst2|adjusted_data[31]~4_combout ;
wire \inst2|adjusted_data[30]~5_combout ;
wire \inst2|adjusted_data[29]~6_combout ;
wire \inst2|adjusted_data[28]~7_combout ;
wire \inst2|adjusted_data[27]~8_combout ;
wire \inst2|adjusted_data[26]~9_combout ;
wire \inst2|adjusted_data[25]~10_combout ;
wire \inst2|adjusted_data[24]~11_combout ;
wire \inst2|adjusted_data[23]~12_combout ;
wire \inst2|adjusted_data[22]~13_combout ;
wire \inst2|adjusted_data[21]~14_combout ;
wire \inst2|adjusted_data[20]~15_combout ;
wire \inst2|adjusted_data[19]~16_combout ;
wire \inst2|adjusted_data[18]~17_combout ;
wire \inst2|adjusted_data[17]~18_combout ;
wire \inst2|adjusted_data[16]~19_combout ;
wire \inst2|adjusted_data[15]~22_combout ;
wire \inst2|adjusted_data[15]~20_combout ;
wire \inst2|adjusted_data[15]~23_combout ;
wire \inst2|adjusted_data[15]~24_combout ;
wire \inst2|adjusted_data[15]~25_combout ;
wire \inst2|adjusted_data[15]~26_combout ;
wire \inst2|adjusted_data[14]~27_combout ;
wire \inst2|adjusted_data[14]~28_combout ;
wire \inst2|adjusted_data[14]~29_combout ;
wire \inst2|adjusted_data[14]~30_combout ;
wire \inst2|adjusted_data[14]~31_combout ;
wire \inst2|adjusted_data[13]~32_combout ;
wire \inst2|adjusted_data[13]~33_combout ;
wire \inst2|adjusted_data[13]~34_combout ;
wire \inst2|adjusted_data[13]~35_combout ;
wire \inst2|adjusted_data[13]~36_combout ;
wire \inst2|adjusted_data[12]~39_combout ;
wire \inst2|adjusted_data[12]~37_combout ;
wire \inst2|adjusted_data[12]~38_combout ;
wire \inst2|adjusted_data[12]~40_combout ;
wire \inst2|adjusted_data[12]~41_combout ;
wire \inst2|adjusted_data[11]~42_combout ;
wire \inst2|adjusted_data[11]~43_combout ;
wire \inst2|adjusted_data[11]~44_combout ;
wire \inst2|adjusted_data[11]~45_combout ;
wire \inst2|adjusted_data[11]~46_combout ;
wire \inst2|adjusted_data[10]~47_combout ;
wire \inst2|adjusted_data[10]~48_combout ;
wire \inst2|adjusted_data[10]~49_combout ;
wire \inst2|adjusted_data[10]~50_combout ;
wire \inst2|adjusted_data[10]~51_combout ;
wire \inst2|adjusted_data[9]~52_combout ;
wire \inst2|adjusted_data[9]~53_combout ;
wire \inst2|adjusted_data[9]~54_combout ;
wire \inst2|adjusted_data[9]~55_combout ;
wire \inst2|adjusted_data[9]~56_combout ;
wire \inst2|adjusted_data[8]~57_combout ;
wire \inst2|adjusted_data[8]~58_combout ;
wire \inst2|adjusted_data[8]~59_combout ;
wire \inst2|adjusted_data[8]~60_combout ;
wire \inst2|adjusted_data[8]~61_combout ;
wire \inst2|adjusted_data[7]~64_combout ;
wire \inst2|adjusted_data[7]~63_combout ;
wire \inst2|adjusted_data[7]~65_combout ;
wire \inst2|adjusted_data[7]~66_combout ;
wire \inst2|adjusted_data[7]~67_combout ;
wire \inst2|Mux13~0_combout ;
wire \inst2|adjusted_data[7]~62_combout ;
wire \inst2|adjusted_data[7]~68_combout ;
wire \inst2|adjusted_data[6]~70_combout ;
wire \inst2|adjusted_data[6]~71_combout ;
wire \inst2|adjusted_data[6]~72_combout ;
wire \inst2|adjusted_data[6]~69_combout ;
wire \inst2|adjusted_data[6]~73_combout ;
wire \inst2|adjusted_data[5]~75_combout ;
wire \inst2|adjusted_data[5]~76_combout ;
wire \inst2|adjusted_data[5]~77_combout ;
wire \inst2|adjusted_data[5]~74_combout ;
wire \inst2|adjusted_data[5]~78_combout ;
wire \inst2|adjusted_data[4]~79_combout ;
wire \inst2|adjusted_data[4]~80_combout ;
wire \inst2|adjusted_data[4]~81_combout ;
wire \inst2|adjusted_data[4]~82_combout ;
wire \inst2|adjusted_data[4]~83_combout ;
wire \inst2|adjusted_data[3]~85_combout ;
wire \inst2|adjusted_data[3]~86_combout ;
wire \inst2|adjusted_data[3]~87_combout ;
wire \inst2|adjusted_data[3]~84_combout ;
wire \inst2|adjusted_data[3]~88_combout ;
wire \inst2|adjusted_data[2]~90_combout ;
wire \inst2|adjusted_data[2]~91_combout ;
wire \inst2|adjusted_data[2]~89_combout ;
wire \inst2|adjusted_data[2]~92_combout ;
wire \inst2|adjusted_data[2]~93_combout ;
wire \inst2|adjusted_data[1]~95_combout ;
wire \inst2|adjusted_data[1]~96_combout ;
wire \inst2|adjusted_data[1]~97_combout ;
wire \inst2|adjusted_data[1]~94_combout ;
wire \inst2|adjusted_data[1]~98_combout ;
wire \inst2|adjusted_data[0]~100_combout ;
wire \inst2|adjusted_data[0]~101_combout ;
wire \inst2|adjusted_data[0]~102_combout ;
wire \inst2|adjusted_data[0]~99_combout ;
wire \inst2|adjusted_data[0]~103_combout ;
wire [31:0] \inst3|altsyncram_component|auto_generated|q_a ;

wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst3|altsyncram_component|auto_generated|q_a [31] = \inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [30] = \inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [29] = \inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [28] = \inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [27] = \inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [26] = \inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [25] = \inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [24] = \inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [23] = \inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [22] = \inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [21] = \inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [20] = \inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [19] = \inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [18] = \inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [17] = \inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [16] = \inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [15] = \inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [14] = \inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [13] = \inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [12] = \inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [11] = \inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [10] = \inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [9] = \inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [8] = \inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [7] = \inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [6] = \inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [5] = \inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [4] = \inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [3] = \inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [2] = \inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [1] = \inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst3|altsyncram_component|auto_generated|q_a [0] = \inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \memout[31]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[31]~output .bus_hold = "false";
defparam \memout[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y25_N2
cycloneive_io_obuf \memout[30]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[30]~output .bus_hold = "false";
defparam \memout[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \memout[29]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[29]~output .bus_hold = "false";
defparam \memout[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cycloneive_io_obuf \memout[28]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[28]~output .bus_hold = "false";
defparam \memout[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N9
cycloneive_io_obuf \memout[27]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[27]~output .bus_hold = "false";
defparam \memout[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \memout[26]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[26]~output .bus_hold = "false";
defparam \memout[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \memout[25]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[25]~output .bus_hold = "false";
defparam \memout[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \memout[24]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[24]~output .bus_hold = "false";
defparam \memout[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \memout[23]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[23]~output .bus_hold = "false";
defparam \memout[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \memout[22]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[22]~output .bus_hold = "false";
defparam \memout[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \memout[21]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[21]~output .bus_hold = "false";
defparam \memout[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \memout[20]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[20]~output .bus_hold = "false";
defparam \memout[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \memout[19]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[19]~output .bus_hold = "false";
defparam \memout[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cycloneive_io_obuf \memout[18]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[18]~output .bus_hold = "false";
defparam \memout[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \memout[17]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[17]~output .bus_hold = "false";
defparam \memout[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \memout[16]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[16]~output .bus_hold = "false";
defparam \memout[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N2
cycloneive_io_obuf \memout[15]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[15]~output .bus_hold = "false";
defparam \memout[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \memout[14]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[14]~output .bus_hold = "false";
defparam \memout[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N23
cycloneive_io_obuf \memout[13]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[13]~output .bus_hold = "false";
defparam \memout[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N2
cycloneive_io_obuf \memout[12]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[12]~output .bus_hold = "false";
defparam \memout[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \memout[11]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[11]~output .bus_hold = "false";
defparam \memout[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \memout[10]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[10]~output .bus_hold = "false";
defparam \memout[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \memout[9]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[9]~output .bus_hold = "false";
defparam \memout[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \memout[8]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[8]~output .bus_hold = "false";
defparam \memout[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y34_N23
cycloneive_io_obuf \memout[7]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[7]~output .bus_hold = "false";
defparam \memout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \memout[6]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[6]~output .bus_hold = "false";
defparam \memout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \memout[5]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[5]~output .bus_hold = "false";
defparam \memout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N16
cycloneive_io_obuf \memout[4]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[4]~output .bus_hold = "false";
defparam \memout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \memout[3]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[3]~output .bus_hold = "false";
defparam \memout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \memout[2]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[2]~output .bus_hold = "false";
defparam \memout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y16_N9
cycloneive_io_obuf \memout[1]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[1]~output .bus_hold = "false";
defparam \memout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \memout[0]~output (
	.i(\inst3|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \memout[0]~output .bus_hold = "false";
defparam \memout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \outout[31]~output (
	.i(\inst2|adjusted_data[31]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[31]~output .bus_hold = "false";
defparam \outout[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \outout[30]~output (
	.i(\inst2|adjusted_data[30]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[30]~output .bus_hold = "false";
defparam \outout[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \outout[29]~output (
	.i(\inst2|adjusted_data[29]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[29]~output .bus_hold = "false";
defparam \outout[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \outout[28]~output (
	.i(\inst2|adjusted_data[28]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[28]~output .bus_hold = "false";
defparam \outout[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \outout[27]~output (
	.i(\inst2|adjusted_data[27]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[27]~output .bus_hold = "false";
defparam \outout[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cycloneive_io_obuf \outout[26]~output (
	.i(\inst2|adjusted_data[26]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[26]~output .bus_hold = "false";
defparam \outout[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \outout[25]~output (
	.i(\inst2|adjusted_data[25]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[25]~output .bus_hold = "false";
defparam \outout[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \outout[24]~output (
	.i(\inst2|adjusted_data[24]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[24]~output .bus_hold = "false";
defparam \outout[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \outout[23]~output (
	.i(\inst2|adjusted_data[23]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[23]~output .bus_hold = "false";
defparam \outout[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \outout[22]~output (
	.i(\inst2|adjusted_data[22]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[22]~output .bus_hold = "false";
defparam \outout[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \outout[21]~output (
	.i(\inst2|adjusted_data[21]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[21]~output .bus_hold = "false";
defparam \outout[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \outout[20]~output (
	.i(\inst2|adjusted_data[20]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[20]~output .bus_hold = "false";
defparam \outout[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \outout[19]~output (
	.i(\inst2|adjusted_data[19]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[19]~output .bus_hold = "false";
defparam \outout[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \outout[18]~output (
	.i(\inst2|adjusted_data[18]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[18]~output .bus_hold = "false";
defparam \outout[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \outout[17]~output (
	.i(\inst2|adjusted_data[17]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[17]~output .bus_hold = "false";
defparam \outout[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \outout[16]~output (
	.i(\inst2|adjusted_data[16]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[16]~output .bus_hold = "false";
defparam \outout[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \outout[15]~output (
	.i(\inst2|adjusted_data[15]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[15]~output .bus_hold = "false";
defparam \outout[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \outout[14]~output (
	.i(\inst2|adjusted_data[14]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[14]~output .bus_hold = "false";
defparam \outout[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \outout[13]~output (
	.i(\inst2|adjusted_data[13]~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[13]~output .bus_hold = "false";
defparam \outout[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \outout[12]~output (
	.i(\inst2|adjusted_data[12]~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[12]~output .bus_hold = "false";
defparam \outout[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \outout[11]~output (
	.i(\inst2|adjusted_data[11]~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[11]~output .bus_hold = "false";
defparam \outout[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \outout[10]~output (
	.i(\inst2|adjusted_data[10]~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[10]~output .bus_hold = "false";
defparam \outout[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \outout[9]~output (
	.i(\inst2|adjusted_data[9]~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[9]~output .bus_hold = "false";
defparam \outout[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \outout[8]~output (
	.i(\inst2|adjusted_data[8]~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[8]~output .bus_hold = "false";
defparam \outout[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cycloneive_io_obuf \outout[7]~output (
	.i(\inst2|adjusted_data[7]~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[7]~output .bus_hold = "false";
defparam \outout[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \outout[6]~output (
	.i(\inst2|adjusted_data[6]~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[6]~output .bus_hold = "false";
defparam \outout[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \outout[5]~output (
	.i(\inst2|adjusted_data[5]~78_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[5]~output .bus_hold = "false";
defparam \outout[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N2
cycloneive_io_obuf \outout[4]~output (
	.i(\inst2|adjusted_data[4]~83_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[4]~output .bus_hold = "false";
defparam \outout[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \outout[3]~output (
	.i(\inst2|adjusted_data[3]~88_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[3]~output .bus_hold = "false";
defparam \outout[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cycloneive_io_obuf \outout[2]~output (
	.i(\inst2|adjusted_data[2]~93_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[2]~output .bus_hold = "false";
defparam \outout[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \outout[1]~output (
	.i(\inst2|adjusted_data[1]~98_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[1]~output .bus_hold = "false";
defparam \outout[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \outout[0]~output (
	.i(\inst2|adjusted_data[0]~103_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\outout[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \outout[0]~output .bus_hold = "false";
defparam \outout[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \rw~input (
	.i(rw),
	.ibar(gnd),
	.o(\rw~input_o ));
// synopsys translate_off
defparam \rw~input .bus_hold = "false";
defparam \rw~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N22
cycloneive_io_ibuf \ena_mem~input (
	.i(ena_mem),
	.ibar(gnd),
	.o(\ena_mem~input_o ));
// synopsys translate_off
defparam \ena_mem~input .bus_hold = "false";
defparam \ena_mem~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneive_lcell_comb inst10(
// Equation(s):
// \inst10~combout  = (\rw~input_o  & \ena_mem~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rw~input_o ),
	.datad(\ena_mem~input_o ),
	.cin(gnd),
	.combout(\inst10~combout ),
	.cout());
// synopsys translate_off
defparam inst10.lut_mask = 16'hF000;
defparam inst10.sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \rawdata[7]~input (
	.i(rawdata[7]),
	.ibar(gnd),
	.o(\rawdata[7]~input_o ));
// synopsys translate_off
defparam \rawdata[7]~input .bus_hold = "false";
defparam \rawdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N8
cycloneive_io_ibuf \rawdata[31]~input (
	.i(rawdata[31]),
	.ibar(gnd),
	.o(\rawdata[31]~input_o ));
// synopsys translate_off
defparam \rawdata[31]~input .bus_hold = "false";
defparam \rawdata[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \rawdata[15]~input (
	.i(rawdata[15]),
	.ibar(gnd),
	.o(\rawdata[15]~input_o ));
// synopsys translate_off
defparam \rawdata[15]~input .bus_hold = "false";
defparam \rawdata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N1
cycloneive_io_ibuf \access_size[0]~input (
	.i(access_size[0]),
	.ibar(gnd),
	.o(\access_size[0]~input_o ));
// synopsys translate_off
defparam \access_size[0]~input .bus_hold = "false";
defparam \access_size[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N8
cycloneive_io_ibuf \access_size[1]~input (
	.i(access_size[1]),
	.ibar(gnd),
	.o(\access_size[1]~input_o ));
// synopsys translate_off
defparam \access_size[1]~input .bus_hold = "false";
defparam \access_size[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N24
cycloneive_lcell_comb \inst|Mux21~0 (
// Equation(s):
// \inst|Mux21~0_combout  = (\access_size[1]~input_o  & ((\access_size[0]~input_o  & (\rawdata[31]~input_o )) # (!\access_size[0]~input_o  & ((\rawdata[15]~input_o )))))

	.dataa(\rawdata[31]~input_o ),
	.datab(\rawdata[15]~input_o ),
	.datac(\access_size[0]~input_o ),
	.datad(\access_size[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux21~0 .lut_mask = 16'hAC00;
defparam \inst|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N15
cycloneive_io_ibuf \rawaddress[0]~input (
	.i(rawaddress[0]),
	.ibar(gnd),
	.o(\rawaddress[0]~input_o ));
// synopsys translate_off
defparam \rawaddress[0]~input .bus_hold = "false";
defparam \rawaddress[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N8
cycloneive_io_ibuf \rawaddress[1]~input (
	.i(rawaddress[1]),
	.ibar(gnd),
	.o(\rawaddress[1]~input_o ));
// synopsys translate_off
defparam \rawaddress[1]~input .bus_hold = "false";
defparam \rawaddress[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cycloneive_lcell_comb \inst|Mux21~1 (
// Equation(s):
// \inst|Mux21~1_combout  = (\access_size[1]~input_o  & ((\rawaddress[0]~input_o ) # (\access_size[0]~input_o  $ (!\rawaddress[1]~input_o ))))

	.dataa(\rawaddress[0]~input_o ),
	.datab(\access_size[0]~input_o ),
	.datac(\rawaddress[1]~input_o ),
	.datad(\access_size[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux21~1 .lut_mask = 16'hEB00;
defparam \inst|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cycloneive_lcell_comb \inst|Mux21~2 (
// Equation(s):
// \inst|Mux21~2_combout  = (\rw~input_o ) # ((\inst|Mux21~1_combout ) # ((!\access_size[1]~input_o  & !\access_size[0]~input_o )))

	.dataa(\rw~input_o ),
	.datab(\access_size[1]~input_o ),
	.datac(\access_size[0]~input_o ),
	.datad(\inst|Mux21~1_combout ),
	.cin(gnd),
	.combout(\inst|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux21~2 .lut_mask = 16'hFFAB;
defparam \inst|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N2
cycloneive_lcell_comb \inst|Mux21~3 (
// Equation(s):
// \inst|Mux21~3_combout  = (!\inst|Mux21~2_combout  & ((\inst|Mux21~0_combout ) # ((\rawdata[7]~input_o  & !\access_size[1]~input_o ))))

	.dataa(\rawdata[7]~input_o ),
	.datab(\inst|Mux21~0_combout ),
	.datac(\access_size[1]~input_o ),
	.datad(\inst|Mux21~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux21~3 .lut_mask = 16'h00CE;
defparam \inst|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N22
cycloneive_io_ibuf \rawaddress[2]~input (
	.i(rawaddress[2]),
	.ibar(gnd),
	.o(\rawaddress[2]~input_o ));
// synopsys translate_off
defparam \rawaddress[2]~input .bus_hold = "false";
defparam \rawaddress[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N15
cycloneive_io_ibuf \rawaddress[3]~input (
	.i(rawaddress[3]),
	.ibar(gnd),
	.o(\rawaddress[3]~input_o ));
// synopsys translate_off
defparam \rawaddress[3]~input .bus_hold = "false";
defparam \rawaddress[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N15
cycloneive_io_ibuf \rawaddress[4]~input (
	.i(rawaddress[4]),
	.ibar(gnd),
	.o(\rawaddress[4]~input_o ));
// synopsys translate_off
defparam \rawaddress[4]~input .bus_hold = "false";
defparam \rawaddress[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N22
cycloneive_io_ibuf \rawaddress[5]~input (
	.i(rawaddress[5]),
	.ibar(gnd),
	.o(\rawaddress[5]~input_o ));
// synopsys translate_off
defparam \rawaddress[5]~input .bus_hold = "false";
defparam \rawaddress[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N1
cycloneive_io_ibuf \rawaddress[6]~input (
	.i(rawaddress[6]),
	.ibar(gnd),
	.o(\rawaddress[6]~input_o ));
// synopsys translate_off
defparam \rawaddress[6]~input .bus_hold = "false";
defparam \rawaddress[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
cycloneive_io_ibuf \rawaddress[7]~input (
	.i(rawaddress[7]),
	.ibar(gnd),
	.o(\rawaddress[7]~input_o ));
// synopsys translate_off
defparam \rawaddress[7]~input .bus_hold = "false";
defparam \rawaddress[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N15
cycloneive_io_ibuf \rawaddress[8]~input (
	.i(rawaddress[8]),
	.ibar(gnd),
	.o(\rawaddress[8]~input_o ));
// synopsys translate_off
defparam \rawaddress[8]~input .bus_hold = "false";
defparam \rawaddress[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N15
cycloneive_io_ibuf \rawaddress[9]~input (
	.i(rawaddress[9]),
	.ibar(gnd),
	.o(\rawaddress[9]~input_o ));
// synopsys translate_off
defparam \rawaddress[9]~input .bus_hold = "false";
defparam \rawaddress[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N1
cycloneive_io_ibuf \rawaddress[10]~input (
	.i(rawaddress[10]),
	.ibar(gnd),
	.o(\rawaddress[10]~input_o ));
// synopsys translate_off
defparam \rawaddress[10]~input .bus_hold = "false";
defparam \rawaddress[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y34_N15
cycloneive_io_ibuf \rawaddress[11]~input (
	.i(rawaddress[11]),
	.ibar(gnd),
	.o(\rawaddress[11]~input_o ));
// synopsys translate_off
defparam \rawaddress[11]~input .bus_hold = "false";
defparam \rawaddress[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cycloneive_io_ibuf \rawaddress[12]~input (
	.i(rawaddress[12]),
	.ibar(gnd),
	.o(\rawaddress[12]~input_o ));
// synopsys translate_off
defparam \rawaddress[12]~input .bus_hold = "false";
defparam \rawaddress[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
cycloneive_lcell_comb \inst|Mux16~1 (
// Equation(s):
// \inst|Mux16~1_combout  = (\rawaddress[0]~input_o  & (\rawaddress[1]~input_o  & (!\access_size[1]~input_o  & \access_size[0]~input_o ))) # (!\rawaddress[0]~input_o  & (\access_size[1]~input_o  & (\rawaddress[1]~input_o  $ (\access_size[0]~input_o ))))

	.dataa(\rawaddress[0]~input_o ),
	.datab(\rawaddress[1]~input_o ),
	.datac(\access_size[1]~input_o ),
	.datad(\access_size[0]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux16~1 .lut_mask = 16'h1840;
defparam \inst|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y29_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux21~3_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux16~1_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneive_io_ibuf \rawdata[6]~input (
	.i(rawdata[6]),
	.ibar(gnd),
	.o(\rawdata[6]~input_o ));
// synopsys translate_off
defparam \rawdata[6]~input .bus_hold = "false";
defparam \rawdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N22
cycloneive_io_ibuf \rawdata[14]~input (
	.i(rawdata[14]),
	.ibar(gnd),
	.o(\rawdata[14]~input_o ));
// synopsys translate_off
defparam \rawdata[14]~input .bus_hold = "false";
defparam \rawdata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N8
cycloneive_io_ibuf \rawdata[30]~input (
	.i(rawdata[30]),
	.ibar(gnd),
	.o(\rawdata[30]~input_o ));
// synopsys translate_off
defparam \rawdata[30]~input .bus_hold = "false";
defparam \rawdata[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N14
cycloneive_lcell_comb \inst|Mux22~0 (
// Equation(s):
// \inst|Mux22~0_combout  = (\access_size[1]~input_o  & ((\access_size[0]~input_o  & ((\rawdata[30]~input_o ))) # (!\access_size[0]~input_o  & (\rawdata[14]~input_o ))))

	.dataa(\rawdata[14]~input_o ),
	.datab(\access_size[1]~input_o ),
	.datac(\access_size[0]~input_o ),
	.datad(\rawdata[30]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux22~0 .lut_mask = 16'hC808;
defparam \inst|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cycloneive_lcell_comb \inst|Mux22~1 (
// Equation(s):
// \inst|Mux22~1_combout  = (!\inst|Mux21~2_combout  & ((\inst|Mux22~0_combout ) # ((\rawdata[6]~input_o  & !\access_size[1]~input_o ))))

	.dataa(\rawdata[6]~input_o ),
	.datab(\inst|Mux22~0_combout ),
	.datac(\inst|Mux21~2_combout ),
	.datad(\access_size[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux22~1 .lut_mask = 16'h0C0E;
defparam \inst|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux22~1_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux16~1_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N15
cycloneive_io_ibuf \rawdata[5]~input (
	.i(rawdata[5]),
	.ibar(gnd),
	.o(\rawdata[5]~input_o ));
// synopsys translate_off
defparam \rawdata[5]~input .bus_hold = "false";
defparam \rawdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
cycloneive_io_ibuf \rawdata[29]~input (
	.i(rawdata[29]),
	.ibar(gnd),
	.o(\rawdata[29]~input_o ));
// synopsys translate_off
defparam \rawdata[29]~input .bus_hold = "false";
defparam \rawdata[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y15_N8
cycloneive_io_ibuf \rawdata[13]~input (
	.i(rawdata[13]),
	.ibar(gnd),
	.o(\rawdata[13]~input_o ));
// synopsys translate_off
defparam \rawdata[13]~input .bus_hold = "false";
defparam \rawdata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneive_lcell_comb \inst|Mux23~0 (
// Equation(s):
// \inst|Mux23~0_combout  = (\access_size[1]~input_o  & ((\access_size[0]~input_o  & (\rawdata[29]~input_o )) # (!\access_size[0]~input_o  & ((\rawdata[13]~input_o )))))

	.dataa(\rawdata[29]~input_o ),
	.datab(\rawdata[13]~input_o ),
	.datac(\access_size[1]~input_o ),
	.datad(\access_size[0]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux23~0 .lut_mask = 16'hA0C0;
defparam \inst|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneive_lcell_comb \inst|Mux23~1 (
// Equation(s):
// \inst|Mux23~1_combout  = (!\inst|Mux21~2_combout  & ((\inst|Mux23~0_combout ) # ((!\access_size[1]~input_o  & \rawdata[5]~input_o ))))

	.dataa(\access_size[1]~input_o ),
	.datab(\inst|Mux21~2_combout ),
	.datac(\rawdata[5]~input_o ),
	.datad(\inst|Mux23~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux23~1 .lut_mask = 16'h3310;
defparam \inst|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux23~1_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux16~1_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N8
cycloneive_io_ibuf \rawdata[28]~input (
	.i(rawdata[28]),
	.ibar(gnd),
	.o(\rawdata[28]~input_o ));
// synopsys translate_off
defparam \rawdata[28]~input .bus_hold = "false";
defparam \rawdata[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y10_N15
cycloneive_io_ibuf \rawdata[12]~input (
	.i(rawdata[12]),
	.ibar(gnd),
	.o(\rawdata[12]~input_o ));
// synopsys translate_off
defparam \rawdata[12]~input .bus_hold = "false";
defparam \rawdata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneive_lcell_comb \inst|Mux24~0 (
// Equation(s):
// \inst|Mux24~0_combout  = (\access_size[1]~input_o  & ((\access_size[0]~input_o  & (\rawdata[28]~input_o )) # (!\access_size[0]~input_o  & ((\rawdata[12]~input_o )))))

	.dataa(\access_size[0]~input_o ),
	.datab(\rawdata[28]~input_o ),
	.datac(\access_size[1]~input_o ),
	.datad(\rawdata[12]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux24~0 .lut_mask = 16'hD080;
defparam \inst|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y26_N22
cycloneive_io_ibuf \rawdata[4]~input (
	.i(rawdata[4]),
	.ibar(gnd),
	.o(\rawdata[4]~input_o ));
// synopsys translate_off
defparam \rawdata[4]~input .bus_hold = "false";
defparam \rawdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneive_lcell_comb \inst|Mux24~1 (
// Equation(s):
// \inst|Mux24~1_combout  = (!\inst|Mux21~2_combout  & ((\inst|Mux24~0_combout ) # ((!\access_size[1]~input_o  & \rawdata[4]~input_o ))))

	.dataa(\inst|Mux24~0_combout ),
	.datab(\inst|Mux21~2_combout ),
	.datac(\access_size[1]~input_o ),
	.datad(\rawdata[4]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux24~1 .lut_mask = 16'h2322;
defparam \inst|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux24~1_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux16~1_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cycloneive_io_ibuf \rawdata[11]~input (
	.i(rawdata[11]),
	.ibar(gnd),
	.o(\rawdata[11]~input_o ));
// synopsys translate_off
defparam \rawdata[11]~input .bus_hold = "false";
defparam \rawdata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y34_N15
cycloneive_io_ibuf \rawdata[27]~input (
	.i(rawdata[27]),
	.ibar(gnd),
	.o(\rawdata[27]~input_o ));
// synopsys translate_off
defparam \rawdata[27]~input .bus_hold = "false";
defparam \rawdata[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N12
cycloneive_lcell_comb \inst|Mux25~0 (
// Equation(s):
// \inst|Mux25~0_combout  = (\access_size[1]~input_o  & ((\access_size[0]~input_o  & ((\rawdata[27]~input_o ))) # (!\access_size[0]~input_o  & (\rawdata[11]~input_o ))))

	.dataa(\rawdata[11]~input_o ),
	.datab(\rawdata[27]~input_o ),
	.datac(\access_size[0]~input_o ),
	.datad(\access_size[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux25~0 .lut_mask = 16'hCA00;
defparam \inst|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \rawdata[3]~input (
	.i(rawdata[3]),
	.ibar(gnd),
	.o(\rawdata[3]~input_o ));
// synopsys translate_off
defparam \rawdata[3]~input .bus_hold = "false";
defparam \rawdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N6
cycloneive_lcell_comb \inst|Mux25~1 (
// Equation(s):
// \inst|Mux25~1_combout  = (!\inst|Mux21~2_combout  & ((\inst|Mux25~0_combout ) # ((!\access_size[1]~input_o  & \rawdata[3]~input_o ))))

	.dataa(\inst|Mux25~0_combout ),
	.datab(\access_size[1]~input_o ),
	.datac(\rawdata[3]~input_o ),
	.datad(\inst|Mux21~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux25~1 .lut_mask = 16'h00BA;
defparam \inst|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y28_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux25~1_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux16~1_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N8
cycloneive_io_ibuf \rawdata[10]~input (
	.i(rawdata[10]),
	.ibar(gnd),
	.o(\rawdata[10]~input_o ));
// synopsys translate_off
defparam \rawdata[10]~input .bus_hold = "false";
defparam \rawdata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y24_N22
cycloneive_io_ibuf \rawdata[26]~input (
	.i(rawdata[26]),
	.ibar(gnd),
	.o(\rawdata[26]~input_o ));
// synopsys translate_off
defparam \rawdata[26]~input .bus_hold = "false";
defparam \rawdata[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
cycloneive_lcell_comb \inst|Mux26~0 (
// Equation(s):
// \inst|Mux26~0_combout  = (\access_size[1]~input_o  & ((\access_size[0]~input_o  & ((\rawdata[26]~input_o ))) # (!\access_size[0]~input_o  & (\rawdata[10]~input_o ))))

	.dataa(\access_size[0]~input_o ),
	.datab(\access_size[1]~input_o ),
	.datac(\rawdata[10]~input_o ),
	.datad(\rawdata[26]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux26~0 .lut_mask = 16'hC840;
defparam \inst|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \rawdata[2]~input (
	.i(rawdata[2]),
	.ibar(gnd),
	.o(\rawdata[2]~input_o ));
// synopsys translate_off
defparam \rawdata[2]~input .bus_hold = "false";
defparam \rawdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N6
cycloneive_lcell_comb \inst|Mux26~1 (
// Equation(s):
// \inst|Mux26~1_combout  = (!\inst|Mux21~2_combout  & ((\inst|Mux26~0_combout ) # ((!\access_size[1]~input_o  & \rawdata[2]~input_o ))))

	.dataa(\inst|Mux26~0_combout ),
	.datab(\access_size[1]~input_o ),
	.datac(\rawdata[2]~input_o ),
	.datad(\inst|Mux21~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux26~1 .lut_mask = 16'h00BA;
defparam \inst|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux26~1_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux16~1_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N1
cycloneive_io_ibuf \rawdata[9]~input (
	.i(rawdata[9]),
	.ibar(gnd),
	.o(\rawdata[9]~input_o ));
// synopsys translate_off
defparam \rawdata[9]~input .bus_hold = "false";
defparam \rawdata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N22
cycloneive_io_ibuf \rawdata[25]~input (
	.i(rawdata[25]),
	.ibar(gnd),
	.o(\rawdata[25]~input_o ));
// synopsys translate_off
defparam \rawdata[25]~input .bus_hold = "false";
defparam \rawdata[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cycloneive_lcell_comb \inst|Mux27~0 (
// Equation(s):
// \inst|Mux27~0_combout  = (\access_size[1]~input_o  & ((\access_size[0]~input_o  & ((\rawdata[25]~input_o ))) # (!\access_size[0]~input_o  & (\rawdata[9]~input_o ))))

	.dataa(\rawdata[9]~input_o ),
	.datab(\access_size[1]~input_o ),
	.datac(\access_size[0]~input_o ),
	.datad(\rawdata[25]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux27~0 .lut_mask = 16'hC808;
defparam \inst|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \rawdata[1]~input (
	.i(rawdata[1]),
	.ibar(gnd),
	.o(\rawdata[1]~input_o ));
// synopsys translate_off
defparam \rawdata[1]~input .bus_hold = "false";
defparam \rawdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cycloneive_lcell_comb \inst|Mux27~1 (
// Equation(s):
// \inst|Mux27~1_combout  = (!\inst|Mux21~2_combout  & ((\inst|Mux27~0_combout ) # ((!\access_size[1]~input_o  & \rawdata[1]~input_o ))))

	.dataa(\inst|Mux27~0_combout ),
	.datab(\access_size[1]~input_o ),
	.datac(\inst|Mux21~2_combout ),
	.datad(\rawdata[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux27~1 .lut_mask = 16'h0B0A;
defparam \inst|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y28_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux27~1_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux16~1_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N22
cycloneive_io_ibuf \rawdata[0]~input (
	.i(rawdata[0]),
	.ibar(gnd),
	.o(\rawdata[0]~input_o ));
// synopsys translate_off
defparam \rawdata[0]~input .bus_hold = "false";
defparam \rawdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N15
cycloneive_io_ibuf \rawdata[24]~input (
	.i(rawdata[24]),
	.ibar(gnd),
	.o(\rawdata[24]~input_o ));
// synopsys translate_off
defparam \rawdata[24]~input .bus_hold = "false";
defparam \rawdata[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N1
cycloneive_io_ibuf \rawdata[8]~input (
	.i(rawdata[8]),
	.ibar(gnd),
	.o(\rawdata[8]~input_o ));
// synopsys translate_off
defparam \rawdata[8]~input .bus_hold = "false";
defparam \rawdata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N0
cycloneive_lcell_comb \inst|Mux28~0 (
// Equation(s):
// \inst|Mux28~0_combout  = (\access_size[1]~input_o  & ((\access_size[0]~input_o  & (\rawdata[24]~input_o )) # (!\access_size[0]~input_o  & ((\rawdata[8]~input_o )))))

	.dataa(\rawdata[24]~input_o ),
	.datab(\access_size[1]~input_o ),
	.datac(\access_size[0]~input_o ),
	.datad(\rawdata[8]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux28~0 .lut_mask = 16'h8C80;
defparam \inst|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N26
cycloneive_lcell_comb \inst|Mux28~1 (
// Equation(s):
// \inst|Mux28~1_combout  = (!\inst|Mux21~2_combout  & ((\inst|Mux28~0_combout ) # ((!\access_size[1]~input_o  & \rawdata[0]~input_o ))))

	.dataa(\inst|Mux21~2_combout ),
	.datab(\access_size[1]~input_o ),
	.datac(\rawdata[0]~input_o ),
	.datad(\inst|Mux28~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux28~1 .lut_mask = 16'h5510;
defparam \inst|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux28~1_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux16~1_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N16
cycloneive_lcell_comb \inst|Mux0~0 (
// Equation(s):
// \inst|Mux0~0_combout  = (\rawdata[15]~input_o  & !\rawaddress[1]~input_o )

	.dataa(gnd),
	.datab(\rawdata[15]~input_o ),
	.datac(gnd),
	.datad(\rawaddress[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~0 .lut_mask = 16'h00CC;
defparam \inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N20
cycloneive_lcell_comb \inst|Mux16~2 (
// Equation(s):
// \inst|Mux16~2_combout  = (!\access_size[0]~input_o  & \access_size[1]~input_o )

	.dataa(gnd),
	.datab(\access_size[0]~input_o ),
	.datac(\access_size[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux16~2 .lut_mask = 16'h3030;
defparam \inst|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N8
cycloneive_io_ibuf \rawdata[23]~input (
	.i(rawdata[23]),
	.ibar(gnd),
	.o(\rawdata[23]~input_o ));
// synopsys translate_off
defparam \rawdata[23]~input .bus_hold = "false";
defparam \rawdata[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N4
cycloneive_lcell_comb \inst|Mux29~2 (
// Equation(s):
// \inst|Mux29~2_combout  = (\rawdata[23]~input_o  & (!\rw~input_o  & (!\rawaddress[0]~input_o  & !\rawaddress[1]~input_o )))

	.dataa(\rawdata[23]~input_o ),
	.datab(\rw~input_o ),
	.datac(\rawaddress[0]~input_o ),
	.datad(\rawaddress[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux29~2 .lut_mask = 16'h0002;
defparam \inst|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N22
cycloneive_lcell_comb \inst|Mux29~3 (
// Equation(s):
// \inst|Mux29~3_combout  = (\access_size[1]~input_o  & ((\rawaddress[0]~input_o ) # (\access_size[0]~input_o )))

	.dataa(\rawaddress[0]~input_o ),
	.datab(\access_size[1]~input_o ),
	.datac(\access_size[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux29~3 .lut_mask = 16'hC8C8;
defparam \inst|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N2
cycloneive_lcell_comb \inst|Mux21~4 (
// Equation(s):
// \inst|Mux21~4_combout  = (\rawdata[7]~input_o  & (!\rw~input_o  & \access_size[0]~input_o ))

	.dataa(gnd),
	.datab(\rawdata[7]~input_o ),
	.datac(\rw~input_o ),
	.datad(\access_size[0]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux21~4 .lut_mask = 16'h0C00;
defparam \inst|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N30
cycloneive_lcell_comb \inst|Mux29~4 (
// Equation(s):
// \inst|Mux29~4_combout  = (\inst|Mux16~2_combout  & (((\inst|Mux29~3_combout )))) # (!\inst|Mux16~2_combout  & ((\inst|Mux29~3_combout  & (\inst|Mux29~2_combout )) # (!\inst|Mux29~3_combout  & ((\inst|Mux21~4_combout )))))

	.dataa(\inst|Mux16~2_combout ),
	.datab(\inst|Mux29~2_combout ),
	.datac(\inst|Mux29~3_combout ),
	.datad(\inst|Mux21~4_combout ),
	.cin(gnd),
	.combout(\inst|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux29~4 .lut_mask = 16'hE5E0;
defparam \inst|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cycloneive_lcell_comb \inst2|adjusted_data[15]~21 (
// Equation(s):
// \inst2|adjusted_data[15]~21_combout  = (!\access_size[0]~input_o  & (\access_size[1]~input_o  & ((\rawaddress[0]~input_o ) # (\rawaddress[1]~input_o ))))

	.dataa(\rawaddress[0]~input_o ),
	.datab(\access_size[0]~input_o ),
	.datac(\rawaddress[1]~input_o ),
	.datad(\access_size[1]~input_o ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[15]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[15]~21 .lut_mask = 16'h3200;
defparam \inst2|adjusted_data[15]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N24
cycloneive_lcell_comb \inst|Mux29~5 (
// Equation(s):
// \inst|Mux29~5_combout  = (\inst|Mux29~4_combout  & (((\inst|Mux0~0_combout ) # (!\inst2|adjusted_data[15]~21_combout )))) # (!\inst|Mux29~4_combout  & (\rawdata[7]~input_o  & ((\inst2|adjusted_data[15]~21_combout ))))

	.dataa(\rawdata[7]~input_o ),
	.datab(\inst|Mux0~0_combout ),
	.datac(\inst|Mux29~4_combout ),
	.datad(\inst2|adjusted_data[15]~21_combout ),
	.cin(gnd),
	.combout(\inst|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux29~5 .lut_mask = 16'hCAF0;
defparam \inst|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N2
cycloneive_lcell_comb \inst|Mux29~6 (
// Equation(s):
// \inst|Mux29~6_combout  = (\inst|Mux29~5_combout  & ((\access_size[0]~input_o ) # ((!\access_size[1]~input_o ) # (!\rw~input_o ))))

	.dataa(\inst|Mux29~5_combout ),
	.datab(\access_size[0]~input_o ),
	.datac(\rw~input_o ),
	.datad(\access_size[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux29~6 .lut_mask = 16'h8AAA;
defparam \inst|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneive_lcell_comb \inst|Mux17~0 (
// Equation(s):
// \inst|Mux17~0_combout  = (\access_size[0]~input_o  & (!\rawaddress[0]~input_o  & (\access_size[1]~input_o  $ (\rawaddress[1]~input_o )))) # (!\access_size[0]~input_o  & (\access_size[1]~input_o  & (\rawaddress[1]~input_o  $ (\rawaddress[0]~input_o ))))

	.dataa(\access_size[1]~input_o ),
	.datab(\access_size[0]~input_o ),
	.datac(\rawaddress[1]~input_o ),
	.datad(\rawaddress[0]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux17~0 .lut_mask = 16'h0268;
defparam \inst|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y25_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux29~6_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux17~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cycloneive_lcell_comb \inst|Mux1~0 (
// Equation(s):
// \inst|Mux1~0_combout  = (\rawdata[14]~input_o  & !\rawaddress[1]~input_o )

	.dataa(\rawdata[14]~input_o ),
	.datab(gnd),
	.datac(\rawaddress[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~0 .lut_mask = 16'h0A0A;
defparam \inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N15
cycloneive_io_ibuf \rawdata[22]~input (
	.i(rawdata[22]),
	.ibar(gnd),
	.o(\rawdata[22]~input_o ));
// synopsys translate_off
defparam \rawdata[22]~input .bus_hold = "false";
defparam \rawdata[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cycloneive_lcell_comb \inst|Mux30~2 (
// Equation(s):
// \inst|Mux30~2_combout  = (!\rawaddress[0]~input_o  & (!\rw~input_o  & (!\rawaddress[1]~input_o  & \rawdata[22]~input_o )))

	.dataa(\rawaddress[0]~input_o ),
	.datab(\rw~input_o ),
	.datac(\rawaddress[1]~input_o ),
	.datad(\rawdata[22]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux30~2 .lut_mask = 16'h0100;
defparam \inst|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cycloneive_lcell_comb \inst|Mux22~2 (
// Equation(s):
// \inst|Mux22~2_combout  = (\rawdata[6]~input_o  & (\access_size[0]~input_o  & !\rw~input_o ))

	.dataa(\rawdata[6]~input_o ),
	.datab(\access_size[0]~input_o ),
	.datac(\rw~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux22~2 .lut_mask = 16'h0808;
defparam \inst|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cycloneive_lcell_comb \inst|Mux30~3 (
// Equation(s):
// \inst|Mux30~3_combout  = (\inst|Mux16~2_combout  & (((\inst|Mux29~3_combout )))) # (!\inst|Mux16~2_combout  & ((\inst|Mux29~3_combout  & (\inst|Mux30~2_combout )) # (!\inst|Mux29~3_combout  & ((\inst|Mux22~2_combout )))))

	.dataa(\inst|Mux30~2_combout ),
	.datab(\inst|Mux16~2_combout ),
	.datac(\inst|Mux29~3_combout ),
	.datad(\inst|Mux22~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux30~3 .lut_mask = 16'hE3E0;
defparam \inst|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N8
cycloneive_lcell_comb \inst|Mux30~4 (
// Equation(s):
// \inst|Mux30~4_combout  = (\inst2|adjusted_data[15]~21_combout  & ((\inst|Mux30~3_combout  & ((\inst|Mux1~0_combout ))) # (!\inst|Mux30~3_combout  & (\rawdata[6]~input_o )))) # (!\inst2|adjusted_data[15]~21_combout  & (((\inst|Mux30~3_combout ))))

	.dataa(\rawdata[6]~input_o ),
	.datab(\inst|Mux1~0_combout ),
	.datac(\inst2|adjusted_data[15]~21_combout ),
	.datad(\inst|Mux30~3_combout ),
	.cin(gnd),
	.combout(\inst|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux30~4 .lut_mask = 16'hCFA0;
defparam \inst|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N4
cycloneive_lcell_comb \inst|Mux30~5 (
// Equation(s):
// \inst|Mux30~5_combout  = (\inst|Mux30~4_combout  & ((\access_size[0]~input_o ) # ((!\access_size[1]~input_o ) # (!\rw~input_o ))))

	.dataa(\inst|Mux30~4_combout ),
	.datab(\access_size[0]~input_o ),
	.datac(\rw~input_o ),
	.datad(\access_size[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux30~5 .lut_mask = 16'h8AAA;
defparam \inst|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y27_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux30~5_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux17~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneive_lcell_comb \inst|Mux2~0 (
// Equation(s):
// \inst|Mux2~0_combout  = (!\rawaddress[1]~input_o  & \rawdata[13]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rawaddress[1]~input_o ),
	.datad(\rawdata[13]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~0 .lut_mask = 16'h0F00;
defparam \inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N22
cycloneive_io_ibuf \rawdata[21]~input (
	.i(rawdata[21]),
	.ibar(gnd),
	.o(\rawdata[21]~input_o ));
// synopsys translate_off
defparam \rawdata[21]~input .bus_hold = "false";
defparam \rawdata[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneive_lcell_comb \inst|Mux31~2 (
// Equation(s):
// \inst|Mux31~2_combout  = (!\rawaddress[0]~input_o  & (!\rawaddress[1]~input_o  & (!\rw~input_o  & \rawdata[21]~input_o )))

	.dataa(\rawaddress[0]~input_o ),
	.datab(\rawaddress[1]~input_o ),
	.datac(\rw~input_o ),
	.datad(\rawdata[21]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux31~2 .lut_mask = 16'h0100;
defparam \inst|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneive_lcell_comb \inst|Mux23~2 (
// Equation(s):
// \inst|Mux23~2_combout  = (\access_size[0]~input_o  & (\rawdata[5]~input_o  & !\rw~input_o ))

	.dataa(\access_size[0]~input_o ),
	.datab(\rawdata[5]~input_o ),
	.datac(\rw~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux23~2 .lut_mask = 16'h0808;
defparam \inst|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneive_lcell_comb \inst|Mux31~3 (
// Equation(s):
// \inst|Mux31~3_combout  = (\inst|Mux29~3_combout  & ((\inst|Mux31~2_combout ) # ((\inst|Mux16~2_combout )))) # (!\inst|Mux29~3_combout  & (((!\inst|Mux16~2_combout  & \inst|Mux23~2_combout ))))

	.dataa(\inst|Mux31~2_combout ),
	.datab(\inst|Mux29~3_combout ),
	.datac(\inst|Mux16~2_combout ),
	.datad(\inst|Mux23~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux31~3 .lut_mask = 16'hCBC8;
defparam \inst|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneive_lcell_comb \inst|Mux31~4 (
// Equation(s):
// \inst|Mux31~4_combout  = (\inst2|adjusted_data[15]~21_combout  & ((\inst|Mux31~3_combout  & ((\inst|Mux2~0_combout ))) # (!\inst|Mux31~3_combout  & (\rawdata[5]~input_o )))) # (!\inst2|adjusted_data[15]~21_combout  & (((\inst|Mux31~3_combout ))))

	.dataa(\rawdata[5]~input_o ),
	.datab(\inst|Mux2~0_combout ),
	.datac(\inst2|adjusted_data[15]~21_combout ),
	.datad(\inst|Mux31~3_combout ),
	.cin(gnd),
	.combout(\inst|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux31~4 .lut_mask = 16'hCFA0;
defparam \inst|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneive_lcell_comb \inst|Mux31~5 (
// Equation(s):
// \inst|Mux31~5_combout  = (\inst|Mux31~4_combout  & ((\access_size[0]~input_o ) # ((!\access_size[1]~input_o ) # (!\rw~input_o ))))

	.dataa(\access_size[0]~input_o ),
	.datab(\rw~input_o ),
	.datac(\access_size[1]~input_o ),
	.datad(\inst|Mux31~4_combout ),
	.cin(gnd),
	.combout(\inst|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux31~5 .lut_mask = 16'hBF00;
defparam \inst|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux31~5_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux17~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneive_lcell_comb \inst|Mux3~0 (
// Equation(s):
// \inst|Mux3~0_combout  = (!\rawaddress[1]~input_o  & \rawdata[12]~input_o )

	.dataa(gnd),
	.datab(\rawaddress[1]~input_o ),
	.datac(\rawdata[12]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~0 .lut_mask = 16'h3030;
defparam \inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N15
cycloneive_io_ibuf \rawdata[20]~input (
	.i(rawdata[20]),
	.ibar(gnd),
	.o(\rawdata[20]~input_o ));
// synopsys translate_off
defparam \rawdata[20]~input .bus_hold = "false";
defparam \rawdata[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneive_lcell_comb \inst|Mux32~2 (
// Equation(s):
// \inst|Mux32~2_combout  = (!\rawaddress[0]~input_o  & (!\rawaddress[1]~input_o  & (!\rw~input_o  & \rawdata[20]~input_o )))

	.dataa(\rawaddress[0]~input_o ),
	.datab(\rawaddress[1]~input_o ),
	.datac(\rw~input_o ),
	.datad(\rawdata[20]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux32~2 .lut_mask = 16'h0100;
defparam \inst|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneive_lcell_comb \inst|Mux24~2 (
// Equation(s):
// \inst|Mux24~2_combout  = (\access_size[0]~input_o  & (!\rw~input_o  & \rawdata[4]~input_o ))

	.dataa(\access_size[0]~input_o ),
	.datab(gnd),
	.datac(\rw~input_o ),
	.datad(\rawdata[4]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux24~2 .lut_mask = 16'h0A00;
defparam \inst|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneive_lcell_comb \inst|Mux32~3 (
// Equation(s):
// \inst|Mux32~3_combout  = (\inst|Mux16~2_combout  & (\inst|Mux29~3_combout )) # (!\inst|Mux16~2_combout  & ((\inst|Mux29~3_combout  & (\inst|Mux32~2_combout )) # (!\inst|Mux29~3_combout  & ((\inst|Mux24~2_combout )))))

	.dataa(\inst|Mux16~2_combout ),
	.datab(\inst|Mux29~3_combout ),
	.datac(\inst|Mux32~2_combout ),
	.datad(\inst|Mux24~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux32~3 .lut_mask = 16'hD9C8;
defparam \inst|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneive_lcell_comb \inst|Mux32~4 (
// Equation(s):
// \inst|Mux32~4_combout  = (\inst2|adjusted_data[15]~21_combout  & ((\inst|Mux32~3_combout  & (\inst|Mux3~0_combout )) # (!\inst|Mux32~3_combout  & ((\rawdata[4]~input_o ))))) # (!\inst2|adjusted_data[15]~21_combout  & (((\inst|Mux32~3_combout ))))

	.dataa(\inst|Mux3~0_combout ),
	.datab(\inst2|adjusted_data[15]~21_combout ),
	.datac(\inst|Mux32~3_combout ),
	.datad(\rawdata[4]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux32~4 .lut_mask = 16'hBCB0;
defparam \inst|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneive_lcell_comb \inst|Mux32~5 (
// Equation(s):
// \inst|Mux32~5_combout  = (\inst|Mux32~4_combout  & (((\access_size[0]~input_o ) # (!\rw~input_o )) # (!\access_size[1]~input_o )))

	.dataa(\access_size[1]~input_o ),
	.datab(\rw~input_o ),
	.datac(\inst|Mux32~4_combout ),
	.datad(\access_size[0]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux32~5 .lut_mask = 16'hF070;
defparam \inst|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux32~5_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux17~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N26
cycloneive_lcell_comb \inst|Mux4~0 (
// Equation(s):
// \inst|Mux4~0_combout  = (\rawdata[11]~input_o  & !\rawaddress[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rawdata[11]~input_o ),
	.datad(\rawaddress[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~0 .lut_mask = 16'h00F0;
defparam \inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N22
cycloneive_io_ibuf \rawdata[19]~input (
	.i(rawdata[19]),
	.ibar(gnd),
	.o(\rawdata[19]~input_o ));
// synopsys translate_off
defparam \rawdata[19]~input .bus_hold = "false";
defparam \rawdata[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N22
cycloneive_lcell_comb \inst|Mux33~2 (
// Equation(s):
// \inst|Mux33~2_combout  = (!\rawaddress[0]~input_o  & (\rawdata[19]~input_o  & (!\rw~input_o  & !\rawaddress[1]~input_o )))

	.dataa(\rawaddress[0]~input_o ),
	.datab(\rawdata[19]~input_o ),
	.datac(\rw~input_o ),
	.datad(\rawaddress[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux33~2 .lut_mask = 16'h0004;
defparam \inst|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N20
cycloneive_lcell_comb \inst|Mux25~2 (
// Equation(s):
// \inst|Mux25~2_combout  = (\rawdata[3]~input_o  & (!\rw~input_o  & \access_size[0]~input_o ))

	.dataa(gnd),
	.datab(\rawdata[3]~input_o ),
	.datac(\rw~input_o ),
	.datad(\access_size[0]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux25~2 .lut_mask = 16'h0C00;
defparam \inst|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N8
cycloneive_lcell_comb \inst|Mux33~3 (
// Equation(s):
// \inst|Mux33~3_combout  = (\inst|Mux16~2_combout  & (\inst|Mux29~3_combout )) # (!\inst|Mux16~2_combout  & ((\inst|Mux29~3_combout  & (\inst|Mux33~2_combout )) # (!\inst|Mux29~3_combout  & ((\inst|Mux25~2_combout )))))

	.dataa(\inst|Mux16~2_combout ),
	.datab(\inst|Mux29~3_combout ),
	.datac(\inst|Mux33~2_combout ),
	.datad(\inst|Mux25~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux33~3 .lut_mask = 16'hD9C8;
defparam \inst|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N10
cycloneive_lcell_comb \inst|Mux33~4 (
// Equation(s):
// \inst|Mux33~4_combout  = (\inst|Mux33~3_combout  & ((\inst|Mux4~0_combout ) # ((!\inst2|adjusted_data[15]~21_combout )))) # (!\inst|Mux33~3_combout  & (((\rawdata[3]~input_o  & \inst2|adjusted_data[15]~21_combout ))))

	.dataa(\inst|Mux4~0_combout ),
	.datab(\rawdata[3]~input_o ),
	.datac(\inst|Mux33~3_combout ),
	.datad(\inst2|adjusted_data[15]~21_combout ),
	.cin(gnd),
	.combout(\inst|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux33~4 .lut_mask = 16'hACF0;
defparam \inst|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N14
cycloneive_lcell_comb \inst|Mux33~5 (
// Equation(s):
// \inst|Mux33~5_combout  = (\inst|Mux33~4_combout  & ((\access_size[0]~input_o ) # ((!\access_size[1]~input_o ) # (!\rw~input_o ))))

	.dataa(\inst|Mux33~4_combout ),
	.datab(\access_size[0]~input_o ),
	.datac(\rw~input_o ),
	.datad(\access_size[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux33~5 .lut_mask = 16'h8AAA;
defparam \inst|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y24_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux33~5_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux17~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N10
cycloneive_lcell_comb \inst|Mux26~2 (
// Equation(s):
// \inst|Mux26~2_combout  = (!\rw~input_o  & (\rawdata[2]~input_o  & \access_size[0]~input_o ))

	.dataa(\rw~input_o ),
	.datab(\rawdata[2]~input_o ),
	.datac(\access_size[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux26~2 .lut_mask = 16'h4040;
defparam \inst|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N8
cycloneive_io_ibuf \rawdata[18]~input (
	.i(rawdata[18]),
	.ibar(gnd),
	.o(\rawdata[18]~input_o ));
// synopsys translate_off
defparam \rawdata[18]~input .bus_hold = "false";
defparam \rawdata[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N28
cycloneive_lcell_comb \inst|Mux34~2 (
// Equation(s):
// \inst|Mux34~2_combout  = (!\rw~input_o  & (!\rawaddress[1]~input_o  & (!\rawaddress[0]~input_o  & \rawdata[18]~input_o )))

	.dataa(\rw~input_o ),
	.datab(\rawaddress[1]~input_o ),
	.datac(\rawaddress[0]~input_o ),
	.datad(\rawdata[18]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux34~2 .lut_mask = 16'h0100;
defparam \inst|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N30
cycloneive_lcell_comb \inst|Mux34~3 (
// Equation(s):
// \inst|Mux34~3_combout  = (\inst|Mux29~3_combout  & (((\inst|Mux34~2_combout ) # (\inst|Mux16~2_combout )))) # (!\inst|Mux29~3_combout  & (\inst|Mux26~2_combout  & ((!\inst|Mux16~2_combout ))))

	.dataa(\inst|Mux26~2_combout ),
	.datab(\inst|Mux34~2_combout ),
	.datac(\inst|Mux29~3_combout ),
	.datad(\inst|Mux16~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux34~3 .lut_mask = 16'hF0CA;
defparam \inst|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cycloneive_lcell_comb \inst|Mux5~0 (
// Equation(s):
// \inst|Mux5~0_combout  = (!\rawaddress[1]~input_o  & \rawdata[10]~input_o )

	.dataa(gnd),
	.datab(\rawaddress[1]~input_o ),
	.datac(\rawdata[10]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~0 .lut_mask = 16'h3030;
defparam \inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N16
cycloneive_lcell_comb \inst|Mux34~4 (
// Equation(s):
// \inst|Mux34~4_combout  = (\inst|Mux34~3_combout  & (((\inst|Mux5~0_combout ) # (!\inst2|adjusted_data[15]~21_combout )))) # (!\inst|Mux34~3_combout  & (\rawdata[2]~input_o  & (\inst2|adjusted_data[15]~21_combout )))

	.dataa(\inst|Mux34~3_combout ),
	.datab(\rawdata[2]~input_o ),
	.datac(\inst2|adjusted_data[15]~21_combout ),
	.datad(\inst|Mux5~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux34~4 .lut_mask = 16'hEA4A;
defparam \inst|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N24
cycloneive_lcell_comb \inst|Mux34~5 (
// Equation(s):
// \inst|Mux34~5_combout  = (\inst|Mux34~4_combout  & ((\access_size[0]~input_o ) # ((!\access_size[1]~input_o ) # (!\rw~input_o ))))

	.dataa(\inst|Mux34~4_combout ),
	.datab(\access_size[0]~input_o ),
	.datac(\rw~input_o ),
	.datad(\access_size[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux34~5 .lut_mask = 16'h8AAA;
defparam \inst|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux34~5_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux17~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cycloneive_lcell_comb \inst|Mux6~0 (
// Equation(s):
// \inst|Mux6~0_combout  = (\rawdata[9]~input_o  & !\rawaddress[1]~input_o )

	.dataa(\rawdata[9]~input_o ),
	.datab(gnd),
	.datac(\rawaddress[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~0 .lut_mask = 16'h0A0A;
defparam \inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cycloneive_lcell_comb \inst|Mux27~2 (
// Equation(s):
// \inst|Mux27~2_combout  = (\rawdata[1]~input_o  & (!\rw~input_o  & \access_size[0]~input_o ))

	.dataa(\rawdata[1]~input_o ),
	.datab(\rw~input_o ),
	.datac(\access_size[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux27~2 .lut_mask = 16'h2020;
defparam \inst|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N1
cycloneive_io_ibuf \rawdata[17]~input (
	.i(rawdata[17]),
	.ibar(gnd),
	.o(\rawdata[17]~input_o ));
// synopsys translate_off
defparam \rawdata[17]~input .bus_hold = "false";
defparam \rawdata[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cycloneive_lcell_comb \inst|Mux35~2 (
// Equation(s):
// \inst|Mux35~2_combout  = (!\rawaddress[1]~input_o  & (!\rawaddress[0]~input_o  & (!\rw~input_o  & \rawdata[17]~input_o )))

	.dataa(\rawaddress[1]~input_o ),
	.datab(\rawaddress[0]~input_o ),
	.datac(\rw~input_o ),
	.datad(\rawdata[17]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux35~2 .lut_mask = 16'h0100;
defparam \inst|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N6
cycloneive_lcell_comb \inst|Mux35~3 (
// Equation(s):
// \inst|Mux35~3_combout  = (\inst|Mux29~3_combout  & (((\inst|Mux35~2_combout ) # (\inst|Mux16~2_combout )))) # (!\inst|Mux29~3_combout  & (\inst|Mux27~2_combout  & ((!\inst|Mux16~2_combout ))))

	.dataa(\inst|Mux27~2_combout ),
	.datab(\inst|Mux35~2_combout ),
	.datac(\inst|Mux29~3_combout ),
	.datad(\inst|Mux16~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux35~3 .lut_mask = 16'hF0CA;
defparam \inst|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N10
cycloneive_lcell_comb \inst|Mux35~4 (
// Equation(s):
// \inst|Mux35~4_combout  = (\inst2|adjusted_data[15]~21_combout  & ((\inst|Mux35~3_combout  & ((\inst|Mux6~0_combout ))) # (!\inst|Mux35~3_combout  & (\rawdata[1]~input_o )))) # (!\inst2|adjusted_data[15]~21_combout  & (((\inst|Mux35~3_combout ))))

	.dataa(\rawdata[1]~input_o ),
	.datab(\inst|Mux6~0_combout ),
	.datac(\inst2|adjusted_data[15]~21_combout ),
	.datad(\inst|Mux35~3_combout ),
	.cin(gnd),
	.combout(\inst|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux35~4 .lut_mask = 16'hCFA0;
defparam \inst|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N18
cycloneive_lcell_comb \inst|Mux35~5 (
// Equation(s):
// \inst|Mux35~5_combout  = (\inst|Mux35~4_combout  & ((\access_size[0]~input_o ) # ((!\access_size[1]~input_o ) # (!\rw~input_o ))))

	.dataa(\inst|Mux35~4_combout ),
	.datab(\access_size[0]~input_o ),
	.datac(\rw~input_o ),
	.datad(\access_size[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux35~5 .lut_mask = 16'h8AAA;
defparam \inst|Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y17_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux35~5_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux17~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
cycloneive_lcell_comb \inst|Mux28~2 (
// Equation(s):
// \inst|Mux28~2_combout  = (!\rw~input_o  & (\access_size[0]~input_o  & \rawdata[0]~input_o ))

	.dataa(gnd),
	.datab(\rw~input_o ),
	.datac(\access_size[0]~input_o ),
	.datad(\rawdata[0]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux28~2 .lut_mask = 16'h3000;
defparam \inst|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N8
cycloneive_io_ibuf \rawdata[16]~input (
	.i(rawdata[16]),
	.ibar(gnd),
	.o(\rawdata[16]~input_o ));
// synopsys translate_off
defparam \rawdata[16]~input .bus_hold = "false";
defparam \rawdata[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cycloneive_lcell_comb \inst|Mux36~2 (
// Equation(s):
// \inst|Mux36~2_combout  = (!\rawaddress[1]~input_o  & (!\rawaddress[0]~input_o  & (!\rw~input_o  & \rawdata[16]~input_o )))

	.dataa(\rawaddress[1]~input_o ),
	.datab(\rawaddress[0]~input_o ),
	.datac(\rw~input_o ),
	.datad(\rawdata[16]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux36~2 .lut_mask = 16'h0100;
defparam \inst|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N30
cycloneive_lcell_comb \inst|Mux36~3 (
// Equation(s):
// \inst|Mux36~3_combout  = (\inst|Mux16~2_combout  & (((\inst|Mux29~3_combout )))) # (!\inst|Mux16~2_combout  & ((\inst|Mux29~3_combout  & ((\inst|Mux36~2_combout ))) # (!\inst|Mux29~3_combout  & (\inst|Mux28~2_combout ))))

	.dataa(\inst|Mux16~2_combout ),
	.datab(\inst|Mux28~2_combout ),
	.datac(\inst|Mux29~3_combout ),
	.datad(\inst|Mux36~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux36~3 .lut_mask = 16'hF4A4;
defparam \inst|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cycloneive_lcell_comb \inst|Mux7~0 (
// Equation(s):
// \inst|Mux7~0_combout  = (!\rawaddress[1]~input_o  & \rawdata[8]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rawaddress[1]~input_o ),
	.datad(\rawdata[8]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~0 .lut_mask = 16'h0F00;
defparam \inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneive_lcell_comb \inst|Mux36~4 (
// Equation(s):
// \inst|Mux36~4_combout  = (\inst|Mux36~3_combout  & (((\inst|Mux7~0_combout ) # (!\inst2|adjusted_data[15]~21_combout )))) # (!\inst|Mux36~3_combout  & (\rawdata[0]~input_o  & ((\inst2|adjusted_data[15]~21_combout ))))

	.dataa(\inst|Mux36~3_combout ),
	.datab(\rawdata[0]~input_o ),
	.datac(\inst|Mux7~0_combout ),
	.datad(\inst2|adjusted_data[15]~21_combout ),
	.cin(gnd),
	.combout(\inst|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux36~4 .lut_mask = 16'hE4AA;
defparam \inst|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N28
cycloneive_lcell_comb \inst|Mux36~5 (
// Equation(s):
// \inst|Mux36~5_combout  = (\inst|Mux36~4_combout  & ((\access_size[0]~input_o ) # ((!\access_size[1]~input_o ) # (!\rw~input_o ))))

	.dataa(\inst|Mux36~4_combout ),
	.datab(\access_size[0]~input_o ),
	.datac(\rw~input_o ),
	.datad(\access_size[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux36~5 .lut_mask = 16'h8AAA;
defparam \inst|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux36~5_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux17~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N28
cycloneive_lcell_comb \inst|Mux37~2 (
// Equation(s):
// \inst|Mux37~2_combout  = (!\rawaddress[0]~input_o  & (\rawdata[15]~input_o  & (!\rw~input_o  & !\rawaddress[1]~input_o )))

	.dataa(\rawaddress[0]~input_o ),
	.datab(\rawdata[15]~input_o ),
	.datac(\rw~input_o ),
	.datad(\rawaddress[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux37~2 .lut_mask = 16'h0004;
defparam \inst|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N6
cycloneive_lcell_comb \inst|Mux37~3 (
// Equation(s):
// \inst|Mux37~3_combout  = (\inst|Mux16~2_combout  & (((!\inst|Mux29~3_combout )))) # (!\inst|Mux16~2_combout  & ((\inst|Mux29~3_combout  & (\inst|Mux37~2_combout )) # (!\inst|Mux29~3_combout  & ((\inst|Mux21~4_combout )))))

	.dataa(\inst|Mux16~2_combout ),
	.datab(\inst|Mux37~2_combout ),
	.datac(\inst|Mux29~3_combout ),
	.datad(\inst|Mux21~4_combout ),
	.cin(gnd),
	.combout(\inst|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux37~3 .lut_mask = 16'h4F4A;
defparam \inst|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cycloneive_lcell_comb \inst|Mux44~2 (
// Equation(s):
// \inst|Mux44~2_combout  = (!\access_size[0]~input_o  & (\access_size[1]~input_o  & ((!\rawaddress[1]~input_o ) # (!\rawaddress[0]~input_o ))))

	.dataa(\rawaddress[0]~input_o ),
	.datab(\access_size[0]~input_o ),
	.datac(\rawaddress[1]~input_o ),
	.datad(\access_size[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux44~2 .lut_mask = 16'h1300;
defparam \inst|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N0
cycloneive_lcell_comb \inst|Mux37~4 (
// Equation(s):
// \inst|Mux37~4_combout  = (\inst|Mux37~3_combout  & (((\inst|Mux0~0_combout ) # (!\inst|Mux44~2_combout )))) # (!\inst|Mux37~3_combout  & (\rawdata[7]~input_o  & (\inst|Mux44~2_combout )))

	.dataa(\inst|Mux37~3_combout ),
	.datab(\rawdata[7]~input_o ),
	.datac(\inst|Mux44~2_combout ),
	.datad(\inst|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux37~4 .lut_mask = 16'hEA4A;
defparam \inst|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N22
cycloneive_lcell_comb \inst|Mux37~5 (
// Equation(s):
// \inst|Mux37~5_combout  = (\inst|Mux37~4_combout  & ((\access_size[0]~input_o ) # ((!\access_size[1]~input_o ) # (!\rw~input_o ))))

	.dataa(\inst|Mux37~4_combout ),
	.datab(\access_size[0]~input_o ),
	.datac(\rw~input_o ),
	.datad(\access_size[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux37~5 .lut_mask = 16'h8AAA;
defparam \inst|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneive_lcell_comb \inst|Mux18~0 (
// Equation(s):
// \inst|Mux18~0_combout  = (!\rawaddress[1]~input_o  & (\access_size[1]~input_o  $ (((\rawaddress[0]~input_o  & \access_size[0]~input_o )))))

	.dataa(\access_size[1]~input_o ),
	.datab(\rawaddress[1]~input_o ),
	.datac(\rawaddress[0]~input_o ),
	.datad(\access_size[0]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux18~0 .lut_mask = 16'h1222;
defparam \inst|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux37~5_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux18~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cycloneive_lcell_comb \inst|Mux38~2 (
// Equation(s):
// \inst|Mux38~2_combout  = (!\rawaddress[0]~input_o  & (!\rw~input_o  & (!\rawaddress[1]~input_o  & \rawdata[14]~input_o )))

	.dataa(\rawaddress[0]~input_o ),
	.datab(\rw~input_o ),
	.datac(\rawaddress[1]~input_o ),
	.datad(\rawdata[14]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux38~2 .lut_mask = 16'h0100;
defparam \inst|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cycloneive_lcell_comb \inst|Mux38~3 (
// Equation(s):
// \inst|Mux38~3_combout  = (\inst|Mux16~2_combout  & (((!\inst|Mux29~3_combout )))) # (!\inst|Mux16~2_combout  & ((\inst|Mux29~3_combout  & (\inst|Mux38~2_combout )) # (!\inst|Mux29~3_combout  & ((\inst|Mux22~2_combout )))))

	.dataa(\inst|Mux16~2_combout ),
	.datab(\inst|Mux38~2_combout ),
	.datac(\inst|Mux29~3_combout ),
	.datad(\inst|Mux22~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux38~3 .lut_mask = 16'h4F4A;
defparam \inst|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cycloneive_lcell_comb \inst|Mux38~4 (
// Equation(s):
// \inst|Mux38~4_combout  = (\inst|Mux38~3_combout  & (((\inst|Mux1~0_combout ) # (!\inst|Mux44~2_combout )))) # (!\inst|Mux38~3_combout  & (\rawdata[6]~input_o  & (\inst|Mux44~2_combout )))

	.dataa(\rawdata[6]~input_o ),
	.datab(\inst|Mux38~3_combout ),
	.datac(\inst|Mux44~2_combout ),
	.datad(\inst|Mux1~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux38~4 .lut_mask = 16'hEC2C;
defparam \inst|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N16
cycloneive_lcell_comb \inst|Mux38~5 (
// Equation(s):
// \inst|Mux38~5_combout  = (\inst|Mux38~4_combout  & ((\access_size[0]~input_o ) # ((!\access_size[1]~input_o ) # (!\rw~input_o ))))

	.dataa(\inst|Mux38~4_combout ),
	.datab(\access_size[0]~input_o ),
	.datac(\rw~input_o ),
	.datad(\access_size[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux38~5 .lut_mask = 16'h8AAA;
defparam \inst|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y14_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux38~5_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux18~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneive_lcell_comb \inst|Mux39~2 (
// Equation(s):
// \inst|Mux39~2_combout  = (!\rw~input_o  & (!\rawaddress[1]~input_o  & (!\rawaddress[0]~input_o  & \rawdata[13]~input_o )))

	.dataa(\rw~input_o ),
	.datab(\rawaddress[1]~input_o ),
	.datac(\rawaddress[0]~input_o ),
	.datad(\rawdata[13]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux39~2 .lut_mask = 16'h0100;
defparam \inst|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \inst|Mux39~3 (
// Equation(s):
// \inst|Mux39~3_combout  = (\inst|Mux16~2_combout  & (!\inst|Mux29~3_combout )) # (!\inst|Mux16~2_combout  & ((\inst|Mux29~3_combout  & (\inst|Mux39~2_combout )) # (!\inst|Mux29~3_combout  & ((\inst|Mux23~2_combout )))))

	.dataa(\inst|Mux16~2_combout ),
	.datab(\inst|Mux29~3_combout ),
	.datac(\inst|Mux39~2_combout ),
	.datad(\inst|Mux23~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux39~3 .lut_mask = 16'h7362;
defparam \inst|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneive_lcell_comb \inst|Mux39~4 (
// Equation(s):
// \inst|Mux39~4_combout  = (\inst|Mux39~3_combout  & (((\inst|Mux2~0_combout ) # (!\inst|Mux44~2_combout )))) # (!\inst|Mux39~3_combout  & (\rawdata[5]~input_o  & ((\inst|Mux44~2_combout ))))

	.dataa(\rawdata[5]~input_o ),
	.datab(\inst|Mux39~3_combout ),
	.datac(\inst|Mux2~0_combout ),
	.datad(\inst|Mux44~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux39~4 .lut_mask = 16'hE2CC;
defparam \inst|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneive_lcell_comb \inst|Mux39~5 (
// Equation(s):
// \inst|Mux39~5_combout  = (\inst|Mux39~4_combout  & (((\access_size[0]~input_o ) # (!\rw~input_o )) # (!\access_size[1]~input_o )))

	.dataa(\access_size[1]~input_o ),
	.datab(\rw~input_o ),
	.datac(\inst|Mux39~4_combout ),
	.datad(\access_size[0]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux39~5 .lut_mask = 16'hF070;
defparam \inst|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux39~5_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux18~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneive_lcell_comb \inst|Mux40~2 (
// Equation(s):
// \inst|Mux40~2_combout  = (!\rw~input_o  & (!\rawaddress[1]~input_o  & (!\rawaddress[0]~input_o  & \rawdata[12]~input_o )))

	.dataa(\rw~input_o ),
	.datab(\rawaddress[1]~input_o ),
	.datac(\rawaddress[0]~input_o ),
	.datad(\rawdata[12]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux40~2 .lut_mask = 16'h0100;
defparam \inst|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneive_lcell_comb \inst|Mux40~3 (
// Equation(s):
// \inst|Mux40~3_combout  = (\inst|Mux29~3_combout  & (\inst|Mux40~2_combout  & (!\inst|Mux16~2_combout ))) # (!\inst|Mux29~3_combout  & (((\inst|Mux16~2_combout ) # (\inst|Mux24~2_combout ))))

	.dataa(\inst|Mux40~2_combout ),
	.datab(\inst|Mux29~3_combout ),
	.datac(\inst|Mux16~2_combout ),
	.datad(\inst|Mux24~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux40~3 .lut_mask = 16'h3B38;
defparam \inst|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N26
cycloneive_lcell_comb \inst|Mux40~4 (
// Equation(s):
// \inst|Mux40~4_combout  = (\inst|Mux40~3_combout  & (((\inst|Mux3~0_combout )) # (!\inst|Mux44~2_combout ))) # (!\inst|Mux40~3_combout  & (\inst|Mux44~2_combout  & ((\rawdata[4]~input_o ))))

	.dataa(\inst|Mux40~3_combout ),
	.datab(\inst|Mux44~2_combout ),
	.datac(\inst|Mux3~0_combout ),
	.datad(\rawdata[4]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux40~4 .lut_mask = 16'hE6A2;
defparam \inst|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N20
cycloneive_lcell_comb \inst|Mux40~5 (
// Equation(s):
// \inst|Mux40~5_combout  = (\inst|Mux40~4_combout  & (((\access_size[0]~input_o ) # (!\rw~input_o )) # (!\access_size[1]~input_o )))

	.dataa(\access_size[1]~input_o ),
	.datab(\rw~input_o ),
	.datac(\inst|Mux40~4_combout ),
	.datad(\access_size[0]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux40~5 .lut_mask = 16'hF070;
defparam \inst|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux40~5_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux18~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N18
cycloneive_lcell_comb \inst|Mux41~2 (
// Equation(s):
// \inst|Mux41~2_combout  = (\rawdata[11]~input_o  & (!\rw~input_o  & (!\rawaddress[0]~input_o  & !\rawaddress[1]~input_o )))

	.dataa(\rawdata[11]~input_o ),
	.datab(\rw~input_o ),
	.datac(\rawaddress[0]~input_o ),
	.datad(\rawaddress[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux41~2 .lut_mask = 16'h0002;
defparam \inst|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N12
cycloneive_lcell_comb \inst|Mux41~3 (
// Equation(s):
// \inst|Mux41~3_combout  = (\inst|Mux16~2_combout  & (((!\inst|Mux29~3_combout )))) # (!\inst|Mux16~2_combout  & ((\inst|Mux29~3_combout  & (\inst|Mux41~2_combout )) # (!\inst|Mux29~3_combout  & ((\inst|Mux25~2_combout )))))

	.dataa(\inst|Mux16~2_combout ),
	.datab(\inst|Mux41~2_combout ),
	.datac(\inst|Mux29~3_combout ),
	.datad(\inst|Mux25~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux41~3 .lut_mask = 16'h4F4A;
defparam \inst|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y25_N14
cycloneive_lcell_comb \inst|Mux41~4 (
// Equation(s):
// \inst|Mux41~4_combout  = (\inst|Mux44~2_combout  & ((\inst|Mux41~3_combout  & (\inst|Mux4~0_combout )) # (!\inst|Mux41~3_combout  & ((\rawdata[3]~input_o ))))) # (!\inst|Mux44~2_combout  & (((\inst|Mux41~3_combout ))))

	.dataa(\inst|Mux4~0_combout ),
	.datab(\rawdata[3]~input_o ),
	.datac(\inst|Mux44~2_combout ),
	.datad(\inst|Mux41~3_combout ),
	.cin(gnd),
	.combout(\inst|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux41~4 .lut_mask = 16'hAFC0;
defparam \inst|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N26
cycloneive_lcell_comb \inst|Mux41~5 (
// Equation(s):
// \inst|Mux41~5_combout  = (\inst|Mux41~4_combout  & ((\access_size[0]~input_o ) # ((!\access_size[1]~input_o ) # (!\rw~input_o ))))

	.dataa(\inst|Mux41~4_combout ),
	.datab(\access_size[0]~input_o ),
	.datac(\rw~input_o ),
	.datad(\access_size[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux41~5 .lut_mask = 16'h8AAA;
defparam \inst|Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux41~5_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux18~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N2
cycloneive_lcell_comb \inst|Mux42~2 (
// Equation(s):
// \inst|Mux42~2_combout  = (!\rawaddress[0]~input_o  & (!\rawaddress[1]~input_o  & (!\rw~input_o  & \rawdata[10]~input_o )))

	.dataa(\rawaddress[0]~input_o ),
	.datab(\rawaddress[1]~input_o ),
	.datac(\rw~input_o ),
	.datad(\rawdata[10]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux42~2 .lut_mask = 16'h0100;
defparam \inst|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N4
cycloneive_lcell_comb \inst|Mux42~3 (
// Equation(s):
// \inst|Mux42~3_combout  = (\inst|Mux29~3_combout  & (((\inst|Mux42~2_combout  & !\inst|Mux16~2_combout )))) # (!\inst|Mux29~3_combout  & ((\inst|Mux26~2_combout ) # ((\inst|Mux16~2_combout ))))

	.dataa(\inst|Mux26~2_combout ),
	.datab(\inst|Mux42~2_combout ),
	.datac(\inst|Mux29~3_combout ),
	.datad(\inst|Mux16~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux42~3 .lut_mask = 16'h0FCA;
defparam \inst|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N14
cycloneive_lcell_comb \inst|Mux42~4 (
// Equation(s):
// \inst|Mux42~4_combout  = (\inst|Mux44~2_combout  & ((\inst|Mux42~3_combout  & ((\inst|Mux5~0_combout ))) # (!\inst|Mux42~3_combout  & (\rawdata[2]~input_o )))) # (!\inst|Mux44~2_combout  & (((\inst|Mux42~3_combout ))))

	.dataa(\inst|Mux44~2_combout ),
	.datab(\rawdata[2]~input_o ),
	.datac(\inst|Mux42~3_combout ),
	.datad(\inst|Mux5~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux42~4 .lut_mask = 16'hF858;
defparam \inst|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N12
cycloneive_lcell_comb \inst|Mux42~5 (
// Equation(s):
// \inst|Mux42~5_combout  = (\inst|Mux42~4_combout  & ((\access_size[0]~input_o ) # ((!\access_size[1]~input_o ) # (!\rw~input_o ))))

	.dataa(\inst|Mux42~4_combout ),
	.datab(\access_size[0]~input_o ),
	.datac(\rw~input_o ),
	.datad(\access_size[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux42~5 .lut_mask = 16'h8AAA;
defparam \inst|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y27_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux42~5_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux18~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N18
cycloneive_lcell_comb \inst|Mux43~2 (
// Equation(s):
// \inst|Mux43~2_combout  = (\rawdata[9]~input_o  & (!\rawaddress[0]~input_o  & (!\rawaddress[1]~input_o  & !\rw~input_o )))

	.dataa(\rawdata[9]~input_o ),
	.datab(\rawaddress[0]~input_o ),
	.datac(\rawaddress[1]~input_o ),
	.datad(\rw~input_o ),
	.cin(gnd),
	.combout(\inst|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux43~2 .lut_mask = 16'h0002;
defparam \inst|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cycloneive_lcell_comb \inst|Mux43~3 (
// Equation(s):
// \inst|Mux43~3_combout  = (\inst|Mux16~2_combout  & (!\inst|Mux29~3_combout )) # (!\inst|Mux16~2_combout  & ((\inst|Mux29~3_combout  & ((\inst|Mux43~2_combout ))) # (!\inst|Mux29~3_combout  & (\inst|Mux27~2_combout ))))

	.dataa(\inst|Mux16~2_combout ),
	.datab(\inst|Mux29~3_combout ),
	.datac(\inst|Mux27~2_combout ),
	.datad(\inst|Mux43~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux43~3 .lut_mask = 16'h7632;
defparam \inst|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cycloneive_lcell_comb \inst|Mux43~4 (
// Equation(s):
// \inst|Mux43~4_combout  = (\inst|Mux44~2_combout  & ((\inst|Mux43~3_combout  & ((\inst|Mux6~0_combout ))) # (!\inst|Mux43~3_combout  & (\rawdata[1]~input_o )))) # (!\inst|Mux44~2_combout  & (\inst|Mux43~3_combout ))

	.dataa(\inst|Mux44~2_combout ),
	.datab(\inst|Mux43~3_combout ),
	.datac(\rawdata[1]~input_o ),
	.datad(\inst|Mux6~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux43~4 .lut_mask = 16'hEC64;
defparam \inst|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneive_lcell_comb \inst|Mux43~5 (
// Equation(s):
// \inst|Mux43~5_combout  = (\inst|Mux43~4_combout  & (((\access_size[0]~input_o ) # (!\rw~input_o )) # (!\access_size[1]~input_o )))

	.dataa(\access_size[1]~input_o ),
	.datab(\access_size[0]~input_o ),
	.datac(\rw~input_o ),
	.datad(\inst|Mux43~4_combout ),
	.cin(gnd),
	.combout(\inst|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux43~5 .lut_mask = 16'hDF00;
defparam \inst|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux43~5_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux18~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cycloneive_lcell_comb \inst|Mux44~3 (
// Equation(s):
// \inst|Mux44~3_combout  = (!\rawaddress[1]~input_o  & (!\rawaddress[0]~input_o  & (!\rw~input_o  & \rawdata[8]~input_o )))

	.dataa(\rawaddress[1]~input_o ),
	.datab(\rawaddress[0]~input_o ),
	.datac(\rw~input_o ),
	.datad(\rawdata[8]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux44~3 .lut_mask = 16'h0100;
defparam \inst|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cycloneive_lcell_comb \inst|Mux44~4 (
// Equation(s):
// \inst|Mux44~4_combout  = (\inst|Mux16~2_combout  & (((!\inst|Mux29~3_combout )))) # (!\inst|Mux16~2_combout  & ((\inst|Mux29~3_combout  & ((\inst|Mux44~3_combout ))) # (!\inst|Mux29~3_combout  & (\inst|Mux28~2_combout ))))

	.dataa(\inst|Mux16~2_combout ),
	.datab(\inst|Mux28~2_combout ),
	.datac(\inst|Mux29~3_combout ),
	.datad(\inst|Mux44~3_combout ),
	.cin(gnd),
	.combout(\inst|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux44~4 .lut_mask = 16'h5E0E;
defparam \inst|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
cycloneive_lcell_comb \inst|Mux44~5 (
// Equation(s):
// \inst|Mux44~5_combout  = (\inst|Mux44~4_combout  & ((\inst|Mux7~0_combout ) # ((!\inst|Mux44~2_combout )))) # (!\inst|Mux44~4_combout  & (((\inst|Mux44~2_combout  & \rawdata[0]~input_o ))))

	.dataa(\inst|Mux44~4_combout ),
	.datab(\inst|Mux7~0_combout ),
	.datac(\inst|Mux44~2_combout ),
	.datad(\rawdata[0]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux44~5 .lut_mask = 16'hDA8A;
defparam \inst|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N6
cycloneive_lcell_comb \inst|Mux44~6 (
// Equation(s):
// \inst|Mux44~6_combout  = (\inst|Mux44~5_combout  & (((\access_size[0]~input_o ) # (!\rw~input_o )) # (!\access_size[1]~input_o )))

	.dataa(\access_size[1]~input_o ),
	.datab(\access_size[0]~input_o ),
	.datac(\rw~input_o ),
	.datad(\inst|Mux44~5_combout ),
	.cin(gnd),
	.combout(\inst|Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux44~6 .lut_mask = 16'hDF00;
defparam \inst|Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y26_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux44~6_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux18~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneive_lcell_comb \inst2|adjusted_data[15]~104 (
// Equation(s):
// \inst2|adjusted_data[15]~104_combout  = (!\rawaddress[0]~input_o  & !\rawaddress[1]~input_o )

	.dataa(gnd),
	.datab(\rawaddress[0]~input_o ),
	.datac(\rawaddress[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|adjusted_data[15]~104_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[15]~104 .lut_mask = 16'h0303;
defparam \inst2|adjusted_data[15]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N20
cycloneive_lcell_comb \inst|Mux45~0 (
// Equation(s):
// \inst|Mux45~0_combout  = (\rw~input_o ) # ((\access_size[1]~input_o  & (!\inst2|adjusted_data[15]~104_combout )) # (!\access_size[1]~input_o  & ((!\access_size[0]~input_o ))))

	.dataa(\inst2|adjusted_data[15]~104_combout ),
	.datab(\access_size[0]~input_o ),
	.datac(\rw~input_o ),
	.datad(\access_size[1]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux45~0 .lut_mask = 16'hF5F3;
defparam \inst|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneive_lcell_comb \inst|Mux45~1 (
// Equation(s):
// \inst|Mux45~1_combout  = (!\inst|Mux45~0_combout  & \rawdata[7]~input_o )

	.dataa(\inst|Mux45~0_combout ),
	.datab(gnd),
	.datac(\rawdata[7]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux45~1 .lut_mask = 16'h5050;
defparam \inst|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N8
cycloneive_lcell_comb \inst|Mux19~0 (
// Equation(s):
// \inst|Mux19~0_combout  = (!\rawaddress[0]~input_o  & (!\rawaddress[1]~input_o  & ((\access_size[1]~input_o ) # (\access_size[0]~input_o ))))

	.dataa(\rawaddress[0]~input_o ),
	.datab(\rawaddress[1]~input_o ),
	.datac(\access_size[1]~input_o ),
	.datad(\access_size[0]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux19~0 .lut_mask = 16'h1110;
defparam \inst|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux45~1_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux19~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N30
cycloneive_lcell_comb \inst|Mux46~0 (
// Equation(s):
// \inst|Mux46~0_combout  = (\rawdata[6]~input_o  & !\inst|Mux45~0_combout )

	.dataa(\rawdata[6]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|Mux45~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux46~0 .lut_mask = 16'h00AA;
defparam \inst|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux46~0_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux19~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneive_lcell_comb \inst|Mux47~0 (
// Equation(s):
// \inst|Mux47~0_combout  = (!\inst|Mux45~0_combout  & \rawdata[5]~input_o )

	.dataa(\inst|Mux45~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rawdata[5]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux47~0 .lut_mask = 16'h5500;
defparam \inst|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y16_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux47~0_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux19~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneive_lcell_comb \inst|Mux48~0 (
// Equation(s):
// \inst|Mux48~0_combout  = (!\inst|Mux45~0_combout  & \rawdata[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|Mux45~0_combout ),
	.datad(\rawdata[4]~input_o ),
	.cin(gnd),
	.combout(\inst|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux48~0 .lut_mask = 16'h0F00;
defparam \inst|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux48~0_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux19~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneive_lcell_comb \inst|Mux49~0 (
// Equation(s):
// \inst|Mux49~0_combout  = (!\inst|Mux45~0_combout  & \rawdata[3]~input_o )

	.dataa(\inst|Mux45~0_combout ),
	.datab(gnd),
	.datac(\rawdata[3]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux49~0 .lut_mask = 16'h5050;
defparam \inst|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y23_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux49~0_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux19~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N4
cycloneive_lcell_comb \inst|Mux50~0 (
// Equation(s):
// \inst|Mux50~0_combout  = (\rawdata[2]~input_o  & !\inst|Mux45~0_combout )

	.dataa(gnd),
	.datab(\rawdata[2]~input_o ),
	.datac(\inst|Mux45~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux50~0 .lut_mask = 16'h0C0C;
defparam \inst|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y15_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux50~0_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux19~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y26_N0
cycloneive_lcell_comb \inst|Mux51~0 (
// Equation(s):
// \inst|Mux51~0_combout  = (\rawdata[1]~input_o  & !\inst|Mux45~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rawdata[1]~input_o ),
	.datad(\inst|Mux45~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux51~0 .lut_mask = 16'h00F0;
defparam \inst|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux51~0_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux19~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
cycloneive_lcell_comb \inst|Mux52~0 (
// Equation(s):
// \inst|Mux52~0_combout  = (\rawdata[0]~input_o  & !\inst|Mux45~0_combout )

	.dataa(gnd),
	.datab(\rawdata[0]~input_o ),
	.datac(gnd),
	.datad(\inst|Mux45~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux52~0 .lut_mask = 16'h00CC;
defparam \inst|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cycloneive_ram_block \inst3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(!\inst10~combout ),
	.portare(\inst10~combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\inst|Mux52~0_combout }),
	.portaaddr({\rawaddress[12]~input_o ,\rawaddress[11]~input_o ,\rawaddress[10]~input_o ,\rawaddress[9]~input_o ,\rawaddress[8]~input_o ,\rawaddress[7]~input_o ,\rawaddress[6]~input_o ,\rawaddress[5]~input_o ,\rawaddress[4]~input_o ,\rawaddress[3]~input_o ,\rawaddress[2]~input_o ,
\~GND~combout ,\~GND~combout }),
	.portabyteenamasks({\inst|Mux19~0_combout }),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "DataMemory:inst3|altsyncram:altsyncram_component|altsyncram_evi1:auto_generated|ALTSYNCRAM";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_size = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneive_lcell_comb \inst2|adjusted_data[31]~0 (
// Equation(s):
// \inst2|adjusted_data[31]~0_combout  = (\access_size[1]~input_o  & (\access_size[0]~input_o  & (!\rawaddress[1]~input_o  & !\rawaddress[0]~input_o )))

	.dataa(\access_size[1]~input_o ),
	.datab(\access_size[0]~input_o ),
	.datac(\rawaddress[1]~input_o ),
	.datad(\rawaddress[0]~input_o ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[31]~0 .lut_mask = 16'h0008;
defparam \inst2|adjusted_data[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneive_lcell_comb \inst2|adjusted_data[31]~1 (
// Equation(s):
// \inst2|adjusted_data[31]~1_combout  = (\rawaddress[1]~input_o  & (\rawaddress[0]~input_o )) # (!\rawaddress[1]~input_o  & ((\rawaddress[0]~input_o  & (\inst3|altsyncram_component|auto_generated|q_a [23])) # (!\rawaddress[0]~input_o  & 
// ((\inst3|altsyncram_component|auto_generated|q_a [15])))))

	.dataa(\rawaddress[1]~input_o ),
	.datab(\rawaddress[0]~input_o ),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [23]),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[31]~1 .lut_mask = 16'hD9C8;
defparam \inst2|adjusted_data[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneive_lcell_comb \inst2|adjusted_data[31]~2 (
// Equation(s):
// \inst2|adjusted_data[31]~2_combout  = (!\access_size[0]~input_o  & ((\rawaddress[1]~input_o  & (!\inst2|adjusted_data[31]~1_combout  & \inst3|altsyncram_component|auto_generated|q_a [31])) # (!\rawaddress[1]~input_o  & (\inst2|adjusted_data[31]~1_combout 
// ))))

	.dataa(\rawaddress[1]~input_o ),
	.datab(\access_size[0]~input_o ),
	.datac(\inst2|adjusted_data[31]~1_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[31]~2 .lut_mask = 16'h1210;
defparam \inst2|adjusted_data[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N15
cycloneive_io_ibuf \sign~input (
	.i(sign),
	.ibar(gnd),
	.o(\sign~input_o ));
// synopsys translate_off
defparam \sign~input .bus_hold = "false";
defparam \sign~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneive_lcell_comb \inst2|Mux26~1 (
// Equation(s):
// \inst2|Mux26~1_combout  = (\rawaddress[1]~input_o  & ((\rawaddress[0]~input_o  & ((\inst3|altsyncram_component|auto_generated|q_a [31]))) # (!\rawaddress[0]~input_o  & (\inst3|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\rawaddress[0]~input_o ),
	.datac(\rawaddress[1]~input_o ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\inst2|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux26~1 .lut_mask = 16'hE020;
defparam \inst2|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneive_lcell_comb \inst2|Mux26~0 (
// Equation(s):
// \inst2|Mux26~0_combout  = (!\rawaddress[1]~input_o  & ((\rawaddress[0]~input_o  & (\inst3|altsyncram_component|auto_generated|q_a [15])) # (!\rawaddress[0]~input_o  & ((\inst3|altsyncram_component|auto_generated|q_a [7])))))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [15]),
	.datab(\rawaddress[0]~input_o ),
	.datac(\rawaddress[1]~input_o ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\inst2|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux26~0 .lut_mask = 16'h0B08;
defparam \inst2|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneive_lcell_comb \inst|Mux16~0 (
// Equation(s):
// \inst|Mux16~0_combout  = (!\access_size[1]~input_o  & \access_size[0]~input_o )

	.dataa(\access_size[1]~input_o ),
	.datab(gnd),
	.datac(\access_size[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux16~0 .lut_mask = 16'h5050;
defparam \inst|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneive_lcell_comb \inst2|Mux26~2 (
// Equation(s):
// \inst2|Mux26~2_combout  = (\sign~input_o  & (\inst|Mux16~0_combout  & ((\inst2|Mux26~1_combout ) # (\inst2|Mux26~0_combout ))))

	.dataa(\inst2|Mux26~1_combout ),
	.datab(\inst2|Mux26~0_combout ),
	.datac(\sign~input_o ),
	.datad(\inst|Mux16~0_combout ),
	.cin(gnd),
	.combout(\inst2|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux26~2 .lut_mask = 16'hE000;
defparam \inst2|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneive_lcell_comb \inst2|adjusted_data[31]~3 (
// Equation(s):
// \inst2|adjusted_data[31]~3_combout  = (\access_size[1]~input_o  & (((!\sign~input_o )) # (!\inst2|adjusted_data[31]~2_combout ))) # (!\access_size[1]~input_o  & (((!\inst2|Mux26~2_combout ))))

	.dataa(\access_size[1]~input_o ),
	.datab(\inst2|adjusted_data[31]~2_combout ),
	.datac(\sign~input_o ),
	.datad(\inst2|Mux26~2_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[31]~3 .lut_mask = 16'h2A7F;
defparam \inst2|adjusted_data[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \inst2|adjusted_data[31]~4 (
// Equation(s):
// \inst2|adjusted_data[31]~4_combout  = (\rw~input_o  & (((\inst2|adjusted_data[31]~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [31])) # (!\inst2|adjusted_data[31]~3_combout )))

	.dataa(\inst2|adjusted_data[31]~0_combout ),
	.datab(\rw~input_o ),
	.datac(\inst2|adjusted_data[31]~3_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[31]~4 .lut_mask = 16'h8C0C;
defparam \inst2|adjusted_data[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N8
cycloneive_lcell_comb \inst2|adjusted_data[30]~5 (
// Equation(s):
// \inst2|adjusted_data[30]~5_combout  = (\rw~input_o  & (((\inst2|adjusted_data[31]~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [30])) # (!\inst2|adjusted_data[31]~3_combout )))

	.dataa(\inst2|adjusted_data[31]~3_combout ),
	.datab(\inst2|adjusted_data[31]~0_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [30]),
	.datad(\rw~input_o ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[30]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[30]~5 .lut_mask = 16'hD500;
defparam \inst2|adjusted_data[30]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \inst2|adjusted_data[29]~6 (
// Equation(s):
// \inst2|adjusted_data[29]~6_combout  = (\rw~input_o  & (((\inst2|adjusted_data[31]~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [29])) # (!\inst2|adjusted_data[31]~3_combout )))

	.dataa(\inst2|adjusted_data[31]~0_combout ),
	.datab(\rw~input_o ),
	.datac(\inst2|adjusted_data[31]~3_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[29]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[29]~6 .lut_mask = 16'h8C0C;
defparam \inst2|adjusted_data[29]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N18
cycloneive_lcell_comb \inst2|adjusted_data[28]~7 (
// Equation(s):
// \inst2|adjusted_data[28]~7_combout  = (\rw~input_o  & (((\inst2|adjusted_data[31]~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [28])) # (!\inst2|adjusted_data[31]~3_combout )))

	.dataa(\rw~input_o ),
	.datab(\inst2|adjusted_data[31]~0_combout ),
	.datac(\inst2|adjusted_data[31]~3_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[28]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[28]~7 .lut_mask = 16'h8A0A;
defparam \inst2|adjusted_data[28]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \inst2|adjusted_data[27]~8 (
// Equation(s):
// \inst2|adjusted_data[27]~8_combout  = (\rw~input_o  & (((\inst2|adjusted_data[31]~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [27])) # (!\inst2|adjusted_data[31]~3_combout )))

	.dataa(\inst2|adjusted_data[31]~0_combout ),
	.datab(\rw~input_o ),
	.datac(\inst2|adjusted_data[31]~3_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[27]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[27]~8 .lut_mask = 16'h8C0C;
defparam \inst2|adjusted_data[27]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \inst2|adjusted_data[26]~9 (
// Equation(s):
// \inst2|adjusted_data[26]~9_combout  = (\rw~input_o  & (((\inst2|adjusted_data[31]~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [26])) # (!\inst2|adjusted_data[31]~3_combout )))

	.dataa(\inst2|adjusted_data[31]~0_combout ),
	.datab(\inst2|adjusted_data[31]~3_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [26]),
	.datad(\rw~input_o ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[26]~9 .lut_mask = 16'hB300;
defparam \inst2|adjusted_data[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N4
cycloneive_lcell_comb \inst2|adjusted_data[25]~10 (
// Equation(s):
// \inst2|adjusted_data[25]~10_combout  = (\rw~input_o  & (((\inst3|altsyncram_component|auto_generated|q_a [25] & \inst2|adjusted_data[31]~0_combout )) # (!\inst2|adjusted_data[31]~3_combout )))

	.dataa(\inst2|adjusted_data[31]~3_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [25]),
	.datac(\inst2|adjusted_data[31]~0_combout ),
	.datad(\rw~input_o ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[25]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[25]~10 .lut_mask = 16'hD500;
defparam \inst2|adjusted_data[25]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \inst2|adjusted_data[24]~11 (
// Equation(s):
// \inst2|adjusted_data[24]~11_combout  = (\rw~input_o  & (((\inst2|adjusted_data[31]~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [24])) # (!\inst2|adjusted_data[31]~3_combout )))

	.dataa(\inst2|adjusted_data[31]~0_combout ),
	.datab(\rw~input_o ),
	.datac(\inst2|adjusted_data[31]~3_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[24]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[24]~11 .lut_mask = 16'h8C0C;
defparam \inst2|adjusted_data[24]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \inst2|adjusted_data[23]~12 (
// Equation(s):
// \inst2|adjusted_data[23]~12_combout  = (\rw~input_o  & (((\inst3|altsyncram_component|auto_generated|q_a [23] & \inst2|adjusted_data[31]~0_combout )) # (!\inst2|adjusted_data[31]~3_combout )))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst2|adjusted_data[31]~3_combout ),
	.datac(\inst2|adjusted_data[31]~0_combout ),
	.datad(\rw~input_o ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[23]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[23]~12 .lut_mask = 16'hB300;
defparam \inst2|adjusted_data[23]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N6
cycloneive_lcell_comb \inst2|adjusted_data[22]~13 (
// Equation(s):
// \inst2|adjusted_data[22]~13_combout  = (\rw~input_o  & (((\inst2|adjusted_data[31]~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [22])) # (!\inst2|adjusted_data[31]~3_combout )))

	.dataa(\rw~input_o ),
	.datab(\inst2|adjusted_data[31]~0_combout ),
	.datac(\inst2|adjusted_data[31]~3_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[22]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[22]~13 .lut_mask = 16'h8A0A;
defparam \inst2|adjusted_data[22]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N16
cycloneive_lcell_comb \inst2|adjusted_data[21]~14 (
// Equation(s):
// \inst2|adjusted_data[21]~14_combout  = (\rw~input_o  & (((\inst2|adjusted_data[31]~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst2|adjusted_data[31]~3_combout )))

	.dataa(\inst2|adjusted_data[31]~3_combout ),
	.datab(\inst2|adjusted_data[31]~0_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [21]),
	.datad(\rw~input_o ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[21]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[21]~14 .lut_mask = 16'hD500;
defparam \inst2|adjusted_data[21]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N10
cycloneive_lcell_comb \inst2|adjusted_data[20]~15 (
// Equation(s):
// \inst2|adjusted_data[20]~15_combout  = (\rw~input_o  & (((\inst2|adjusted_data[31]~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [20])) # (!\inst2|adjusted_data[31]~3_combout )))

	.dataa(\inst2|adjusted_data[31]~3_combout ),
	.datab(\inst2|adjusted_data[31]~0_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [20]),
	.datad(\rw~input_o ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[20]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[20]~15 .lut_mask = 16'hD500;
defparam \inst2|adjusted_data[20]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneive_lcell_comb \inst2|adjusted_data[19]~16 (
// Equation(s):
// \inst2|adjusted_data[19]~16_combout  = (\rw~input_o  & (((\inst3|altsyncram_component|auto_generated|q_a [19] & \inst2|adjusted_data[31]~0_combout )) # (!\inst2|adjusted_data[31]~3_combout )))

	.dataa(\inst2|adjusted_data[31]~3_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [19]),
	.datac(\rw~input_o ),
	.datad(\inst2|adjusted_data[31]~0_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[19]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[19]~16 .lut_mask = 16'hD050;
defparam \inst2|adjusted_data[19]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \inst2|adjusted_data[18]~17 (
// Equation(s):
// \inst2|adjusted_data[18]~17_combout  = (\rw~input_o  & (((\inst3|altsyncram_component|auto_generated|q_a [18] & \inst2|adjusted_data[31]~0_combout )) # (!\inst2|adjusted_data[31]~3_combout )))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst2|adjusted_data[31]~3_combout ),
	.datac(\inst2|adjusted_data[31]~0_combout ),
	.datad(\rw~input_o ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[18]~17 .lut_mask = 16'hB300;
defparam \inst2|adjusted_data[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N28
cycloneive_lcell_comb \inst2|adjusted_data[17]~18 (
// Equation(s):
// \inst2|adjusted_data[17]~18_combout  = (\rw~input_o  & (((\inst3|altsyncram_component|auto_generated|q_a [17] & \inst2|adjusted_data[31]~0_combout )) # (!\inst2|adjusted_data[31]~3_combout )))

	.dataa(\inst2|adjusted_data[31]~3_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|adjusted_data[31]~0_combout ),
	.datad(\rw~input_o ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[17]~18 .lut_mask = 16'hD500;
defparam \inst2|adjusted_data[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N22
cycloneive_lcell_comb \inst2|adjusted_data[16]~19 (
// Equation(s):
// \inst2|adjusted_data[16]~19_combout  = (\rw~input_o  & (((\inst2|adjusted_data[31]~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [16])) # (!\inst2|adjusted_data[31]~3_combout )))

	.dataa(\rw~input_o ),
	.datab(\inst2|adjusted_data[31]~0_combout ),
	.datac(\inst2|adjusted_data[31]~3_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[16]~19 .lut_mask = 16'h8A0A;
defparam \inst2|adjusted_data[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneive_lcell_comb \inst2|adjusted_data[15]~22 (
// Equation(s):
// \inst2|adjusted_data[15]~22_combout  = (\access_size[1]~input_o  & ((\access_size[0]~input_o ) # (!\rawaddress[0]~input_o )))

	.dataa(\access_size[1]~input_o ),
	.datab(\rawaddress[0]~input_o ),
	.datac(\access_size[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|adjusted_data[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[15]~22 .lut_mask = 16'hA2A2;
defparam \inst2|adjusted_data[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneive_lcell_comb \inst2|adjusted_data[15]~20 (
// Equation(s):
// \inst2|adjusted_data[15]~20_combout  = (\inst3|altsyncram_component|auto_generated|q_a [15] & (!\rawaddress[0]~input_o  & (!\rawaddress[1]~input_o  & \access_size[1]~input_o )))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [15]),
	.datab(\rawaddress[0]~input_o ),
	.datac(\rawaddress[1]~input_o ),
	.datad(\access_size[1]~input_o ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[15]~20 .lut_mask = 16'h0200;
defparam \inst2|adjusted_data[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneive_lcell_comb \inst2|adjusted_data[15]~23 (
// Equation(s):
// \inst2|adjusted_data[15]~23_combout  = (\inst2|adjusted_data[15]~22_combout  & (((!\inst2|adjusted_data[15]~21_combout  & \inst2|adjusted_data[15]~20_combout )))) # (!\inst2|adjusted_data[15]~22_combout  & ((\inst2|Mux26~2_combout ) # 
// ((\inst2|adjusted_data[15]~21_combout ))))

	.dataa(\inst2|adjusted_data[15]~22_combout ),
	.datab(\inst2|Mux26~2_combout ),
	.datac(\inst2|adjusted_data[15]~21_combout ),
	.datad(\inst2|adjusted_data[15]~20_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[15]~23 .lut_mask = 16'h5E54;
defparam \inst2|adjusted_data[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \inst2|adjusted_data[15]~24 (
// Equation(s):
// \inst2|adjusted_data[15]~24_combout  = (!\inst|Mux19~0_combout  & (((\inst3|altsyncram_component|auto_generated|q_a [23] & \inst|Mux17~0_combout )) # (!\inst|Mux18~0_combout )))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [23]),
	.datab(\inst|Mux19~0_combout ),
	.datac(\inst|Mux17~0_combout ),
	.datad(\inst|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[15]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[15]~24 .lut_mask = 16'h2033;
defparam \inst2|adjusted_data[15]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cycloneive_lcell_comb \inst2|adjusted_data[15]~25 (
// Equation(s):
// \inst2|adjusted_data[15]~25_combout  = (\inst2|adjusted_data[15]~21_combout  & ((\inst2|adjusted_data[15]~24_combout  & (!\inst|Mux18~0_combout )) # (!\inst2|adjusted_data[15]~24_combout  & ((\inst2|adjusted_data[15]~23_combout )))))

	.dataa(\inst|Mux18~0_combout ),
	.datab(\inst2|adjusted_data[15]~23_combout ),
	.datac(\inst2|adjusted_data[15]~24_combout ),
	.datad(\inst2|adjusted_data[15]~21_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[15]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[15]~25 .lut_mask = 16'h5C00;
defparam \inst2|adjusted_data[15]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \inst2|adjusted_data[15]~26 (
// Equation(s):
// \inst2|adjusted_data[15]~26_combout  = (\rw~input_o  & ((\inst2|adjusted_data[15]~23_combout  & ((!\inst2|adjusted_data[15]~25_combout ))) # (!\inst2|adjusted_data[15]~23_combout  & (\inst3|altsyncram_component|auto_generated|q_a [31] & 
// \inst2|adjusted_data[15]~25_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [31]),
	.datab(\inst2|adjusted_data[15]~23_combout ),
	.datac(\rw~input_o ),
	.datad(\inst2|adjusted_data[15]~25_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[15]~26 .lut_mask = 16'h20C0;
defparam \inst2|adjusted_data[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneive_lcell_comb \inst2|adjusted_data[14]~27 (
// Equation(s):
// \inst2|adjusted_data[14]~27_combout  = (\access_size[1]~input_o  & (!\rawaddress[0]~input_o  & (!\rawaddress[1]~input_o  & \inst3|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\access_size[1]~input_o ),
	.datab(\rawaddress[0]~input_o ),
	.datac(\rawaddress[1]~input_o ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[14]~27 .lut_mask = 16'h0200;
defparam \inst2|adjusted_data[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneive_lcell_comb \inst2|adjusted_data[14]~28 (
// Equation(s):
// \inst2|adjusted_data[14]~28_combout  = (\inst2|adjusted_data[15]~22_combout  & (((!\inst2|adjusted_data[15]~21_combout  & \inst2|adjusted_data[14]~27_combout )))) # (!\inst2|adjusted_data[15]~22_combout  & ((\inst2|Mux26~2_combout ) # 
// ((\inst2|adjusted_data[15]~21_combout ))))

	.dataa(\inst2|adjusted_data[15]~22_combout ),
	.datab(\inst2|Mux26~2_combout ),
	.datac(\inst2|adjusted_data[15]~21_combout ),
	.datad(\inst2|adjusted_data[14]~27_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[14]~28 .lut_mask = 16'h5E54;
defparam \inst2|adjusted_data[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneive_lcell_comb \inst2|adjusted_data[14]~29 (
// Equation(s):
// \inst2|adjusted_data[14]~29_combout  = (!\inst|Mux19~0_combout  & (((\inst|Mux17~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [22])) # (!\inst|Mux18~0_combout )))

	.dataa(\inst|Mux18~0_combout ),
	.datab(\inst|Mux19~0_combout ),
	.datac(\inst|Mux17~0_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[14]~29 .lut_mask = 16'h3111;
defparam \inst2|adjusted_data[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneive_lcell_comb \inst2|adjusted_data[14]~30 (
// Equation(s):
// \inst2|adjusted_data[14]~30_combout  = (\inst2|adjusted_data[15]~21_combout  & ((\inst2|adjusted_data[14]~29_combout  & (!\inst|Mux18~0_combout )) # (!\inst2|adjusted_data[14]~29_combout  & ((\inst2|adjusted_data[14]~28_combout )))))

	.dataa(\inst|Mux18~0_combout ),
	.datab(\inst2|adjusted_data[14]~29_combout ),
	.datac(\inst2|adjusted_data[14]~28_combout ),
	.datad(\inst2|adjusted_data[15]~21_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[14]~30 .lut_mask = 16'h7400;
defparam \inst2|adjusted_data[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneive_lcell_comb \inst2|adjusted_data[14]~31 (
// Equation(s):
// \inst2|adjusted_data[14]~31_combout  = (\rw~input_o  & ((\inst2|adjusted_data[14]~28_combout  & ((!\inst2|adjusted_data[14]~30_combout ))) # (!\inst2|adjusted_data[14]~28_combout  & (\inst3|altsyncram_component|auto_generated|q_a [30] & 
// \inst2|adjusted_data[14]~30_combout ))))

	.dataa(\rw~input_o ),
	.datab(\inst2|adjusted_data[14]~28_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [30]),
	.datad(\inst2|adjusted_data[14]~30_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[14]~31 .lut_mask = 16'h2088;
defparam \inst2|adjusted_data[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cycloneive_lcell_comb \inst2|adjusted_data[13]~32 (
// Equation(s):
// \inst2|adjusted_data[13]~32_combout  = (\access_size[1]~input_o  & (!\rawaddress[0]~input_o  & (!\rawaddress[1]~input_o  & \inst3|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\access_size[1]~input_o ),
	.datab(\rawaddress[0]~input_o ),
	.datac(\rawaddress[1]~input_o ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[13]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[13]~32 .lut_mask = 16'h0200;
defparam \inst2|adjusted_data[13]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneive_lcell_comb \inst2|adjusted_data[13]~33 (
// Equation(s):
// \inst2|adjusted_data[13]~33_combout  = (\inst2|adjusted_data[15]~22_combout  & (((!\inst2|adjusted_data[15]~21_combout  & \inst2|adjusted_data[13]~32_combout )))) # (!\inst2|adjusted_data[15]~22_combout  & ((\inst2|Mux26~2_combout ) # 
// ((\inst2|adjusted_data[15]~21_combout ))))

	.dataa(\inst2|adjusted_data[15]~22_combout ),
	.datab(\inst2|Mux26~2_combout ),
	.datac(\inst2|adjusted_data[15]~21_combout ),
	.datad(\inst2|adjusted_data[13]~32_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[13]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[13]~33 .lut_mask = 16'h5E54;
defparam \inst2|adjusted_data[13]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneive_lcell_comb \inst2|adjusted_data[13]~34 (
// Equation(s):
// \inst2|adjusted_data[13]~34_combout  = (!\inst|Mux19~0_combout  & (((\inst|Mux17~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [21])) # (!\inst|Mux18~0_combout )))

	.dataa(\inst|Mux17~0_combout ),
	.datab(\inst|Mux19~0_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [21]),
	.datad(\inst|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[13]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[13]~34 .lut_mask = 16'h2033;
defparam \inst2|adjusted_data[13]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneive_lcell_comb \inst2|adjusted_data[13]~35 (
// Equation(s):
// \inst2|adjusted_data[13]~35_combout  = (\inst2|adjusted_data[15]~21_combout  & ((\inst2|adjusted_data[13]~34_combout  & (!\inst|Mux18~0_combout )) # (!\inst2|adjusted_data[13]~34_combout  & ((\inst2|adjusted_data[13]~33_combout )))))

	.dataa(\inst|Mux18~0_combout ),
	.datab(\inst2|adjusted_data[15]~21_combout ),
	.datac(\inst2|adjusted_data[13]~34_combout ),
	.datad(\inst2|adjusted_data[13]~33_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[13]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[13]~35 .lut_mask = 16'h4C40;
defparam \inst2|adjusted_data[13]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \inst2|adjusted_data[13]~36 (
// Equation(s):
// \inst2|adjusted_data[13]~36_combout  = (\rw~input_o  & ((\inst2|adjusted_data[13]~33_combout  & (!\inst2|adjusted_data[13]~35_combout )) # (!\inst2|adjusted_data[13]~33_combout  & (\inst2|adjusted_data[13]~35_combout  & 
// \inst3|altsyncram_component|auto_generated|q_a [29]))))

	.dataa(\inst2|adjusted_data[13]~33_combout ),
	.datab(\inst2|adjusted_data[13]~35_combout ),
	.datac(\rw~input_o ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[13]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[13]~36 .lut_mask = 16'h6020;
defparam \inst2|adjusted_data[13]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneive_lcell_comb \inst2|adjusted_data[12]~39 (
// Equation(s):
// \inst2|adjusted_data[12]~39_combout  = (!\inst|Mux19~0_combout  & (((\inst|Mux17~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [20])) # (!\inst|Mux18~0_combout )))

	.dataa(\inst|Mux18~0_combout ),
	.datab(\inst|Mux19~0_combout ),
	.datac(\inst|Mux17~0_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[12]~39 .lut_mask = 16'h3111;
defparam \inst2|adjusted_data[12]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneive_lcell_comb \inst2|adjusted_data[12]~37 (
// Equation(s):
// \inst2|adjusted_data[12]~37_combout  = (\access_size[1]~input_o  & (!\rawaddress[0]~input_o  & (!\rawaddress[1]~input_o  & \inst3|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\access_size[1]~input_o ),
	.datab(\rawaddress[0]~input_o ),
	.datac(\rawaddress[1]~input_o ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[12]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[12]~37 .lut_mask = 16'h0200;
defparam \inst2|adjusted_data[12]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cycloneive_lcell_comb \inst2|adjusted_data[12]~38 (
// Equation(s):
// \inst2|adjusted_data[12]~38_combout  = (\inst2|adjusted_data[15]~22_combout  & (((!\inst2|adjusted_data[15]~21_combout  & \inst2|adjusted_data[12]~37_combout )))) # (!\inst2|adjusted_data[15]~22_combout  & ((\inst2|Mux26~2_combout ) # 
// ((\inst2|adjusted_data[15]~21_combout ))))

	.dataa(\inst2|adjusted_data[15]~22_combout ),
	.datab(\inst2|Mux26~2_combout ),
	.datac(\inst2|adjusted_data[15]~21_combout ),
	.datad(\inst2|adjusted_data[12]~37_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[12]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[12]~38 .lut_mask = 16'h5E54;
defparam \inst2|adjusted_data[12]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneive_lcell_comb \inst2|adjusted_data[12]~40 (
// Equation(s):
// \inst2|adjusted_data[12]~40_combout  = (\inst2|adjusted_data[15]~21_combout  & ((\inst2|adjusted_data[12]~39_combout  & (!\inst|Mux18~0_combout )) # (!\inst2|adjusted_data[12]~39_combout  & ((\inst2|adjusted_data[12]~38_combout )))))

	.dataa(\inst|Mux18~0_combout ),
	.datab(\inst2|adjusted_data[12]~39_combout ),
	.datac(\inst2|adjusted_data[12]~38_combout ),
	.datad(\inst2|adjusted_data[15]~21_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[12]~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[12]~40 .lut_mask = 16'h7400;
defparam \inst2|adjusted_data[12]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \inst2|adjusted_data[12]~41 (
// Equation(s):
// \inst2|adjusted_data[12]~41_combout  = (\rw~input_o  & ((\inst2|adjusted_data[12]~40_combout  & (\inst3|altsyncram_component|auto_generated|q_a [28] & !\inst2|adjusted_data[12]~38_combout )) # (!\inst2|adjusted_data[12]~40_combout  & 
// ((\inst2|adjusted_data[12]~38_combout )))))

	.dataa(\inst2|adjusted_data[12]~40_combout ),
	.datab(\rw~input_o ),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [28]),
	.datad(\inst2|adjusted_data[12]~38_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[12]~41_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[12]~41 .lut_mask = 16'h4480;
defparam \inst2|adjusted_data[12]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneive_lcell_comb \inst2|adjusted_data[11]~42 (
// Equation(s):
// \inst2|adjusted_data[11]~42_combout  = (\access_size[1]~input_o  & (!\rawaddress[0]~input_o  & (!\rawaddress[1]~input_o  & \inst3|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\access_size[1]~input_o ),
	.datab(\rawaddress[0]~input_o ),
	.datac(\rawaddress[1]~input_o ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[11]~42_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[11]~42 .lut_mask = 16'h0200;
defparam \inst2|adjusted_data[11]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneive_lcell_comb \inst2|adjusted_data[11]~43 (
// Equation(s):
// \inst2|adjusted_data[11]~43_combout  = (\inst2|adjusted_data[15]~22_combout  & (((!\inst2|adjusted_data[15]~21_combout  & \inst2|adjusted_data[11]~42_combout )))) # (!\inst2|adjusted_data[15]~22_combout  & ((\inst2|Mux26~2_combout ) # 
// ((\inst2|adjusted_data[15]~21_combout ))))

	.dataa(\inst2|adjusted_data[15]~22_combout ),
	.datab(\inst2|Mux26~2_combout ),
	.datac(\inst2|adjusted_data[15]~21_combout ),
	.datad(\inst2|adjusted_data[11]~42_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[11]~43_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[11]~43 .lut_mask = 16'h5E54;
defparam \inst2|adjusted_data[11]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \inst2|adjusted_data[11]~44 (
// Equation(s):
// \inst2|adjusted_data[11]~44_combout  = (!\inst|Mux19~0_combout  & (((\inst3|altsyncram_component|auto_generated|q_a [19] & \inst|Mux17~0_combout )) # (!\inst|Mux18~0_combout )))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\inst|Mux19~0_combout ),
	.datac(\inst|Mux17~0_combout ),
	.datad(\inst|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[11]~44_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[11]~44 .lut_mask = 16'h2033;
defparam \inst2|adjusted_data[11]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \inst2|adjusted_data[11]~45 (
// Equation(s):
// \inst2|adjusted_data[11]~45_combout  = (\inst2|adjusted_data[15]~21_combout  & ((\inst2|adjusted_data[11]~44_combout  & (!\inst|Mux18~0_combout )) # (!\inst2|adjusted_data[11]~44_combout  & ((\inst2|adjusted_data[11]~43_combout )))))

	.dataa(\inst|Mux18~0_combout ),
	.datab(\inst2|adjusted_data[11]~43_combout ),
	.datac(\inst2|adjusted_data[11]~44_combout ),
	.datad(\inst2|adjusted_data[15]~21_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[11]~45_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[11]~45 .lut_mask = 16'h5C00;
defparam \inst2|adjusted_data[11]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \inst2|adjusted_data[11]~46 (
// Equation(s):
// \inst2|adjusted_data[11]~46_combout  = (\rw~input_o  & ((\inst2|adjusted_data[11]~43_combout  & (!\inst2|adjusted_data[11]~45_combout )) # (!\inst2|adjusted_data[11]~43_combout  & (\inst2|adjusted_data[11]~45_combout  & 
// \inst3|altsyncram_component|auto_generated|q_a [27]))))

	.dataa(\inst2|adjusted_data[11]~43_combout ),
	.datab(\rw~input_o ),
	.datac(\inst2|adjusted_data[11]~45_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[11]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[11]~46 .lut_mask = 16'h4808;
defparam \inst2|adjusted_data[11]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneive_lcell_comb \inst2|adjusted_data[10]~47 (
// Equation(s):
// \inst2|adjusted_data[10]~47_combout  = (\access_size[1]~input_o  & (!\rawaddress[1]~input_o  & (\inst3|altsyncram_component|auto_generated|q_a [10] & !\rawaddress[0]~input_o )))

	.dataa(\access_size[1]~input_o ),
	.datab(\rawaddress[1]~input_o ),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [10]),
	.datad(\rawaddress[0]~input_o ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[10]~47_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[10]~47 .lut_mask = 16'h0020;
defparam \inst2|adjusted_data[10]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneive_lcell_comb \inst2|adjusted_data[10]~48 (
// Equation(s):
// \inst2|adjusted_data[10]~48_combout  = (\inst2|adjusted_data[15]~22_combout  & (((!\inst2|adjusted_data[15]~21_combout  & \inst2|adjusted_data[10]~47_combout )))) # (!\inst2|adjusted_data[15]~22_combout  & ((\inst2|Mux26~2_combout ) # 
// ((\inst2|adjusted_data[15]~21_combout ))))

	.dataa(\inst2|adjusted_data[15]~22_combout ),
	.datab(\inst2|Mux26~2_combout ),
	.datac(\inst2|adjusted_data[15]~21_combout ),
	.datad(\inst2|adjusted_data[10]~47_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[10]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[10]~48 .lut_mask = 16'h5E54;
defparam \inst2|adjusted_data[10]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \inst2|adjusted_data[10]~49 (
// Equation(s):
// \inst2|adjusted_data[10]~49_combout  = (!\inst|Mux19~0_combout  & (((\inst3|altsyncram_component|auto_generated|q_a [18] & \inst|Mux17~0_combout )) # (!\inst|Mux18~0_combout )))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [18]),
	.datab(\inst|Mux19~0_combout ),
	.datac(\inst|Mux17~0_combout ),
	.datad(\inst|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[10]~49_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[10]~49 .lut_mask = 16'h2033;
defparam \inst2|adjusted_data[10]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \inst2|adjusted_data[10]~50 (
// Equation(s):
// \inst2|adjusted_data[10]~50_combout  = (\inst2|adjusted_data[15]~21_combout  & ((\inst2|adjusted_data[10]~49_combout  & (!\inst|Mux18~0_combout )) # (!\inst2|adjusted_data[10]~49_combout  & ((\inst2|adjusted_data[10]~48_combout )))))

	.dataa(\inst|Mux18~0_combout ),
	.datab(\inst2|adjusted_data[10]~49_combout ),
	.datac(\inst2|adjusted_data[10]~48_combout ),
	.datad(\inst2|adjusted_data[15]~21_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[10]~50_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[10]~50 .lut_mask = 16'h7400;
defparam \inst2|adjusted_data[10]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \inst2|adjusted_data[10]~51 (
// Equation(s):
// \inst2|adjusted_data[10]~51_combout  = (\rw~input_o  & ((\inst2|adjusted_data[10]~48_combout  & (!\inst2|adjusted_data[10]~50_combout )) # (!\inst2|adjusted_data[10]~48_combout  & (\inst2|adjusted_data[10]~50_combout  & 
// \inst3|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\inst2|adjusted_data[10]~48_combout ),
	.datab(\inst2|adjusted_data[10]~50_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [26]),
	.datad(\rw~input_o ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[10]~51_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[10]~51 .lut_mask = 16'h6200;
defparam \inst2|adjusted_data[10]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneive_lcell_comb \inst2|adjusted_data[9]~52 (
// Equation(s):
// \inst2|adjusted_data[9]~52_combout  = (\access_size[1]~input_o  & (!\rawaddress[0]~input_o  & (!\rawaddress[1]~input_o  & \inst3|altsyncram_component|auto_generated|q_a [9])))

	.dataa(\access_size[1]~input_o ),
	.datab(\rawaddress[0]~input_o ),
	.datac(\rawaddress[1]~input_o ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[9]~52_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[9]~52 .lut_mask = 16'h0200;
defparam \inst2|adjusted_data[9]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneive_lcell_comb \inst2|adjusted_data[9]~53 (
// Equation(s):
// \inst2|adjusted_data[9]~53_combout  = (\inst2|adjusted_data[15]~22_combout  & (\inst2|adjusted_data[9]~52_combout  & (!\inst2|adjusted_data[15]~21_combout ))) # (!\inst2|adjusted_data[15]~22_combout  & (((\inst2|adjusted_data[15]~21_combout ) # 
// (\inst2|Mux26~2_combout ))))

	.dataa(\inst2|adjusted_data[15]~22_combout ),
	.datab(\inst2|adjusted_data[9]~52_combout ),
	.datac(\inst2|adjusted_data[15]~21_combout ),
	.datad(\inst2|Mux26~2_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[9]~53 .lut_mask = 16'h5D58;
defparam \inst2|adjusted_data[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneive_lcell_comb \inst2|adjusted_data[9]~54 (
// Equation(s):
// \inst2|adjusted_data[9]~54_combout  = (!\inst|Mux19~0_combout  & (((\inst|Mux17~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [17])) # (!\inst|Mux18~0_combout )))

	.dataa(\inst|Mux17~0_combout ),
	.datab(\inst|Mux19~0_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [17]),
	.datad(\inst|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[9]~54 .lut_mask = 16'h2033;
defparam \inst2|adjusted_data[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneive_lcell_comb \inst2|adjusted_data[9]~55 (
// Equation(s):
// \inst2|adjusted_data[9]~55_combout  = (\inst2|adjusted_data[15]~21_combout  & ((\inst2|adjusted_data[9]~54_combout  & (!\inst|Mux18~0_combout )) # (!\inst2|adjusted_data[9]~54_combout  & ((\inst2|adjusted_data[9]~53_combout )))))

	.dataa(\inst|Mux18~0_combout ),
	.datab(\inst2|adjusted_data[9]~54_combout ),
	.datac(\inst2|adjusted_data[15]~21_combout ),
	.datad(\inst2|adjusted_data[9]~53_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[9]~55 .lut_mask = 16'h7040;
defparam \inst2|adjusted_data[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneive_lcell_comb \inst2|adjusted_data[9]~56 (
// Equation(s):
// \inst2|adjusted_data[9]~56_combout  = (\rw~input_o  & ((\inst2|adjusted_data[9]~53_combout  & ((!\inst2|adjusted_data[9]~55_combout ))) # (!\inst2|adjusted_data[9]~53_combout  & (\inst3|altsyncram_component|auto_generated|q_a [25] & 
// \inst2|adjusted_data[9]~55_combout ))))

	.dataa(\inst2|adjusted_data[9]~53_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [25]),
	.datac(\rw~input_o ),
	.datad(\inst2|adjusted_data[9]~55_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[9]~56 .lut_mask = 16'h40A0;
defparam \inst2|adjusted_data[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneive_lcell_comb \inst2|adjusted_data[8]~57 (
// Equation(s):
// \inst2|adjusted_data[8]~57_combout  = (\inst3|altsyncram_component|auto_generated|q_a [8] & (!\rawaddress[0]~input_o  & (!\rawaddress[1]~input_o  & \access_size[1]~input_o )))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [8]),
	.datab(\rawaddress[0]~input_o ),
	.datac(\rawaddress[1]~input_o ),
	.datad(\access_size[1]~input_o ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[8]~57_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[8]~57 .lut_mask = 16'h0200;
defparam \inst2|adjusted_data[8]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneive_lcell_comb \inst2|adjusted_data[8]~58 (
// Equation(s):
// \inst2|adjusted_data[8]~58_combout  = (\inst2|adjusted_data[15]~22_combout  & (\inst2|adjusted_data[8]~57_combout  & (!\inst2|adjusted_data[15]~21_combout ))) # (!\inst2|adjusted_data[15]~22_combout  & (((\inst2|adjusted_data[15]~21_combout ) # 
// (\inst2|Mux26~2_combout ))))

	.dataa(\inst2|adjusted_data[15]~22_combout ),
	.datab(\inst2|adjusted_data[8]~57_combout ),
	.datac(\inst2|adjusted_data[15]~21_combout ),
	.datad(\inst2|Mux26~2_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[8]~58_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[8]~58 .lut_mask = 16'h5D58;
defparam \inst2|adjusted_data[8]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \inst2|adjusted_data[8]~59 (
// Equation(s):
// \inst2|adjusted_data[8]~59_combout  = (!\inst|Mux19~0_combout  & (((\inst|Mux17~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [16])) # (!\inst|Mux18~0_combout )))

	.dataa(\inst|Mux17~0_combout ),
	.datab(\inst|Mux19~0_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [16]),
	.datad(\inst|Mux18~0_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[8]~59_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[8]~59 .lut_mask = 16'h2033;
defparam \inst2|adjusted_data[8]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \inst2|adjusted_data[8]~60 (
// Equation(s):
// \inst2|adjusted_data[8]~60_combout  = (\inst2|adjusted_data[15]~21_combout  & ((\inst2|adjusted_data[8]~59_combout  & (!\inst|Mux18~0_combout )) # (!\inst2|adjusted_data[8]~59_combout  & ((\inst2|adjusted_data[8]~58_combout )))))

	.dataa(\inst|Mux18~0_combout ),
	.datab(\inst2|adjusted_data[8]~58_combout ),
	.datac(\inst2|adjusted_data[8]~59_combout ),
	.datad(\inst2|adjusted_data[15]~21_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[8]~60_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[8]~60 .lut_mask = 16'h5C00;
defparam \inst2|adjusted_data[8]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \inst2|adjusted_data[8]~61 (
// Equation(s):
// \inst2|adjusted_data[8]~61_combout  = (\rw~input_o  & ((\inst2|adjusted_data[8]~60_combout  & (!\inst2|adjusted_data[8]~58_combout  & \inst3|altsyncram_component|auto_generated|q_a [24])) # (!\inst2|adjusted_data[8]~60_combout  & 
// (\inst2|adjusted_data[8]~58_combout ))))

	.dataa(\inst2|adjusted_data[8]~60_combout ),
	.datab(\inst2|adjusted_data[8]~58_combout ),
	.datac(\rw~input_o ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[8]~61_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[8]~61 .lut_mask = 16'h6040;
defparam \inst2|adjusted_data[8]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneive_lcell_comb \inst2|adjusted_data[7]~64 (
// Equation(s):
// \inst2|adjusted_data[7]~64_combout  = (\access_size[1]~input_o  & ((\access_size[0]~input_o ) # (!\rawaddress[0]~input_o ))) # (!\access_size[1]~input_o  & (!\rawaddress[0]~input_o  & \access_size[0]~input_o ))

	.dataa(\access_size[1]~input_o ),
	.datab(\rawaddress[0]~input_o ),
	.datac(\access_size[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|adjusted_data[7]~64_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[7]~64 .lut_mask = 16'hB2B2;
defparam \inst2|adjusted_data[7]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneive_lcell_comb \inst2|adjusted_data[7]~63 (
// Equation(s):
// \inst2|adjusted_data[7]~63_combout  = (\access_size[1]~input_o  & (!\access_size[0]~input_o  & \rawaddress[1]~input_o )) # (!\access_size[1]~input_o  & ((\rawaddress[1]~input_o ) # (!\access_size[0]~input_o )))

	.dataa(\access_size[1]~input_o ),
	.datab(\access_size[0]~input_o ),
	.datac(\rawaddress[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|adjusted_data[7]~63_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[7]~63 .lut_mask = 16'h7171;
defparam \inst2|adjusted_data[7]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneive_lcell_comb \inst2|adjusted_data[7]~65 (
// Equation(s):
// \inst2|adjusted_data[7]~65_combout  = (\inst2|adjusted_data[7]~63_combout  & (!\inst2|adjusted_data[7]~64_combout )) # (!\inst2|adjusted_data[7]~63_combout  & (\inst2|adjusted_data[7]~64_combout  & \inst3|altsyncram_component|auto_generated|q_a [7]))

	.dataa(gnd),
	.datab(\inst2|adjusted_data[7]~63_combout ),
	.datac(\inst2|adjusted_data[7]~64_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[7]~65_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[7]~65 .lut_mask = 16'h3C0C;
defparam \inst2|adjusted_data[7]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneive_lcell_comb \inst2|adjusted_data[7]~66 (
// Equation(s):
// \inst2|adjusted_data[7]~66_combout  = (\inst|Mux19~0_combout  & (((\inst2|adjusted_data[7]~65_combout )))) # (!\inst|Mux19~0_combout  & (!\inst2|adjusted_data[7]~64_combout  & ((\inst3|altsyncram_component|auto_generated|q_a [15]) # 
// (\inst2|adjusted_data[7]~65_combout ))))

	.dataa(\inst|Mux19~0_combout ),
	.datab(\inst2|adjusted_data[7]~64_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [15]),
	.datad(\inst2|adjusted_data[7]~65_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[7]~66_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[7]~66 .lut_mask = 16'hBB10;
defparam \inst2|adjusted_data[7]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneive_lcell_comb \inst2|adjusted_data[7]~67 (
// Equation(s):
// \inst2|adjusted_data[7]~67_combout  = (\rw~input_o  & ((\inst2|adjusted_data[7]~66_combout ) # ((\inst3|altsyncram_component|auto_generated|q_a [23] & !\inst|Mux19~0_combout ))))

	.dataa(\rw~input_o ),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [23]),
	.datac(\inst|Mux19~0_combout ),
	.datad(\inst2|adjusted_data[7]~66_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[7]~67_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[7]~67 .lut_mask = 16'hAA08;
defparam \inst2|adjusted_data[7]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneive_lcell_comb \inst2|Mux13~0 (
// Equation(s):
// \inst2|Mux13~0_combout  = (!\rawaddress[1]~input_o  & ((\access_size[1]~input_o  & ((!\rawaddress[0]~input_o ) # (!\access_size[0]~input_o ))) # (!\access_size[1]~input_o  & (\access_size[0]~input_o ))))

	.dataa(\access_size[1]~input_o ),
	.datab(\access_size[0]~input_o ),
	.datac(\rawaddress[1]~input_o ),
	.datad(\rawaddress[0]~input_o ),
	.cin(gnd),
	.combout(\inst2|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|Mux13~0 .lut_mask = 16'h060E;
defparam \inst2|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneive_lcell_comb \inst2|adjusted_data[7]~62 (
// Equation(s):
// \inst2|adjusted_data[7]~62_combout  = (\inst|Mux16~0_combout  & (\inst3|altsyncram_component|auto_generated|q_a [31] & (!\inst|Mux17~0_combout  & !\inst2|Mux13~0_combout )))

	.dataa(\inst|Mux16~0_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [31]),
	.datac(\inst|Mux17~0_combout ),
	.datad(\inst2|Mux13~0_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[7]~62_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[7]~62 .lut_mask = 16'h0008;
defparam \inst2|adjusted_data[7]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneive_lcell_comb \inst2|adjusted_data[7]~68 (
// Equation(s):
// \inst2|adjusted_data[7]~68_combout  = (\inst2|adjusted_data[7]~67_combout  & ((\inst2|adjusted_data[7]~63_combout  & ((\inst2|adjusted_data[7]~62_combout ) # (!\inst2|adjusted_data[7]~66_combout ))) # (!\inst2|adjusted_data[7]~63_combout  & 
// ((\inst2|adjusted_data[7]~66_combout )))))

	.dataa(\inst2|adjusted_data[7]~67_combout ),
	.datab(\inst2|adjusted_data[7]~62_combout ),
	.datac(\inst2|adjusted_data[7]~63_combout ),
	.datad(\inst2|adjusted_data[7]~66_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[7]~68_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[7]~68 .lut_mask = 16'h8AA0;
defparam \inst2|adjusted_data[7]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneive_lcell_comb \inst2|adjusted_data[6]~70 (
// Equation(s):
// \inst2|adjusted_data[6]~70_combout  = (\inst2|adjusted_data[7]~63_combout  & ((!\inst2|adjusted_data[7]~64_combout ))) # (!\inst2|adjusted_data[7]~63_combout  & (\inst3|altsyncram_component|auto_generated|q_a [6] & \inst2|adjusted_data[7]~64_combout ))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [6]),
	.datab(\inst2|adjusted_data[7]~63_combout ),
	.datac(\inst2|adjusted_data[7]~64_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|adjusted_data[6]~70_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[6]~70 .lut_mask = 16'h2C2C;
defparam \inst2|adjusted_data[6]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneive_lcell_comb \inst2|adjusted_data[6]~71 (
// Equation(s):
// \inst2|adjusted_data[6]~71_combout  = (\inst|Mux19~0_combout  & (\inst2|adjusted_data[6]~70_combout )) # (!\inst|Mux19~0_combout  & (!\inst2|adjusted_data[7]~64_combout  & ((\inst2|adjusted_data[6]~70_combout ) # 
// (\inst3|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\inst2|adjusted_data[6]~70_combout ),
	.datab(\inst2|adjusted_data[7]~64_combout ),
	.datac(\inst|Mux19~0_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[6]~71_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[6]~71 .lut_mask = 16'hA3A2;
defparam \inst2|adjusted_data[6]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneive_lcell_comb \inst2|adjusted_data[6]~72 (
// Equation(s):
// \inst2|adjusted_data[6]~72_combout  = (\rw~input_o  & ((\inst2|adjusted_data[6]~71_combout ) # ((\inst3|altsyncram_component|auto_generated|q_a [22] & !\inst|Mux19~0_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [22]),
	.datab(\inst2|adjusted_data[6]~71_combout ),
	.datac(\inst|Mux19~0_combout ),
	.datad(\rw~input_o ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[6]~72_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[6]~72 .lut_mask = 16'hCE00;
defparam \inst2|adjusted_data[6]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneive_lcell_comb \inst2|adjusted_data[6]~69 (
// Equation(s):
// \inst2|adjusted_data[6]~69_combout  = (\inst|Mux16~0_combout  & (!\inst2|Mux13~0_combout  & (!\inst|Mux17~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [30])))

	.dataa(\inst|Mux16~0_combout ),
	.datab(\inst2|Mux13~0_combout ),
	.datac(\inst|Mux17~0_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[6]~69_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[6]~69 .lut_mask = 16'h0200;
defparam \inst2|adjusted_data[6]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N30
cycloneive_lcell_comb \inst2|adjusted_data[6]~73 (
// Equation(s):
// \inst2|adjusted_data[6]~73_combout  = (\inst2|adjusted_data[6]~72_combout  & ((\inst2|adjusted_data[6]~71_combout  & ((\inst2|adjusted_data[6]~69_combout ) # (!\inst2|adjusted_data[7]~63_combout ))) # (!\inst2|adjusted_data[6]~71_combout  & 
// (\inst2|adjusted_data[7]~63_combout ))))

	.dataa(\inst2|adjusted_data[6]~72_combout ),
	.datab(\inst2|adjusted_data[6]~71_combout ),
	.datac(\inst2|adjusted_data[7]~63_combout ),
	.datad(\inst2|adjusted_data[6]~69_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[6]~73_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[6]~73 .lut_mask = 16'hA828;
defparam \inst2|adjusted_data[6]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneive_lcell_comb \inst2|adjusted_data[5]~75 (
// Equation(s):
// \inst2|adjusted_data[5]~75_combout  = (\inst2|adjusted_data[7]~64_combout  & (!\inst2|adjusted_data[7]~63_combout  & \inst3|altsyncram_component|auto_generated|q_a [5])) # (!\inst2|adjusted_data[7]~64_combout  & (\inst2|adjusted_data[7]~63_combout ))

	.dataa(gnd),
	.datab(\inst2|adjusted_data[7]~64_combout ),
	.datac(\inst2|adjusted_data[7]~63_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[5]~75_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[5]~75 .lut_mask = 16'h3C30;
defparam \inst2|adjusted_data[5]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneive_lcell_comb \inst2|adjusted_data[5]~76 (
// Equation(s):
// \inst2|adjusted_data[5]~76_combout  = (\inst|Mux19~0_combout  & (((\inst2|adjusted_data[5]~75_combout )))) # (!\inst|Mux19~0_combout  & (!\inst2|adjusted_data[7]~64_combout  & ((\inst3|altsyncram_component|auto_generated|q_a [13]) # 
// (\inst2|adjusted_data[5]~75_combout ))))

	.dataa(\inst|Mux19~0_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [13]),
	.datac(\inst2|adjusted_data[7]~64_combout ),
	.datad(\inst2|adjusted_data[5]~75_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[5]~76_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[5]~76 .lut_mask = 16'hAF04;
defparam \inst2|adjusted_data[5]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneive_lcell_comb \inst2|adjusted_data[5]~77 (
// Equation(s):
// \inst2|adjusted_data[5]~77_combout  = (\rw~input_o  & ((\inst2|adjusted_data[5]~76_combout ) # ((!\inst|Mux19~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\inst2|adjusted_data[5]~76_combout ),
	.datab(\rw~input_o ),
	.datac(\inst|Mux19~0_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[5]~77_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[5]~77 .lut_mask = 16'h8C88;
defparam \inst2|adjusted_data[5]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneive_lcell_comb \inst2|adjusted_data[5]~74 (
// Equation(s):
// \inst2|adjusted_data[5]~74_combout  = (\inst|Mux16~0_combout  & (!\inst2|Mux13~0_combout  & (!\inst|Mux17~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\inst|Mux16~0_combout ),
	.datab(\inst2|Mux13~0_combout ),
	.datac(\inst|Mux17~0_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[5]~74_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[5]~74 .lut_mask = 16'h0200;
defparam \inst2|adjusted_data[5]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N22
cycloneive_lcell_comb \inst2|adjusted_data[5]~78 (
// Equation(s):
// \inst2|adjusted_data[5]~78_combout  = (\inst2|adjusted_data[5]~77_combout  & ((\inst2|adjusted_data[5]~76_combout  & ((\inst2|adjusted_data[5]~74_combout ) # (!\inst2|adjusted_data[7]~63_combout ))) # (!\inst2|adjusted_data[5]~76_combout  & 
// (\inst2|adjusted_data[7]~63_combout ))))

	.dataa(\inst2|adjusted_data[5]~76_combout ),
	.datab(\inst2|adjusted_data[5]~77_combout ),
	.datac(\inst2|adjusted_data[7]~63_combout ),
	.datad(\inst2|adjusted_data[5]~74_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[5]~78_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[5]~78 .lut_mask = 16'hC848;
defparam \inst2|adjusted_data[5]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneive_lcell_comb \inst2|adjusted_data[4]~79 (
// Equation(s):
// \inst2|adjusted_data[4]~79_combout  = (\inst|Mux16~0_combout  & (\inst3|altsyncram_component|auto_generated|q_a [28] & (!\inst|Mux17~0_combout  & !\inst2|Mux13~0_combout )))

	.dataa(\inst|Mux16~0_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [28]),
	.datac(\inst|Mux17~0_combout ),
	.datad(\inst2|Mux13~0_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[4]~79_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[4]~79 .lut_mask = 16'h0008;
defparam \inst2|adjusted_data[4]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N16
cycloneive_lcell_comb \inst2|adjusted_data[4]~80 (
// Equation(s):
// \inst2|adjusted_data[4]~80_combout  = (\inst2|adjusted_data[7]~63_combout  & ((!\inst2|adjusted_data[7]~64_combout ))) # (!\inst2|adjusted_data[7]~63_combout  & (\inst3|altsyncram_component|auto_generated|q_a [4] & \inst2|adjusted_data[7]~64_combout ))

	.dataa(gnd),
	.datab(\inst2|adjusted_data[7]~63_combout ),
	.datac(\inst3|altsyncram_component|auto_generated|q_a [4]),
	.datad(\inst2|adjusted_data[7]~64_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[4]~80_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[4]~80 .lut_mask = 16'h30CC;
defparam \inst2|adjusted_data[4]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneive_lcell_comb \inst2|adjusted_data[4]~81 (
// Equation(s):
// \inst2|adjusted_data[4]~81_combout  = (\inst|Mux19~0_combout  & (((\inst2|adjusted_data[4]~80_combout )))) # (!\inst|Mux19~0_combout  & (!\inst2|adjusted_data[7]~64_combout  & ((\inst3|altsyncram_component|auto_generated|q_a [12]) # 
// (\inst2|adjusted_data[4]~80_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [12]),
	.datab(\inst2|adjusted_data[7]~64_combout ),
	.datac(\inst|Mux19~0_combout ),
	.datad(\inst2|adjusted_data[4]~80_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[4]~81_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[4]~81 .lut_mask = 16'hF302;
defparam \inst2|adjusted_data[4]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N4
cycloneive_lcell_comb \inst2|adjusted_data[4]~82 (
// Equation(s):
// \inst2|adjusted_data[4]~82_combout  = (\rw~input_o  & ((\inst2|adjusted_data[4]~81_combout ) # ((\inst3|altsyncram_component|auto_generated|q_a [20] & !\inst|Mux19~0_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [20]),
	.datab(\inst2|adjusted_data[4]~81_combout ),
	.datac(\inst|Mux19~0_combout ),
	.datad(\rw~input_o ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[4]~82_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[4]~82 .lut_mask = 16'hCE00;
defparam \inst2|adjusted_data[4]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N6
cycloneive_lcell_comb \inst2|adjusted_data[4]~83 (
// Equation(s):
// \inst2|adjusted_data[4]~83_combout  = (\inst2|adjusted_data[4]~82_combout  & ((\inst2|adjusted_data[7]~63_combout  & ((\inst2|adjusted_data[4]~79_combout ) # (!\inst2|adjusted_data[4]~81_combout ))) # (!\inst2|adjusted_data[7]~63_combout  & 
// ((\inst2|adjusted_data[4]~81_combout )))))

	.dataa(\inst2|adjusted_data[4]~79_combout ),
	.datab(\inst2|adjusted_data[4]~82_combout ),
	.datac(\inst2|adjusted_data[7]~63_combout ),
	.datad(\inst2|adjusted_data[4]~81_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[4]~83_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[4]~83 .lut_mask = 16'h8CC0;
defparam \inst2|adjusted_data[4]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneive_lcell_comb \inst2|adjusted_data[3]~85 (
// Equation(s):
// \inst2|adjusted_data[3]~85_combout  = (\inst2|adjusted_data[7]~63_combout  & ((!\inst2|adjusted_data[7]~64_combout ))) # (!\inst2|adjusted_data[7]~63_combout  & (\inst3|altsyncram_component|auto_generated|q_a [3] & \inst2|adjusted_data[7]~64_combout ))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [3]),
	.datab(\inst2|adjusted_data[7]~63_combout ),
	.datac(\inst2|adjusted_data[7]~64_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|adjusted_data[3]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[3]~85 .lut_mask = 16'h2C2C;
defparam \inst2|adjusted_data[3]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneive_lcell_comb \inst2|adjusted_data[3]~86 (
// Equation(s):
// \inst2|adjusted_data[3]~86_combout  = (\inst|Mux19~0_combout  & (\inst2|adjusted_data[3]~85_combout )) # (!\inst|Mux19~0_combout  & (!\inst2|adjusted_data[7]~64_combout  & ((\inst2|adjusted_data[3]~85_combout ) # 
// (\inst3|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\inst2|adjusted_data[3]~85_combout ),
	.datab(\inst2|adjusted_data[7]~64_combout ),
	.datac(\inst|Mux19~0_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[3]~86_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[3]~86 .lut_mask = 16'hA3A2;
defparam \inst2|adjusted_data[3]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneive_lcell_comb \inst2|adjusted_data[3]~87 (
// Equation(s):
// \inst2|adjusted_data[3]~87_combout  = (\rw~input_o  & ((\inst2|adjusted_data[3]~86_combout ) # ((\inst3|altsyncram_component|auto_generated|q_a [19] & !\inst|Mux19~0_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [19]),
	.datab(\inst2|adjusted_data[3]~86_combout ),
	.datac(\rw~input_o ),
	.datad(\inst|Mux19~0_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[3]~87_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[3]~87 .lut_mask = 16'hC0E0;
defparam \inst2|adjusted_data[3]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N16
cycloneive_lcell_comb \inst2|adjusted_data[3]~84 (
// Equation(s):
// \inst2|adjusted_data[3]~84_combout  = (\inst|Mux16~0_combout  & (!\inst2|Mux13~0_combout  & (!\inst|Mux17~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [27])))

	.dataa(\inst|Mux16~0_combout ),
	.datab(\inst2|Mux13~0_combout ),
	.datac(\inst|Mux17~0_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[3]~84_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[3]~84 .lut_mask = 16'h0200;
defparam \inst2|adjusted_data[3]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneive_lcell_comb \inst2|adjusted_data[3]~88 (
// Equation(s):
// \inst2|adjusted_data[3]~88_combout  = (\inst2|adjusted_data[3]~87_combout  & ((\inst2|adjusted_data[3]~86_combout  & ((\inst2|adjusted_data[3]~84_combout ) # (!\inst2|adjusted_data[7]~63_combout ))) # (!\inst2|adjusted_data[3]~86_combout  & 
// (\inst2|adjusted_data[7]~63_combout ))))

	.dataa(\inst2|adjusted_data[3]~87_combout ),
	.datab(\inst2|adjusted_data[3]~86_combout ),
	.datac(\inst2|adjusted_data[7]~63_combout ),
	.datad(\inst2|adjusted_data[3]~84_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[3]~88_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[3]~88 .lut_mask = 16'hA828;
defparam \inst2|adjusted_data[3]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneive_lcell_comb \inst2|adjusted_data[2]~90 (
// Equation(s):
// \inst2|adjusted_data[2]~90_combout  = (\inst2|adjusted_data[7]~64_combout  & (\inst3|altsyncram_component|auto_generated|q_a [2] & !\inst2|adjusted_data[7]~63_combout )) # (!\inst2|adjusted_data[7]~64_combout  & ((\inst2|adjusted_data[7]~63_combout )))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [2]),
	.datab(\inst2|adjusted_data[7]~64_combout ),
	.datac(\inst2|adjusted_data[7]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst2|adjusted_data[2]~90_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[2]~90 .lut_mask = 16'h3838;
defparam \inst2|adjusted_data[2]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cycloneive_lcell_comb \inst2|adjusted_data[2]~91 (
// Equation(s):
// \inst2|adjusted_data[2]~91_combout  = (\inst|Mux19~0_combout  & (((\inst2|adjusted_data[2]~90_combout )))) # (!\inst|Mux19~0_combout  & (!\inst2|adjusted_data[7]~64_combout  & ((\inst3|altsyncram_component|auto_generated|q_a [10]) # 
// (\inst2|adjusted_data[2]~90_combout ))))

	.dataa(\inst3|altsyncram_component|auto_generated|q_a [10]),
	.datab(\inst2|adjusted_data[7]~64_combout ),
	.datac(\inst|Mux19~0_combout ),
	.datad(\inst2|adjusted_data[2]~90_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[2]~91_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[2]~91 .lut_mask = 16'hF302;
defparam \inst2|adjusted_data[2]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneive_lcell_comb \inst2|adjusted_data[2]~89 (
// Equation(s):
// \inst2|adjusted_data[2]~89_combout  = (!\inst|Mux17~0_combout  & (!\inst2|Mux13~0_combout  & (\inst|Mux16~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\inst|Mux17~0_combout ),
	.datab(\inst2|Mux13~0_combout ),
	.datac(\inst|Mux16~0_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[2]~89_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[2]~89 .lut_mask = 16'h1000;
defparam \inst2|adjusted_data[2]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneive_lcell_comb \inst2|adjusted_data[2]~92 (
// Equation(s):
// \inst2|adjusted_data[2]~92_combout  = (\rw~input_o  & ((\inst2|adjusted_data[2]~91_combout ) # ((!\inst|Mux19~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\inst2|adjusted_data[2]~91_combout ),
	.datab(\rw~input_o ),
	.datac(\inst|Mux19~0_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[2]~92_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[2]~92 .lut_mask = 16'h8C88;
defparam \inst2|adjusted_data[2]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cycloneive_lcell_comb \inst2|adjusted_data[2]~93 (
// Equation(s):
// \inst2|adjusted_data[2]~93_combout  = (\inst2|adjusted_data[2]~92_combout  & ((\inst2|adjusted_data[2]~91_combout  & ((\inst2|adjusted_data[2]~89_combout ) # (!\inst2|adjusted_data[7]~63_combout ))) # (!\inst2|adjusted_data[2]~91_combout  & 
// ((\inst2|adjusted_data[7]~63_combout )))))

	.dataa(\inst2|adjusted_data[2]~91_combout ),
	.datab(\inst2|adjusted_data[2]~89_combout ),
	.datac(\inst2|adjusted_data[7]~63_combout ),
	.datad(\inst2|adjusted_data[2]~92_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[2]~93_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[2]~93 .lut_mask = 16'hDA00;
defparam \inst2|adjusted_data[2]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N0
cycloneive_lcell_comb \inst2|adjusted_data[1]~95 (
// Equation(s):
// \inst2|adjusted_data[1]~95_combout  = (\inst2|adjusted_data[7]~63_combout  & (!\inst2|adjusted_data[7]~64_combout )) # (!\inst2|adjusted_data[7]~63_combout  & (\inst2|adjusted_data[7]~64_combout  & \inst3|altsyncram_component|auto_generated|q_a [1]))

	.dataa(gnd),
	.datab(\inst2|adjusted_data[7]~63_combout ),
	.datac(\inst2|adjusted_data[7]~64_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[1]~95_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[1]~95 .lut_mask = 16'h3C0C;
defparam \inst2|adjusted_data[1]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N26
cycloneive_lcell_comb \inst2|adjusted_data[1]~96 (
// Equation(s):
// \inst2|adjusted_data[1]~96_combout  = (\inst|Mux19~0_combout  & (\inst2|adjusted_data[1]~95_combout )) # (!\inst|Mux19~0_combout  & (!\inst2|adjusted_data[7]~64_combout  & ((\inst2|adjusted_data[1]~95_combout ) # 
// (\inst3|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\inst|Mux19~0_combout ),
	.datab(\inst2|adjusted_data[1]~95_combout ),
	.datac(\inst2|adjusted_data[7]~64_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[1]~96_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[1]~96 .lut_mask = 16'h8D8C;
defparam \inst2|adjusted_data[1]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N12
cycloneive_lcell_comb \inst2|adjusted_data[1]~97 (
// Equation(s):
// \inst2|adjusted_data[1]~97_combout  = (\rw~input_o  & ((\inst2|adjusted_data[1]~96_combout ) # ((!\inst|Mux19~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\inst|Mux19~0_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [17]),
	.datac(\inst2|adjusted_data[1]~96_combout ),
	.datad(\rw~input_o ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[1]~97_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[1]~97 .lut_mask = 16'hF400;
defparam \inst2|adjusted_data[1]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneive_lcell_comb \inst2|adjusted_data[1]~94 (
// Equation(s):
// \inst2|adjusted_data[1]~94_combout  = (!\inst|Mux17~0_combout  & (!\inst2|Mux13~0_combout  & (\inst|Mux16~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [25])))

	.dataa(\inst|Mux17~0_combout ),
	.datab(\inst2|Mux13~0_combout ),
	.datac(\inst|Mux16~0_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[1]~94_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[1]~94 .lut_mask = 16'h1000;
defparam \inst2|adjusted_data[1]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N14
cycloneive_lcell_comb \inst2|adjusted_data[1]~98 (
// Equation(s):
// \inst2|adjusted_data[1]~98_combout  = (\inst2|adjusted_data[1]~97_combout  & ((\inst2|adjusted_data[1]~96_combout  & ((\inst2|adjusted_data[1]~94_combout ) # (!\inst2|adjusted_data[7]~63_combout ))) # (!\inst2|adjusted_data[1]~96_combout  & 
// ((\inst2|adjusted_data[7]~63_combout )))))

	.dataa(\inst2|adjusted_data[1]~97_combout ),
	.datab(\inst2|adjusted_data[1]~94_combout ),
	.datac(\inst2|adjusted_data[1]~96_combout ),
	.datad(\inst2|adjusted_data[7]~63_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[1]~98_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[1]~98 .lut_mask = 16'h8AA0;
defparam \inst2|adjusted_data[1]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N24
cycloneive_lcell_comb \inst2|adjusted_data[0]~100 (
// Equation(s):
// \inst2|adjusted_data[0]~100_combout  = (\inst2|adjusted_data[7]~63_combout  & (!\inst2|adjusted_data[7]~64_combout )) # (!\inst2|adjusted_data[7]~63_combout  & (\inst2|adjusted_data[7]~64_combout  & \inst3|altsyncram_component|auto_generated|q_a [0]))

	.dataa(gnd),
	.datab(\inst2|adjusted_data[7]~63_combout ),
	.datac(\inst2|adjusted_data[7]~64_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[0]~100_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[0]~100 .lut_mask = 16'h3C0C;
defparam \inst2|adjusted_data[0]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N2
cycloneive_lcell_comb \inst2|adjusted_data[0]~101 (
// Equation(s):
// \inst2|adjusted_data[0]~101_combout  = (\inst|Mux19~0_combout  & (((\inst2|adjusted_data[0]~100_combout )))) # (!\inst|Mux19~0_combout  & (!\inst2|adjusted_data[7]~64_combout  & ((\inst3|altsyncram_component|auto_generated|q_a [8]) # 
// (\inst2|adjusted_data[0]~100_combout ))))

	.dataa(\inst2|adjusted_data[7]~64_combout ),
	.datab(\inst3|altsyncram_component|auto_generated|q_a [8]),
	.datac(\inst|Mux19~0_combout ),
	.datad(\inst2|adjusted_data[0]~100_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[0]~101_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[0]~101 .lut_mask = 16'hF504;
defparam \inst2|adjusted_data[0]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N20
cycloneive_lcell_comb \inst2|adjusted_data[0]~102 (
// Equation(s):
// \inst2|adjusted_data[0]~102_combout  = (\rw~input_o  & ((\inst2|adjusted_data[0]~101_combout ) # ((!\inst|Mux19~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\rw~input_o ),
	.datab(\inst2|adjusted_data[0]~101_combout ),
	.datac(\inst|Mux19~0_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[0]~102_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[0]~102 .lut_mask = 16'h8A88;
defparam \inst2|adjusted_data[0]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneive_lcell_comb \inst2|adjusted_data[0]~99 (
// Equation(s):
// \inst2|adjusted_data[0]~99_combout  = (\inst|Mux16~0_combout  & (!\inst2|Mux13~0_combout  & (!\inst|Mux17~0_combout  & \inst3|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\inst|Mux16~0_combout ),
	.datab(\inst2|Mux13~0_combout ),
	.datac(\inst|Mux17~0_combout ),
	.datad(\inst3|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\inst2|adjusted_data[0]~99_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[0]~99 .lut_mask = 16'h0200;
defparam \inst2|adjusted_data[0]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y15_N30
cycloneive_lcell_comb \inst2|adjusted_data[0]~103 (
// Equation(s):
// \inst2|adjusted_data[0]~103_combout  = (\inst2|adjusted_data[0]~102_combout  & ((\inst2|adjusted_data[0]~101_combout  & ((\inst2|adjusted_data[0]~99_combout ) # (!\inst2|adjusted_data[7]~63_combout ))) # (!\inst2|adjusted_data[0]~101_combout  & 
// ((\inst2|adjusted_data[7]~63_combout )))))

	.dataa(\inst2|adjusted_data[0]~102_combout ),
	.datab(\inst2|adjusted_data[0]~101_combout ),
	.datac(\inst2|adjusted_data[0]~99_combout ),
	.datad(\inst2|adjusted_data[7]~63_combout ),
	.cin(gnd),
	.combout(\inst2|adjusted_data[0]~103_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|adjusted_data[0]~103 .lut_mask = 16'hA288;
defparam \inst2|adjusted_data[0]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y8_N22
cycloneive_io_ibuf \rawaddress[31]~input (
	.i(rawaddress[31]),
	.ibar(gnd),
	.o(\rawaddress[31]~input_o ));
// synopsys translate_off
defparam \rawaddress[31]~input .bus_hold = "false";
defparam \rawaddress[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \rawaddress[30]~input (
	.i(rawaddress[30]),
	.ibar(gnd),
	.o(\rawaddress[30]~input_o ));
// synopsys translate_off
defparam \rawaddress[30]~input .bus_hold = "false";
defparam \rawaddress[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N22
cycloneive_io_ibuf \rawaddress[29]~input (
	.i(rawaddress[29]),
	.ibar(gnd),
	.o(\rawaddress[29]~input_o ));
// synopsys translate_off
defparam \rawaddress[29]~input .bus_hold = "false";
defparam \rawaddress[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y6_N22
cycloneive_io_ibuf \rawaddress[28]~input (
	.i(rawaddress[28]),
	.ibar(gnd),
	.o(\rawaddress[28]~input_o ));
// synopsys translate_off
defparam \rawaddress[28]~input .bus_hold = "false";
defparam \rawaddress[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y34_N8
cycloneive_io_ibuf \rawaddress[27]~input (
	.i(rawaddress[27]),
	.ibar(gnd),
	.o(\rawaddress[27]~input_o ));
// synopsys translate_off
defparam \rawaddress[27]~input .bus_hold = "false";
defparam \rawaddress[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \rawaddress[26]~input (
	.i(rawaddress[26]),
	.ibar(gnd),
	.o(\rawaddress[26]~input_o ));
// synopsys translate_off
defparam \rawaddress[26]~input .bus_hold = "false";
defparam \rawaddress[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \rawaddress[25]~input (
	.i(rawaddress[25]),
	.ibar(gnd),
	.o(\rawaddress[25]~input_o ));
// synopsys translate_off
defparam \rawaddress[25]~input .bus_hold = "false";
defparam \rawaddress[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N8
cycloneive_io_ibuf \rawaddress[24]~input (
	.i(rawaddress[24]),
	.ibar(gnd),
	.o(\rawaddress[24]~input_o ));
// synopsys translate_off
defparam \rawaddress[24]~input .bus_hold = "false";
defparam \rawaddress[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N22
cycloneive_io_ibuf \rawaddress[23]~input (
	.i(rawaddress[23]),
	.ibar(gnd),
	.o(\rawaddress[23]~input_o ));
// synopsys translate_off
defparam \rawaddress[23]~input .bus_hold = "false";
defparam \rawaddress[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneive_io_ibuf \rawaddress[22]~input (
	.i(rawaddress[22]),
	.ibar(gnd),
	.o(\rawaddress[22]~input_o ));
// synopsys translate_off
defparam \rawaddress[22]~input .bus_hold = "false";
defparam \rawaddress[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N1
cycloneive_io_ibuf \rawaddress[21]~input (
	.i(rawaddress[21]),
	.ibar(gnd),
	.o(\rawaddress[21]~input_o ));
// synopsys translate_off
defparam \rawaddress[21]~input .bus_hold = "false";
defparam \rawaddress[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
cycloneive_io_ibuf \rawaddress[20]~input (
	.i(rawaddress[20]),
	.ibar(gnd),
	.o(\rawaddress[20]~input_o ));
// synopsys translate_off
defparam \rawaddress[20]~input .bus_hold = "false";
defparam \rawaddress[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
cycloneive_io_ibuf \rawaddress[19]~input (
	.i(rawaddress[19]),
	.ibar(gnd),
	.o(\rawaddress[19]~input_o ));
// synopsys translate_off
defparam \rawaddress[19]~input .bus_hold = "false";
defparam \rawaddress[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \rawaddress[18]~input (
	.i(rawaddress[18]),
	.ibar(gnd),
	.o(\rawaddress[18]~input_o ));
// synopsys translate_off
defparam \rawaddress[18]~input .bus_hold = "false";
defparam \rawaddress[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N8
cycloneive_io_ibuf \rawaddress[17]~input (
	.i(rawaddress[17]),
	.ibar(gnd),
	.o(\rawaddress[17]~input_o ));
// synopsys translate_off
defparam \rawaddress[17]~input .bus_hold = "false";
defparam \rawaddress[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y34_N1
cycloneive_io_ibuf \rawaddress[16]~input (
	.i(rawaddress[16]),
	.ibar(gnd),
	.o(\rawaddress[16]~input_o ));
// synopsys translate_off
defparam \rawaddress[16]~input .bus_hold = "false";
defparam \rawaddress[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y6_N15
cycloneive_io_ibuf \rawaddress[15]~input (
	.i(rawaddress[15]),
	.ibar(gnd),
	.o(\rawaddress[15]~input_o ));
// synopsys translate_off
defparam \rawaddress[15]~input .bus_hold = "false";
defparam \rawaddress[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N8
cycloneive_io_ibuf \rawaddress[14]~input (
	.i(rawaddress[14]),
	.ibar(gnd),
	.o(\rawaddress[14]~input_o ));
// synopsys translate_off
defparam \rawaddress[14]~input .bus_hold = "false";
defparam \rawaddress[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N15
cycloneive_io_ibuf \rawaddress[13]~input (
	.i(rawaddress[13]),
	.ibar(gnd),
	.o(\rawaddress[13]~input_o ));
// synopsys translate_off
defparam \rawaddress[13]~input .bus_hold = "false";
defparam \rawaddress[13]~input .simulate_z_as = "z";
// synopsys translate_on

assign memout[31] = \memout[31]~output_o ;

assign memout[30] = \memout[30]~output_o ;

assign memout[29] = \memout[29]~output_o ;

assign memout[28] = \memout[28]~output_o ;

assign memout[27] = \memout[27]~output_o ;

assign memout[26] = \memout[26]~output_o ;

assign memout[25] = \memout[25]~output_o ;

assign memout[24] = \memout[24]~output_o ;

assign memout[23] = \memout[23]~output_o ;

assign memout[22] = \memout[22]~output_o ;

assign memout[21] = \memout[21]~output_o ;

assign memout[20] = \memout[20]~output_o ;

assign memout[19] = \memout[19]~output_o ;

assign memout[18] = \memout[18]~output_o ;

assign memout[17] = \memout[17]~output_o ;

assign memout[16] = \memout[16]~output_o ;

assign memout[15] = \memout[15]~output_o ;

assign memout[14] = \memout[14]~output_o ;

assign memout[13] = \memout[13]~output_o ;

assign memout[12] = \memout[12]~output_o ;

assign memout[11] = \memout[11]~output_o ;

assign memout[10] = \memout[10]~output_o ;

assign memout[9] = \memout[9]~output_o ;

assign memout[8] = \memout[8]~output_o ;

assign memout[7] = \memout[7]~output_o ;

assign memout[6] = \memout[6]~output_o ;

assign memout[5] = \memout[5]~output_o ;

assign memout[4] = \memout[4]~output_o ;

assign memout[3] = \memout[3]~output_o ;

assign memout[2] = \memout[2]~output_o ;

assign memout[1] = \memout[1]~output_o ;

assign memout[0] = \memout[0]~output_o ;

assign outout[31] = \outout[31]~output_o ;

assign outout[30] = \outout[30]~output_o ;

assign outout[29] = \outout[29]~output_o ;

assign outout[28] = \outout[28]~output_o ;

assign outout[27] = \outout[27]~output_o ;

assign outout[26] = \outout[26]~output_o ;

assign outout[25] = \outout[25]~output_o ;

assign outout[24] = \outout[24]~output_o ;

assign outout[23] = \outout[23]~output_o ;

assign outout[22] = \outout[22]~output_o ;

assign outout[21] = \outout[21]~output_o ;

assign outout[20] = \outout[20]~output_o ;

assign outout[19] = \outout[19]~output_o ;

assign outout[18] = \outout[18]~output_o ;

assign outout[17] = \outout[17]~output_o ;

assign outout[16] = \outout[16]~output_o ;

assign outout[15] = \outout[15]~output_o ;

assign outout[14] = \outout[14]~output_o ;

assign outout[13] = \outout[13]~output_o ;

assign outout[12] = \outout[12]~output_o ;

assign outout[11] = \outout[11]~output_o ;

assign outout[10] = \outout[10]~output_o ;

assign outout[9] = \outout[9]~output_o ;

assign outout[8] = \outout[8]~output_o ;

assign outout[7] = \outout[7]~output_o ;

assign outout[6] = \outout[6]~output_o ;

assign outout[5] = \outout[5]~output_o ;

assign outout[4] = \outout[4]~output_o ;

assign outout[3] = \outout[3]~output_o ;

assign outout[2] = \outout[2]~output_o ;

assign outout[1] = \outout[1]~output_o ;

assign outout[0] = \outout[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
