// Seed: 2593545029
module module_0 (
    input wor id_0,
    input tri id_1
);
  wire id_3, id_4;
  assign module_1.id_0 = 0;
endmodule
module module_0 (
    output wand id_0,
    input  tri0 id_1,
    input  wire id_2
);
  assign module_1 = id_1 | -1;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout supply1 id_1;
  supply1 id_5 = 1'b0;
  assign id_1 = -1;
endmodule
module module_3 #(
    parameter id_7 = 32'd60
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  output wire id_8;
  module_2 modCall_1 (
      id_5,
      id_2,
      id_8,
      id_3
  );
  assign modCall_1.id_1 = 0;
  output wire _id_7;
  output logic [7:0] id_6;
  inout wire id_5;
  input wire id_4;
  inout tri0 id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  logic [id_7 : {  -1  }] id_10 = id_4 - id_3;
  always @(posedge -1'b0 == ~id_2) begin : LABEL_0
    id_6[1 : 1] = id_4;
  end
  assign id_3 = 1'h0 !== id_5;
  assign id_9 = id_4;
  wire id_11;
  wire id_12;
endmodule
