# a-4-input-OR-gate-using-system-verilog