# Reading D:/quartus/modelsim_ase/tcl/vsim/pref.tcl
# do lab4_adders_toplevel_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/ece385/lab4/lab4_adders {D:/ece385/lab4/lab4_adders/ripple_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:50 on Mar 08,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab4/lab4_adders" D:/ece385/lab4/lab4_adders/ripple_adder.sv 
# -- Compiling module ripple_adder
# 
# Top level modules:
# 	ripple_adder
# End time: 11:13:50 on Mar 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece385/lab4/lab4_adders {D:/ece385/lab4/lab4_adders/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:50 on Mar 08,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab4/lab4_adders" D:/ece385/lab4/lab4_adders/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 11:13:51 on Mar 08,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece385/lab4/lab4_adders {D:/ece385/lab4/lab4_adders/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:51 on Mar 08,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab4/lab4_adders" D:/ece385/lab4/lab4_adders/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 11:13:51 on Mar 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ece385/lab4/lab4_adders {D:/ece385/lab4/lab4_adders/lab4_adders_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:51 on Mar 08,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab4/lab4_adders" D:/ece385/lab4/lab4_adders/lab4_adders_toplevel.sv 
# -- Compiling module lab4_adders_toplevel
# 
# Top level modules:
# 	lab4_adders_toplevel
# End time: 11:13:51 on Mar 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/ece385/lab4/lab4_adders {D:/ece385/lab4/lab4_adders/testbench_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:51 on Mar 08,2023
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ece385/lab4/lab4_adders" D:/ece385/lab4/lab4_adders/testbench_adder.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:13:51 on Mar 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 11:13:51 on Mar 08,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab4_adders_toplevel
# Loading work.ripple_adder
# Loading work.full_adder
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# Success!
run -all
# Break key hit
# Simulation stop requested.

restart
run -all
# Success!
# Break key hit
# Simulation stop requested.
# End time: 11:14:43 on Mar 08,2023, Elapsed time: 0:00:52
# Errors: 0, Warnings: 0
