Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date             : Mon Feb 10 14:15:46 2025
| Host             : work5.itiv.kit.edu running 64-bit Rocky Linux 9.5 (Blue Onyx)
| Command          : report_power -file route_report_power_0.rpt -pb route_report_power_summary_0.pb -rpx route_report_power_0.rpx
| Design           : vitis_design_wrapper
| Device           : xcvc1902-vsva2197-2MP-e-S
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 24.099       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 10.576       |
| Device Static (W)        | 13.523**     |
| Effective TJA (C/W)      | 3.1          |
| Max Ambient (C)          | 25.0         |
| Junction Temperature (C) | 100.0**      |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>
** No environmental constraints detected, worst case junction temperature (Tj) will be used, this will not impact the dynamic power estimate but will impact the static power shown.
To more accurately reflect the environmental and thermal operating condition of the application the following constraints should be applied, to reflect the applications specifications:
   set_operating_conditions -ambient_temp 25
   set_operating_conditions -thetaja 1.0

Where Ambient Temperature is defined as degrees Celsius and Theta Ja is the effectiveness of the thermal solution described as C/W to represent the rise in junction temperature for every watt dissipated
To set the junction temperature to a specific value the following constraint should be used:
   set_operating_conditions -junction_temp 25

For the Versal architecture, a default junction temperature of 100C is assumed when no environmental conditions are set (Ta/Tj/TJA).


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.386 |       29 |       --- |             --- |
| Logic                    |     0.135 |   184367 |       --- |             --- |
|   LUT as Logic           |     0.089 |    43497 |    899840 |            4.83 |
|   CLE FF Register        |     0.021 |    94169 |   1799680 |            5.23 |
|   LUT as Distributed RAM |     0.017 |     2159 |    449920 |            0.48 |
|   LUT as Shift Register  |     0.007 |     4212 |    449920 |            0.94 |
|   LOOKAHEAD8             |    <0.001 |     1842 |    112480 |            1.64 |
|   Others                 |     0.000 |     9233 |       --- |             --- |
|   BUFG                   |     0.000 |        1 |        80 |            1.25 |
| Signals                  |     0.242 |   153152 |       --- |             --- |
| Block RAM                |     0.124 |    139.5 |       967 |           14.43 |
| URAM                     |     0.004 |        3 |       463 |            0.65 |
| MMCM                     |     0.120 |        0 |       --- |             --- |
| XPLL                     |     0.738 |        9 |        24 |           37.50 |
| DSPs                     |     0.108 |      118 |       --- |             --- |
| I/O                      |     3.920 |      382 |       --- |             --- |
| AIE                      |     0.000 |        1 |       400 |            0.25 |
| NoC-DDRMC                |     3.482 |        4 |       --- |             --- |
|   NoC                    |     2.548 |        1 |       --- |             --- |
|   DDRMC                  |     0.935 |        3 |         4 |           75.00 |
| PS9                      |     1.317 |        1 |       --- |             --- |
| Static Power             |    13.523 |          |           |                 |
|   PS Static              |     0.230 |          |           |                 |
|   PL Static              |    13.293 |          |           |                 |
| Total                    |    24.099 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+--------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source       | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+--------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint       |       0.800 |    13.559 |       1.185 |     12.373 |       NA    | Unspecified | NA         |
| VCC_SOC      |       0.800 |     5.709 |       4.383 |      1.326 |       NA    | Unspecified | NA         |
| VCC_IO       |       0.800 |     2.695 |       2.508 |      0.187 |       NA    | Unspecified | NA         |
| VCC_RAM      |       0.800 |     0.201 |       0.114 |      0.087 |       NA    | Unspecified | NA         |
| Vccaux       |       1.500 |     2.681 |       0.750 |      1.931 |       NA    | Unspecified | NA         |
| VCCO_503     |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_500     |       1.800 |     0.069 |       0.069 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_501     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_502     |       1.800 |     0.013 |       0.012 |      0.001 |       NA    | Unspecified | NA         |
| VCC_FUSE     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_BATT     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco33       |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25       |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15       |       1.500 |     0.008 |       0.001 |      0.007 |       NA    | Unspecified | NA         |
| Vcco135      |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12       |       1.200 |     0.452 |       0.435 |      0.017 |       NA    | Unspecified | NA         |
| Vcco11       |       1.100 |     0.994 |       0.963 |      0.032 |       NA    | Unspecified | NA         |
| Vcco10       |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PMC      |       0.800 |     0.310 |       0.265 |      0.045 |       NA    | Unspecified | NA         |
| VCCAUX_PMC   |       1.500 |     0.070 |       0.068 |      0.002 |       NA    | Unspecified | NA         |
| VCCAUX_SMON  |       1.500 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| VCC_PSLP     |       0.800 |     0.299 |       0.208 |      0.091 |       NA    | Unspecified | NA         |
| VCC_PSFP     |       0.800 |     1.016 |       0.863 |      0.153 |       NA    | Unspecified | NA         |
| VGTY_AVCC    |       0.880 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VGTY_AVTT    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VGTY_AVCCAUX |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+--------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+------------------+------+
| Ambient Temp (C) | 25.0 |
| ThetaJA (C/W)    | 3.1  |
+------------------+------+


2.2 Clock Constraints
---------------------

+---------------------------+----------------------------------------------------------------------------------------+-----------------+
| Clock                     | Domain                                                                                 | Constraint (ns) |
+---------------------------+----------------------------------------------------------------------------------------+-----------------+
| bank1_clkout0             | vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0             |             1.2 |
| bank1_clkout0_1           | vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0           |             1.0 |
| bank1_clkout0_2           | vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0           |             1.0 |
| bank1_xpll0_fifo_rd_clk   | vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_xpll0_fifo_rd_clk   |             1.2 |
| bank1_xpll0_fifo_rd_clk_1 | vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_xpll0_fifo_rd_clk |             1.0 |
| bank1_xpll0_fifo_rd_clk_2 | vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_xpll0_fifo_rd_clk |             1.0 |
| clk_pl_0                  | vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]                              |            10.0 |
| clk_wizard_0_clk_out1_o2  | vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_out1_o2                      |             3.2 |
| clkfbout_primitive        | vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkfbout_primitive               |            10.0 |
| clkout1_primitive         | vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive                |             1.6 |
| clkout1_primitive_1       | vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive         |             7.8 |
| clkout4_primitive         | vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive                |             2.4 |
| ddr4_dimm1_sma_clk_clk_p  | ddr4_dimm1_sma_clk_clk_p                                                               |             5.0 |
| lpddr4_sma_clk1_clk_p     | lpddr4_sma_clk1_clk_p                                                                  |             5.0 |
| lpddr4_sma_clk2_clk_p     | lpddr4_sma_clk2_clk_p                                                                  |             5.0 |
| mc_clk_xpll               | vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/mc_clk_xpll               |             1.2 |
| mc_clk_xpll_1             | vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/mc_clk_xpll             |             1.0 |
| mc_clk_xpll_2             | vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/mc_clk_xpll             |             1.0 |
| pll_clk_xpll              | vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/pll_clk_xpll              |             0.3 |
| pll_clk_xpll_1            | vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/pll_clk_xpll            |             0.3 |
| pll_clk_xpll_2            | vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/pll_clk_xpll            |             0.3 |
| pll_clktoxphy[0]          | vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/pll_clktoxphy[0]          |             0.3 |
| pll_clktoxphy[0]_1        | vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/pll_clktoxphy[0]        |             0.3 |
| pll_clktoxphy[0]_2        | vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/pll_clktoxphy[0]        |             0.3 |
| pll_clktoxphy[2]          | vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/pll_clktoxphy[2]          |             0.3 |
| pll_clktoxphy[2]_1        | vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/pll_clktoxphy[2]        |             0.3 |
| pll_clktoxphy[2]_2        | vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/pll_clktoxphy[2]        |             0.3 |
+---------------------------+----------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| vitis_design_wrapper          |    10.576 |
|   axi_dbg_hub                 |     0.004 |
|     inst                      |     0.004 |
|       sv_top_inst             |     0.004 |
|   axi_noc                     |     2.548 |
|     inst                      |     2.548 |
|   vitis_design_i              |     8.025 |
|     CIPS_0                    |     1.320 |
|       inst                    |     1.320 |
|     VitisRegion               |     0.888 |
|       System_DPA              |     0.059 |
|       axi_ic_noc_ddr4_S00_AXI |     0.038 |
|       axis_ila_0              |     0.316 |
|       clk_wiz                 |     0.064 |
|       harness_1               |     0.411 |
|     axi_intc_cascaded_1       |     0.006 |
|       U0                      |     0.006 |
|     axi_intc_parent           |     0.006 |
|       U0                      |     0.006 |
|     axi_smc_vip_hier          |     0.060 |
|       icn_ctrl                |     0.029 |
|       icn_ctrl_0              |     0.008 |
|       icn_ctrl_1              |     0.008 |
|       icn_ctrl_2              |     0.008 |
|       icn_ctrl_3              |     0.008 |
|     clk_wizard_0              |     0.068 |
|       inst                    |     0.068 |
|     noc_ddr4                  |     2.298 |
|       inst                    |     2.298 |
|     noc_lpddr4                |     3.368 |
|       inst                    |     3.368 |
|     proc_sys_reset_6          |     0.010 |
|       U0                      |     0.010 |
+-------------------------------+-----------+


