#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 11 01:24:51 2018
# Process ID: 16740
# Current directory: C:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14296 C:\Users\Miguel\Desktop\CR\CR_Project\maisque1Bloco\StreamPopCount\StreamPopCount.xpr
# Log file: C:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/vivado.log
# Journal file: C:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/ip_repo/StreamCopIPCore_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'opopen_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 828.223 ; gain = 154.250
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 11 01:25:35 2018...
ktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_1
Adding cell -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:user:StreamCopIPCore:1.0 - StreamCopIPCore_0
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <design_1> from BD file <C:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 918.551 ; gain = 60.691
ipx::edit_ip_in_project -upgrade true -name StreamCopIPCore_v1_0_project -directory C:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.tmp/StreamCopIPCore_v1_0_project c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/ip_repo/StreamCopIPCore_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/miguel/desktop/cr/cr_project/maisque1bloco/streampopcount/streampopcount.tmp/streamcopipcore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 946.340 ; gain = 16.063
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/ip_repo/StreamCopIPCore_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 952.816 ; gain = 22.539
update_compile_order -fileset sources_1
close_project
launch_runs impl_1 -jobs 2
[Wed Jul 11 01:26:44 2018] Launched impl_1...
Run output will be captured here: C:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name StreamCopIPCore_v1_0_project -directory C:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.tmp/StreamCopIPCore_v1_0_project c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/ip_repo/StreamCopIPCore_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/miguel/desktop/cr/cr_project/maisque1bloco/streampopcount/streampopcount.tmp/streamcopipcore_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/ip_repo/StreamCopIPCore_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 976.801 ; gain = 6.059
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/ip_repo/StreamCopIPCore_1.0/src C:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/ip_repo/StreamCopIPCore_1.0/hdl/md5.vhd
ERROR: [Vivado 12-3630] The destination file 'c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/ip_repo/StreamCopIPCore_1.0/src/md5.vhd' already exists, please use -force if you want to overwrite!
set_property core_revision 81 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/ip_repo/StreamCopIPCore_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/ip_repo/StreamCopIPCore_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:StreamCopIPCore:1.0 [get_ips  design_1_StreamCopIPCore_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_StreamCopIPCore_0_0 (StreamCopIPCore_v1.0 1.0) from revision 80 to revision 81
Wrote  : <C:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/StreamPopCount.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Miguel/Desktop/CR/CR_Project/maisque1Bloco/StreamPopCount/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_StreamCopIPCore_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 11 01:30:24 2018...
