// Seed: 860598018
module module_0 (
    input  uwire id_0,
    output wire  id_1,
    input  tri1  id_2,
    output wor   id_3,
    input  wire  id_4,
    input  wand  id_5,
    output uwire id_6,
    input  wire  id_7
);
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input uwire id_2,
    input uwire id_3,
    input wor id_4,
    input wor id_5,
    input tri id_6,
    input uwire id_7,
    input wor id_8,
    output supply0 id_9,
    output supply1 id_10,
    input wand id_11,
    output supply1 id_12,
    input supply0 id_13,
    output supply1 id_14,
    input tri id_15
);
  always @(posedge 1) id_10 = 1;
  module_0(
      id_6, id_10, id_2, id_10, id_1, id_3, id_14, id_4
  );
endmodule
