########################################
#  This file was generated by hdlmake  #
#  http://ohwr.org/projects/hdl-make/  #
#  v         #
########################################

TOP_MODULE := tb_test_pattern_generator_ciris

MODELSIM_INI_PATH := C:\intelFPGA\18.1\modelsim_ae\win32aloem\..

VCOM_FLAGS := -quiet -modelsimini modelsim.ini 
VSIM_FLAGS := 
VLOG_FLAGS := -quiet -modelsimini modelsim.ini 
VMAP_FLAGS := -modelsimini modelsim.ini 
#target for performing local simulation
local: sim_pre_cmd simulation sim_post_cmd

VERILOG_SRC := ..\..\..\rtl\mux_test_pattern_generator_ciris.sv \
..\..\..\rtl\test_pattern_generator_ciris.sv \
..\..\..\tb\tb_test_pattern_generator_ciris\tb_test_pattern_generator_ciris.sv \
..\..\..\..\..\..\common\common_lib\rtl\av_univ_regs.sv \

VERILOG_OBJ := work\mux_test_pattern_generator_ciris\.mux_test_pattern_generator_ciris_sv \
work\test_pattern_generator_ciris\.test_pattern_generator_ciris_sv \
work\tb_test_pattern_generator_ciris\.tb_test_pattern_generator_ciris_sv \
work\av_univ_regs\.av_univ_regs_sv \

VHDL_SRC := 
VHDL_OBJ := 
INCLUDE_DIRS :=
LIBS := work
LIB_IND := work\.work

simulation: modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ): modelsim.ini
$(VHDL_OBJ): $(LIB_IND) modelsim.ini

modelsim.ini: $(MODELSIM_INI_PATH)\modelsim.ini
		copy $< . 2>&1
work\.work:
	(vlib work && vmap $(VMAP_FLAGS) work && type nul >> work\.work) || del /s /q /f work

work\mux_test_pattern_generator_ciris\.mux_test_pattern_generator_ciris_sv: ..\..\..\rtl\mux_test_pattern_generator_ciris.sv
		vlog -work work $(VLOG_FLAGS) -sv $(INCLUDE_DIRS) $<
		@mkdir $(dir $@) && type nul >> $@


work\test_pattern_generator_ciris\.test_pattern_generator_ciris_sv: ..\..\..\rtl\test_pattern_generator_ciris.sv
		vlog -work work $(VLOG_FLAGS) -sv $(INCLUDE_DIRS) $<
		@mkdir $(dir $@) && type nul >> $@


work\tb_test_pattern_generator_ciris\.tb_test_pattern_generator_ciris_sv: ..\..\..\tb\tb_test_pattern_generator_ciris\tb_test_pattern_generator_ciris.sv \
work\mux_test_pattern_generator_ciris\.mux_test_pattern_generator_ciris_sv \
work\test_pattern_generator_ciris\.test_pattern_generator_ciris_sv \
work\av_univ_regs\.av_univ_regs_sv
		vlog -work work $(VLOG_FLAGS) -sv $(INCLUDE_DIRS) $<
		@mkdir $(dir $@) && type nul >> $@


work\av_univ_regs\.av_univ_regs_sv: ..\..\..\..\..\..\common\common_lib\rtl\av_univ_regs.sv
		vlog -work work $(VLOG_FLAGS) -sv $(INCLUDE_DIRS) $<
		@mkdir $(dir $@) && type nul >> $@


# USER SIM COMMANDS
sim_pre_cmd:
		
sim_post_cmd:
		vsim -voptargs=+acc -do wave.do -i tb_test_pattern_generator_ciris

CLEAN_TARGETS := $(LIBS) modelsim.ini transcript

clean:
		del /s /q /f $(CLEAN_TARGETS)
		@-rmdir /s /q $(CLEAN_TARGETS) >nul 2>&1
mrproper: clean
		del /s /q /f *.vcd *.wlf

.PHONY: mrproper clean sim_pre_cmd sim_post_cmd simulation
