VPR FPGA Placement and Routing.
Version: 8.1.0-dev+v8.0.0-10995-gf13f87b5a
Revision: v8.0.0-10995-gf13f87b5a
Compiled: 2024-08-16T10:51:08
Compiler: GNU 11.4.0 on Linux-5.10.16.3-microsoft-standard-WSL2 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/moises-leiva/vtr-verilog-to-routing/vpr/vpr /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml RFOREST.pre-vpr.blif --route_chan_width 200 --tech_properties /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/tech/PTM_45nm/45nm.xml --power


Architecture file: /home/moises-leiva/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml
Circuit name: RFOREST.pre-vpr

# Loading Architecture Description
# Loading Architecture Description took 0.02 seconds (max_rss 16.9 MiB, delta_rss +2.4 MiB)

Timing analysis: ON
Circuit netlist file: RFOREST.pre-vpr.net
Circuit placement file: RFOREST.pre-vpr.place
Circuit routing file: RFOREST.pre-vpr.route
Circuit SDC file: RFOREST.pre-vpr.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.absorb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 200
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: SIMPLE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 200
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_pres_fac: 1000.000000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.astar_offset: 0.000000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: FOUR_ARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 25.0 MiB, delta_rss +8.1 MiB)
Circuit file: RFOREST.pre-vpr.blif
# Load circuit
Found constant-zero generator 'gnd'
Found constant-zero generator 'unconn'
Found constant-one generator 'vcc'
# Load circuit took 0.05 seconds (max_rss 30.2 MiB, delta_rss +5.2 MiB)
# Clean circuit
Absorbed 1 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   40 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 5
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 45
Swept block(s)      : 0
Constant Pins Marked: 40
# Clean circuit took 0.00 seconds (max_rss 30.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 30.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 30.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 2924
    .input :     517
    .output:       5
    0-LUT  :       2
    6-LUT  :    2325
    adder  :      75
  Nets  : 2954
    Avg Fanout:     3.5
    Max Fanout:    60.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Load Activity File
Warning 2: Net $add~4111^ADD~3-2~dummy_output~2~0 found in activity file, but it does not exist in the .blif file.
Warning 3: Net $add~4112^ADD~2-3~dummy_output~3~0 found in activity file, but it does not exist in the .blif file.
Warning 4: Net $add~4113^ADD~1-3[0] found in activity file, but it does not exist in the .blif file.
Warning 5: Net $add~4114^ADD~0-3[0] found in activity file, but it does not exist in the .blif file.
Warning 6: Net $add~4119^ADD~7-2~dummy_output~2~0 found in activity file, but it does not exist in the .blif file.
Warning 7: Net $add~4120^ADD~6-3~dummy_output~3~0 found in activity file, but it does not exist in the .blif file.
Warning 8: Net $add~4121^ADD~5-3[0] found in activity file, but it does not exist in the .blif file.
Warning 9: Net $add~4122^ADD~4-3[0] found in activity file, but it does not exist in the .blif file.
Warning 10: Net $add~4115^ADD~11-2~dummy_output~2~0 found in activity file, but it does not exist in the .blif file.
Warning 11: Net $add~4116^ADD~10-3~dummy_output~3~0 found in activity file, but it does not exist in the .blif file.
Warning 12: Net $add~4117^ADD~9-3[0] found in activity file, but it does not exist in the .blif file.
Warning 13: Net $add~4118^ADD~8-3[0] found in activity file, but it does not exist in the .blif file.
Warning 14: Net $add~4127^ADD~15-2~dummy_output~2~0 found in activity file, but it does not exist in the .blif file.
Warning 15: Net $add~4128^ADD~14-3~dummy_output~3~0 found in activity file, but it does not exist in the .blif file.
Warning 16: Net $add~4129^ADD~13-3[0] found in activity file, but it does not exist in the .blif file.
Warning 17: Net $add~4130^ADD~12-3[0] found in activity file, but it does not exist in the .blif file.
Warning 18: Net $add~4123^ADD~19-2~dummy_output~2~0 found in activity file, but it does not exist in the .blif file.
Warning 19: Net $add~4124^ADD~18-3~dummy_output~3~0 found in activity file, but it does not exist in the .blif file.
Warning 20: Net $add~4125^ADD~17-3[0] found in activity file, but it does not exist in the .blif file.
Warning 21: Net $add~4126^ADD~16-3[0] found in activity file, but it does not exist in the .blif file.
Warning 22: Net $add~4114^ADD~0-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 23: Net $add~4113^ADD~1-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 24: Net $add~4112^ADD~2-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 25: Net $add~4111^ADD~3-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 26: Net $add~4122^ADD~4-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 27: Net $add~4121^ADD~5-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 28: Net $add~4120^ADD~6-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 29: Net $add~4119^ADD~7-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 30: Net $add~4118^ADD~8-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 31: Net $add~4117^ADD~9-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 32: Net $add~4116^ADD~10-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 33: Net $add~4115^ADD~11-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 34: Net $add~4130^ADD~12-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 35: Net $add~4129^ADD~13-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 36: Net $add~4128^ADD~14-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 37: Net $add~4127^ADD~15-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 38: Net $add~4126^ADD~16-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 39: Net $add~4125^ADD~17-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 40: Net $add~4124^ADD~18-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 41: Net $add~4123^ADD~19-0~dummy_output~0~1 found in activity file, but it does not exist in the .blif file.
Warning 42: Net A99998~0 found in activity file, but it does not exist in the .blif file.
Warning 43: Net A99995~1 found in activity file, but it does not exist in the .blif file.
Warning 44: Net A99995~0 found in activity file, but it does not exist in the .blif file.
Warning 45: Net rst found in activity file, but it does not exist in the .blif file.
Warning 46: Net clk found in activity file, but it does not exist in the .blif file.
Warning 47: Net decision~0 found in activity file, but it does not exist in the .blif file.
# Load Activity File took 0.01 seconds (max_rss 30.2 MiB, delta_rss +0.0 MiB)
# Build Timing Graph
  Timing Graph Nodes: 13380
  Timing Graph Edges: 20937
  Timing Graph Levels: 38
# Build Timing Graph took 0.03 seconds (max_rss 32.7 MiB, delta_rss +2.5 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'RFOREST.pre-vpr.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 32.7 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'RFOREST.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 2924, total nets: 2954, total inputs: 517, total outputs: 5
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   114/2869      3%                            9     6 x 6     
   228/2869      7%                           17     7 x 7     
   342/2869     11%                           24     8 x 8     
   456/2869     15%                           32     9 x 9     
   570/2869     19%                           40    10 x 10    
   684/2869     23%                           47    10 x 10    
   798/2869     27%                           55    11 x 11    
   912/2869     31%                           62    11 x 11    
  1026/2869     35%                           69    12 x 12    
  1140/2869     39%                           76    13 x 13    
  1254/2869     43%                           83    13 x 13    
  1368/2869     47%                           91    14 x 14    
  1482/2869     51%                           98    14 x 14    
  1596/2869     55%                          105    14 x 14    
  1710/2869     59%                          112    15 x 15    
  1824/2869     63%                          120    15 x 15    
  1938/2869     67%                          127    15 x 15    
  2052/2869     71%                          134    16 x 16    
  2166/2869     75%                          143    17 x 17    
  2280/2869     79%                          152    17 x 17    
  2394/2869     83%                          212    18 x 18    
  2508/2869     87%                          326    18 x 18    
  2622/2869     91%                          440    18 x 18    
  2736/2869     95%                          554    18 x 18    
  2850/2869     99%                          668    18 x 18    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 1550
  LEs used for logic and registers    : 0
  LEs used for logic only             : 1550
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.0002988 sec
Full Max Req/Worst Slack updates 1 in 3.4e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.0005427 sec
FPGA sized to 19 x 19 (auto)
Device Utilization: 0.64 (target 1.00)
	Block Utilization: 0.96 Type: io
	Block Utilization: 0.75 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        522                             0.00957854                     0.990421   
       clb        166                                37.4699                      9.13855   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 920 out of 2954 nets, 2034 nets not absorbed.

Netlist conversion complete.

# Packing took 3.65 seconds (max_rss 52.8 MiB, delta_rss +20.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'RFOREST.pre-vpr.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.394726 seconds).
Warning 48: Treated 2 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.41 seconds (max_rss 90.0 MiB, delta_rss +37.2 MiB)
Warning 49: Netlist contains 60 global net to non-global architecture pin connections

Pb types usage...
  io               : 522
   inpad           : 517
   outpad          : 5
  clb              : 166
   fle             : 1550
    lut5inter      : 890
     ble5          : 1742
      flut5        : 1667
       lut5        : 1667
        lut        : 1667
      arithmetic   : 75
       adder       : 75
    ble6           : 660
     lut6          : 660
      lut          : 660

# Create Device
## Build Device Grid
FPGA sized to 19 x 19: 361 grid tiles (auto)

Resource usage...
	Netlist
		522	blocks of type: io
	Architecture
		544	blocks of type: io
	Netlist
		166	blocks of type: clb
	Architecture
		221	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		8	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		4	blocks of type: memory

Device Utilization: 0.64 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.96 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.75 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): io

## Build Device Grid took 0.00 seconds (max_rss 90.0 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:20003
OPIN->CHANX/CHANY edge count before creating direct connections: 115920
OPIN->CHANX/CHANY edge count after creating direct connections: 116128
CHAN->CHAN type edge count:623224
## Build routing resource graph took 0.85 seconds (max_rss 90.0 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 65398
  RR Graph Edges: 759355
# Create Device took 0.91 seconds (max_rss 90.0 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 1.69 seconds (max_rss 90.0 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 50: Found no more ample locations for SOURCE in io
Warning 51: Found no more ample locations for OPIN in io
Warning 52: Found no more ample locations for SOURCE in clb
Warning 53: Found no more ample locations for OPIN in clb
Warning 54: Found no more ample locations for SOURCE in mult_36
Warning 55: Found no more ample locations for OPIN in mult_36
Warning 56: Found no more ample locations for SOURCE in memory
Warning 57: Found no more ample locations for OPIN in memory
## Computing src/opin lookahead took 0.02 seconds (max_rss 90.0 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 1.72 seconds (max_rss 90.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
# Computing placement delta delay look-up took 0.00 seconds (max_rss 90.0 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 90.0 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move and block types

There are 6167 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 44220

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 221.098 td_cost: 3.0825e-06
Initial placement estimated Critical Path Delay (CPD): 16.3441 ns
Initial placement estimated setup Total Negative Slack (sTNS): -64.4613 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -16.3441 ns

Initial placement estimated setup slack histogram:
[ -1.6e-08: -1.5e-08) 4 ( 80.0%) |*************************************************
[ -1.5e-08: -1.3e-08) 0 (  0.0%) |
[ -1.3e-08: -1.2e-08) 0 (  0.0%) |
[ -1.2e-08:   -1e-08) 0 (  0.0%) |
[   -1e-08: -8.5e-09) 0 (  0.0%) |
[ -8.5e-09: -6.9e-09) 0 (  0.0%) |
[ -6.9e-09: -5.3e-09) 0 (  0.0%) |
[ -5.3e-09: -3.8e-09) 0 (  0.0%) |
[ -3.8e-09: -2.2e-09) 0 (  0.0%) |
[ -2.2e-09: -6.3e-10) 1 ( 20.0%) |************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 3036
Warning 58: Starting t: 282 of 688 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 4.2e-04   0.968     189.87 2.841e-06   15.295      -61.6  -15.295   0.665  0.0128   18.0     1.00      3036  0.200
   2    0.0 4.0e-04   0.986     181.45 2.7022e-06  16.180      -63.8  -16.180   0.643  0.0076   18.0     1.00      6072  0.950
   3    0.0 3.8e-04   0.996     177.87 2.7799e-06  14.886      -57.8  -14.886   0.646  0.0063   18.0     1.00      9108  0.950
   4    0.0 3.6e-04   0.984     171.80 2.6973e-06  15.289      -60.2  -15.289   0.618  0.0057   18.0     1.00     12144  0.950
   5    0.0 3.4e-04   0.993     168.91 2.7286e-06  14.339      -57.2  -14.339   0.594  0.0036   18.0     1.00     15180  0.950
   6    0.0 3.3e-04   0.995     166.32 2.6612e-06  14.796      -57.6  -14.796   0.549  0.0029   18.0     1.00     18216  0.950
   7    0.0 3.1e-04   0.990     165.68 2.7554e-06  14.027      -55.5  -14.027   0.576  0.0026   18.0     1.00     21252  0.950
   8    0.0 3.0e-04   1.000     164.58 2.6548e-06  14.697      -58.1  -14.697   0.541  0.0031   18.0     1.00     24288  0.950
   9    0.0 2.8e-04   0.992     162.39 2.6444e-06  14.183      -55.9  -14.183   0.528  0.0047   18.0     1.00     27324  0.950
  10    0.0 2.7e-04   0.993     161.59 2.6455e-06  13.857      -55.8  -13.857   0.500  0.0033   18.0     1.00     30360  0.950
  11    0.0 2.5e-04   0.998     160.64 2.7059e-06  14.312      -56.9  -14.312   0.503  0.0020   18.0     1.00     33396  0.950
  12    0.0 2.4e-04   0.992     159.16 2.6042e-06  14.476      -56.6  -14.476   0.461  0.0031   18.0     1.00     36432  0.950
  13    0.0 2.3e-04   0.997     157.92 2.5569e-06  14.611      -57.7  -14.611   0.461  0.0017   18.0     1.00     39468  0.950
  14    0.0 2.2e-04   0.994     158.09 2.5983e-06  14.334      -57.5  -14.334   0.455  0.0032   18.0     1.00     42504  0.950
  15    0.0 2.1e-04   0.996     157.46 2.5243e-06  14.019      -56.6  -14.019   0.439  0.0023   18.0     1.00     45540  0.950
  16    0.0 2.0e-04   0.994     157.10 2.644e-06   13.888      -55.2  -13.888   0.439  0.0025   18.0     1.01     48576  0.950
  17    0.0 1.9e-04   0.997     156.85 2.5645e-06  14.367      -56.5  -14.367   0.407  0.0020   18.0     1.01     51612  0.950
  18    0.0 1.8e-04   0.996     155.86 2.4083e-06  14.788      -57.8  -14.788   0.407  0.0018   17.4     1.26     54648  0.950
  19    0.0 1.7e-04   0.994     154.97 2.1515e-06  14.473      -58.3  -14.473   0.378  0.0042   16.8     1.49     57684  0.950
  20    0.0 1.6e-04   0.997     153.71 1.986e-06   14.034        -56  -14.034   0.370  0.0030   15.8     1.93     60720  0.950
  21    0.0 1.5e-04   0.997     152.81 1.847e-06   14.217      -55.3  -14.217   0.348  0.0012   14.7     2.38     63756  0.950
  22    0.1 1.4e-04   0.993     152.39 1.6312e-06  13.833      -54.4  -13.833   0.345  0.0026   13.3     2.93     66792  0.950
  23    0.0 1.4e-04   0.995     151.94 1.4903e-06  13.516      -54.7  -13.516   0.336  0.0021   12.0     3.45     69828  0.950
  24    0.0 1.3e-04   0.990     151.28 1.32e-06    14.100      -54.6  -14.100   0.317  0.0049   10.8     3.97     72864  0.950
  25    0.0 1.2e-04   0.994     150.26 1.3268e-06  13.262      -53.2  -13.262   0.315  0.0034    9.5     4.52     75900  0.950
  26    0.0 1.2e-04   0.992     149.13 1.1039e-06  13.541      -53.6  -13.541   0.277  0.0037    8.3     5.00     78936  0.950
  27    0.0 1.1e-04   0.995     148.36 1.1111e-06  13.025      -52.4  -13.025   0.282  0.0028    6.9     5.56     81972  0.950
  28    0.0 1.1e-04   0.997     147.86 9.3404e-07  13.322      -52.8  -13.322   0.293  0.0018    5.8     6.01     85008  0.950
  29    0.0 1.0e-04   0.998     147.61 9.4459e-07  13.105      -52.7  -13.105   0.268  0.0012    5.0     6.36     88044  0.950
  30    0.0 9.6e-05   0.994     147.44 8.5759e-07  13.192      -52.9  -13.192   0.265  0.0028    4.1     6.72     91080  0.950
  31    0.0 9.1e-05   0.995     147.12 7.7373e-07  13.337      -53.4  -13.337   0.277  0.0020    3.4     7.01     94116  0.950
  32    0.0 8.6e-05   0.992     146.47 8.2603e-07  13.142      -52.4  -13.142   0.260  0.0035    2.8     7.24     97152  0.950
  33    0.0 8.2e-05   0.994     145.60 7.8616e-07  12.983      -52.2  -12.983   0.370  0.0027    2.3     7.45    100188  0.950
  34    0.0 7.8e-05   0.996     145.25 8.4599e-07  12.981      -51.8  -12.981   0.349  0.0019    2.2     7.52    103224  0.950
  35    0.0 7.4e-05   0.995     144.62 8.3929e-07  12.908      -51.7  -12.908   0.344  0.0023    2.0     7.60    106260  0.950
  36    0.0 7.0e-05   0.997     144.46 7.0396e-07  13.151      -52.5  -13.151   0.342  0.0017    1.8     7.68    109296  0.950
  37    0.0 6.7e-05   0.999     144.57 7.2327e-07  13.003      -51.9  -13.003   0.326  0.0003    1.6     7.75    112332  0.950
  38    0.0 6.3e-05   0.997     144.15 7.637e-07   12.968      -51.4  -12.968   0.316  0.0015    1.4     7.82    115368  0.950
  39    0.0 6.0e-05   0.998     144.12 6.7513e-07  13.142      -52.2  -13.142   0.305  0.0010    1.2     7.90    118404  0.950
  40    0.0 5.7e-05   0.997     143.84 6.2979e-07  13.222      -52.7  -13.222   0.269  0.0011    1.1     7.97    121440  0.950
  41    0.0 5.4e-05   0.998     143.67 6.4741e-07  13.157      -52.2  -13.157   0.268  0.0013    1.0     8.00    124476  0.950
  42    0.0 5.2e-05   0.999     143.60 6.5246e-07  13.087      -52.1  -13.087   0.261  0.0012    1.0     8.00    127512  0.950
  43    0.0 4.9e-05   0.999     143.21 6.5531e-07  13.107      -52.1  -13.107   0.272  0.0007    1.0     8.00    130548  0.950
  44    0.0 4.7e-05   0.997     143.20 6.9363e-07  12.831        -51  -12.831   0.246  0.0013    1.0     8.00    133584  0.950
  45    0.0 4.4e-05   0.999     143.21 6.7184e-07  12.815      -51.7  -12.815   0.229  0.0006    1.0     8.00    136620  0.950
  46    0.0 4.2e-05   0.998     143.20 6.6776e-07  12.815      -51.2  -12.815   0.220  0.0007    1.0     8.00    139656  0.950
  47    0.0 4.0e-05   0.999     143.12 6.6567e-07  12.878      -51.5  -12.878   0.205  0.0009    1.0     8.00    142692  0.950
  48    0.0 3.8e-05   0.999     142.84 6.6377e-07  12.878      -51.5  -12.878   0.201  0.0006    1.0     8.00    145728  0.950
  49    0.0 3.6e-05   0.998     142.83 6.5903e-07  12.815      -51.4  -12.815   0.203  0.0007    1.0     8.00    148764  0.950
  50    0.0 3.4e-05   0.997     142.86 7.1536e-07  12.815      -50.7  -12.815   0.190  0.0010    1.0     8.00    151800  0.950
  51    0.0 3.3e-05   0.999     142.78 7.1386e-07  12.736      -50.6  -12.736   0.174  0.0004    1.0     8.00    154836  0.950
  52    0.0 3.1e-05   0.999     142.77 7.1646e-07  12.757      -50.6  -12.757   0.174  0.0006    1.0     8.00    157872  0.950
  53    0.0 2.9e-05   0.999     142.80 7.1605e-07  12.763      -50.7  -12.763   0.159  0.0006    1.0     8.00    160908  0.950
  54    0.0 2.8e-05   0.999     142.62 6.8994e-07  12.692      -50.6  -12.692   0.156  0.0005    1.0     8.00    163944  0.950
  55    0.0 2.7e-05   0.999     142.46 6.9422e-07  12.763      -50.8  -12.763   0.165  0.0007    1.0     8.00    166980  0.950
  56    0.0 2.5e-05   0.999     142.38 6.9315e-07  12.763      -50.7  -12.763   0.148  0.0007    1.0     8.00    170016  0.950
  57    0.0 2.0e-05   0.999     142.37 6.8976e-07  12.757      -50.7  -12.757   0.135  0.0007    1.0     8.00    173052  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=142.347, TD costs=6.85934e-07, CPD= 12.692 (ns) 
  58    0.0 1.6e-05   0.999     142.29 6.8475e-07  12.692      -50.6  -12.692   0.085  0.0006    1.0     8.00    176088  0.800
  59    0.0 1.3e-05   0.999     142.23 6.8389e-07  12.713      -50.5  -12.713   0.074  0.0003    1.0     8.00    179124  0.800
  60    0.0 1.0e-05   0.999     142.10 6.7863e-07  12.692      -50.6  -12.692   0.053  0.0004    1.0     8.00    182160  0.800
  61    0.0 8.3e-06   0.999     142.08 6.78e-07    12.692      -50.5  -12.692   0.051  0.0003    1.0     8.00    185196  0.800
  62    0.0 6.6e-06   1.000     142.07 6.7528e-07  12.692      -50.5  -12.692   0.038  0.0002    1.0     8.00    188232  0.800
  63    0.0 5.3e-06   1.000     142.03 6.7675e-07  12.713      -50.5  -12.713   0.031  0.0002    1.0     8.00    191268  0.800
  64    0.0 4.2e-06   1.000     142.03 6.7643e-07  12.713      -50.5  -12.713   0.036  0.0001    1.0     8.00    194304  0.800
  65    0.1 3.4e-06   1.000     142.03 6.7408e-07  12.692      -50.6  -12.692   0.027  0.0001    1.0     8.00    197340  0.800
  66    0.0 2.7e-06   1.000     142.02 6.7344e-07  12.692      -50.6  -12.692   0.026  0.0001    1.0     8.00    200376  0.800
  67    0.0 0.0e+00   1.000     142.00 6.7388e-07  12.692      -50.5  -12.692   0.013  0.0001    1.0     8.00    203412  0.800
## Placement Quench took 0.04 seconds (max_rss 90.0 MiB)
post-quench CPD = 12.6919 (ns) 

BB estimate of min-dist (placement) wire length: 28402

Completed placement consistency check successfully.

Swaps called: 204100

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 12.6919 ns, Fmax: 78.7907 MHz
Placement estimated setup Worst Negative Slack (sWNS): -12.6919 ns
Placement estimated setup Total Negative Slack (sTNS): -50.513 ns

Placement estimated setup slack histogram:
[ -1.3e-08: -1.1e-08) 4 ( 80.0%) |*************************************************
[ -1.1e-08:   -1e-08) 0 (  0.0%) |
[   -1e-08:   -9e-09) 0 (  0.0%) |
[   -9e-09: -7.7e-09) 0 (  0.0%) |
[ -7.7e-09: -6.5e-09) 0 (  0.0%) |
[ -6.5e-09: -5.3e-09) 0 (  0.0%) |
[ -5.3e-09:   -4e-09) 0 (  0.0%) |
[   -4e-09: -2.8e-09) 0 (  0.0%) |
[ -2.8e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -3.3e-10) 1 ( 20.0%) |************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.999759, bb_cost: 142.011, td_cost: 6.73771e-07, 

Placement resource usage:
  io  implemented as io : 522
  clb implemented as clb: 166

Placement number of temperatures: 67
Placement total # of swap attempts: 204100
	Swaps accepted:  61691 (30.2 %)
	Swaps rejected: 131634 (64.5 %)
	Swaps aborted:  10775 ( 5.3 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                17.89            41.08           58.92          0.00         
                   Median                 17.62            36.13           48.76          15.11        
                   Centroid               17.71            40.32           53.57          6.11         
                   W. Centroid            17.79            40.92           53.33          5.75         
                   W. Median              1.60             6.69            70.66          22.65        
                   Crit. Uniform          0.76             4.28            95.72          0.00         
                   Feasible Region        0.73             3.65            77.58          18.77        

clb                Uniform                5.68             5.40            94.60          0.00         
                   Median                 5.63             10.19           89.81          0.00         
                   Centroid               5.69             9.64            90.36          0.00         
                   W. Centroid            5.60             8.85            91.02          0.13         
                   W. Median              0.53             0.00            99.08          0.92         
                   Crit. Uniform          1.37             0.04            99.96          0.00         
                   Feasible Region        1.41             0.00            100.00         0.00         


Placement Quench timing analysis took 0.0061226 seconds (0.0055954 STA, 0.0005272 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.63564 seconds (0.562115 STA, 0.0735255 slack) (69 full updates: 69 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 2.77 seconds (max_rss 90.0 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   59 (  0.9%) |*
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)    3 (  0.0%) |
[      0.4:      0.5)   24 (  0.4%) |
[      0.5:      0.6)  317 (  5.1%) |******
[      0.6:      0.7)  853 ( 13.7%) |*****************
[      0.7:      0.8) 1497 ( 24.0%) |*****************************
[      0.8:      0.9) 2374 ( 38.1%) |**********************************************
[      0.9:        1) 1098 ( 17.6%) |*********************
## Initializing router criticalities took 0.11 seconds (max_rss 90.0 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  368633    2032    6167    3715 ( 5.681%)   43734 (35.7%)   13.173     -53.03    -13.173      0.000      0.000      N/A
Incr Slack updates 69 in 0.0247171 sec
Full Max Req/Worst Slack updates 36 in 0.0002119 sec
Incr Max Req/Worst Slack updates 33 in 0.0001962 sec
Incr Criticality updates 9 in 0.0057798 sec
Full Criticality updates 60 in 0.0394773 sec
   2    0.1     0.5    8  350914    1843    5949    2553 ( 3.904%)   43699 (35.7%)   13.175     -53.04    -13.175      0.000      0.000      N/A
   3    0.1     0.6    1  366806    1700    5728    2319 ( 3.546%)   44397 (36.3%)   13.184     -53.07    -13.184      0.000      0.000      N/A
   4    0.1     0.8    4  378670    1619    5616    2058 ( 3.147%)   44464 (36.3%)   13.179     -53.06    -13.179      0.000      0.000      N/A
   5    0.1     1.1    4  392085    1538    5503    1796 ( 2.746%)   44829 (36.6%)   13.179     -53.06    -13.179      0.000      0.000      N/A
   6    0.1     1.4    2  401516    1412    5279    1516 ( 2.318%)   45323 (37.0%)   13.220     -53.22    -13.220      0.000      0.000      N/A
   7    0.1     1.9    3  408607    1303    5104    1267 ( 1.937%)   46116 (37.7%)   13.220     -53.22    -13.220      0.000      0.000      N/A
   8    0.1     2.4    2  409419    1181    4834    1047 ( 1.601%)   46643 (38.1%)   13.179     -53.05    -13.179      0.000      0.000      N/A
   9    0.1     3.1    4  400130    1011    4450     789 ( 1.206%)   47491 (38.8%)   13.179     -53.05    -13.179      0.000      0.000      N/A
  10    0.1     4.1    2  377433     844    3965     606 ( 0.927%)   48331 (39.5%)   13.176     -53.04    -13.176      0.000      0.000       42
  11    0.1     5.3    3  348168     669    3331     395 ( 0.604%)   48838 (39.9%)   13.176     -53.04    -13.176      0.000      0.000       38
  12    0.1     6.9    3  291194     466    2555     234 ( 0.358%)   49493 (40.4%)   13.176     -53.04    -13.176      0.000      0.000       34
  13    0.1     9.0    3  225416     303    1832     122 ( 0.187%)   50094 (40.9%)   13.176     -53.04    -13.176      0.000      0.000       29
  14    0.1    11.6    0  144891     172    1078      67 ( 0.102%)   50338 (41.1%)   13.176     -53.04    -13.176      0.000      0.000       26
  15    0.0    15.1    2   93359      86     541      18 ( 0.028%)   50596 (41.3%)   13.176     -53.04    -13.176      0.000      0.000       24
  16    0.0    19.7    1   40327      31     186       3 ( 0.005%)   50644 (41.4%)   13.176     -53.04    -13.176      0.000      0.000       21
  17    0.0    25.6    2    4305       7      37       0 ( 0.000%)   50643 (41.4%)   13.176     -53.04    -13.176      0.000      0.000       19
Restoring best routing
Critical path: 13.1761 ns
Successfully routed after 17 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   59 (  0.9%) |*
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)    3 (  0.0%) |
[      0.4:      0.5)   29 (  0.5%) |*
[      0.5:      0.6)  355 (  5.7%) |*******
[      0.6:      0.7)  884 ( 14.2%) |*****************
[      0.7:      0.8) 1595 ( 25.6%) |******************************
[      0.8:      0.9) 2425 ( 39.0%) |**********************************************
[      0.9:        1)  875 ( 14.1%) |*****************
Router Stats: total_nets_routed: 16217 total_connections_routed: 62155 total_heap_pushes: 5001873 total_heap_pops: 945949 
# Routing took 1.78 seconds (max_rss 90.0 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.01 seconds (max_rss 90.0 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -628402095
Circuit successfully routed with a channel width factor of 200.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 90.0 MiB, delta_rss +0.0 MiB)
Found 6959 mismatches between routing and packing results.
Fixed 5717 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.09 seconds (max_rss 90.0 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        522                             0.00957854                     0.990421   
       clb        166                                37.4699                      9.13855   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 920 out of 2954 nets, 2034 nets not absorbed.


Average number of bends per net: 2.75098  Maximum # of bends: 18

Number of global nets: 2
Number of routed nets (nonglobal): 2032
Wire length results (in units of 1 clb segments)...
	Total wirelength: 50643, average net length: 24.9227
	Maximum net length: 156

Wire length results in terms of physical segments...
	Total wiring segments used: 13350, average wire segments per net: 6.56988
	Maximum segments used by a net: 39
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)   0 (  0.0%) |
[      0.9:        1)   0 (  0.0%) |
[      0.8:      0.9)   0 (  0.0%) |
[      0.7:      0.8) 114 ( 17.6%) |**************************************
[      0.5:      0.6) 142 ( 21.9%) |***********************************************
[      0.4:      0.5)  84 ( 13.0%) |****************************
[      0.3:      0.4)  92 ( 14.2%) |******************************
[      0.2:      0.3)  80 ( 12.3%) |**************************
[      0.1:      0.2)  62 (  9.6%) |*********************
[        0:      0.1)  74 ( 11.4%) |************************
Maximum routing channel utilization:      0.73 at (9,0)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0     145  87.474      200
                         1      77  37.053      200
                         2     108  56.263      200
                         3     118  68.421      200
                         4     112  77.158      200
                         5     126  86.579      200
                         6     138  95.316      200
                         7     133  96.105      200
                         8     138  95.895      200
                         9     127  91.842      200
                        10     137 100.263      200
                        11     131  90.789      200
                        12     130  85.000      200
                        13     115  72.158      200
                        14     113  63.316      200
                        15      93  48.737      200
                        16      53  24.526      200
                        17     122  69.263      200
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0     133  76.684      200
                         1      65  25.789      200
                         2      78  40.105      200
                         3     139  78.842      200
                         4     139  91.105      200
                         5     102  70.316      200
                         6     106  76.263      200
                         7     151 106.684      200
                         8     139 104.368      200
                         9     113  83.684      200
                        10     118  84.579      200
                        11     145 103.000      200
                        12     146  97.842      200
                        13      93  58.316      200
                        14      93  52.579      200
                        15     111  60.579      200
                        16      64  32.895      200
                        17     131  75.632      200

Total tracks in x-direction: 3600, in y-direction: 3600

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.72706e+07
	Total used logic block area: 8.9464e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 4.25963e+06, per logic tile: 11799.5

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4  18000
                                                      Y      4  18000

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.375

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.366

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4           0.371

Segment occupancy by type:              name type utilization
                           ----------------- ---- -----------
                           unnamed_segment_0    0       0.371

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  7.9e-10:    1e-09) 1 ( 20.0%) |****************
[    1e-09:  1.2e-09) 0 (  0.0%) |
[  1.2e-09:  1.5e-09) 0 (  0.0%) |
[  1.5e-09:  1.7e-09) 0 (  0.0%) |
[  1.7e-09:  1.9e-09) 0 (  0.0%) |
[  1.9e-09:  2.1e-09) 0 (  0.0%) |
[  2.1e-09:  2.3e-09) 0 (  0.0%) |
[  2.3e-09:  2.6e-09) 0 (  0.0%) |
[  2.6e-09:  2.8e-09) 1 ( 20.0%) |****************
[  2.8e-09:    3e-09) 3 ( 60.0%) |*************************************************

Final critical path delay (least slack): 13.1761 ns, Fmax: 75.895 MHz
Final setup Worst Negative Slack (sWNS): -13.1761 ns
Final setup Total Negative Slack (sTNS): -53.0419 ns

Final setup slack histogram:
[ -1.3e-08: -1.2e-08) 4 ( 80.0%) |*************************************************
[ -1.2e-08: -1.1e-08) 0 (  0.0%) |
[ -1.1e-08: -9.5e-09) 0 (  0.0%) |
[ -9.5e-09: -8.2e-09) 0 (  0.0%) |
[ -8.2e-09:   -7e-09) 0 (  0.0%) |
[   -7e-09: -5.8e-09) 0 (  0.0%) |
[ -5.8e-09: -4.5e-09) 0 (  0.0%) |
[ -4.5e-09: -3.3e-09) 0 (  0.0%) |
[ -3.3e-09: -2.1e-09) 0 (  0.0%) |
[ -2.1e-09: -8.5e-10) 1 ( 20.0%) |************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)



Power Estimation:
-----------------
Initializing power module
Running power estimation
Warning 59: Power estimation completed with warnings. See power output for more details.
Power estimation took 0.600554 seconds
Uninitializing power module

Incr Slack updates 1 in 0.001868 sec
Full Max Req/Worst Slack updates 1 in 8.6e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.0021001 sec
Flow timing analysis took 1.0988 seconds (0.988056 STA, 0.11074 slack) (89 full updates: 70 setup, 0 hold, 19 combined).
VPR succeeded
The entire flow of VPR took 12.77 seconds (max_rss 90.0 MiB)
Incr Slack updates 18 in 0.006012 sec
Full Max Req/Worst Slack updates 4 in 2.52e-05 sec
Incr Max Req/Worst Slack updates 14 in 7.3e-05 sec
Incr Criticality updates 10 in 0.0044721 sec
Full Criticality updates 8 in 0.0045935 sec
