module lfsr5b(
  input clk,        
  input rst_b,              
  output reg [4:0]q 
  );
  
  reg [4:0]ff;
   always @(posedge clk or negedge rst_b) begin
    if(rst_b==0) begin
      ff<=5'b00001;
    end
  else
    begin
      ff[0]<=ff[4];
      ff[1]<=ff[0];
      ff[2]<=ff[4]^ff[1];
      ff[3]<=ff[2];
      ff[4]<=ff[3];
  end
end

always@(*) begin
  q=ff;
end
   
endmodule 
  
`timescale 1ns/1ps

module lfsr5b_tb;
reg clk;
reg rst_b;
wire [4:0]q;

lfsr5b uut(
 .clk(clk),
 .rst_b(rst_b),
 .q(q)
);


always begin
  #50 clk=~clk;
end

initial begin
  clk=0;
  rst_b=0;
  
  #25 rst_b=1;
  #1000
$finish;
end
endmodule



 






