<stg><name>CNN_1D_Loop_Loop_Con</name>


<trans_list>

<trans id="298" from="1" to="2">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="2" to="3">
<condition id="334">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="3" to="4">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="4" to="6">
<condition id="405">
<or_exp><and_exp><literal name="exitcond11_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="4" to="5">
<condition id="407">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="5" to="4">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="6" to="7">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="7" to="8">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="8" to="28">
<condition id="409">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="8" to="9">
<condition id="429">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="9" to="10">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="10" to="11">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="11" to="12">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="12" to="13">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="13" to="14">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="14" to="15">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="15" to="16">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="16" to="17">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="17" to="18">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="18" to="19">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="19" to="20">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="20" to="21">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="21" to="22">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="22" to="23">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="23" to="24">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="24" to="25">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="25" to="26">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="26" to="27">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="27" to="7">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="28" to="2">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:0  %weight_in_V_1_18_s = alloca i18

]]></Node>
<StgValue><ssdm name="weight_in_V_1_18_s"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:1  %weight_in_V_1_17_s = alloca i18

]]></Node>
<StgValue><ssdm name="weight_in_V_1_17_s"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:2  %weight_in_V_1_16_s = alloca i18

]]></Node>
<StgValue><ssdm name="weight_in_V_1_16_s"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:3  %weight_in_V_1_15_s = alloca i18

]]></Node>
<StgValue><ssdm name="weight_in_V_1_15_s"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:4  %weight_in_V_1_14_s = alloca i18

]]></Node>
<StgValue><ssdm name="weight_in_V_1_14_s"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:5  %windows_filter_val_0 = alloca i18

]]></Node>
<StgValue><ssdm name="windows_filter_val_0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:6  %windows_filter_val_0_1 = alloca i18

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:7  %windows_filter_val_0_2 = alloca i18

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:8  %windows_filter_val_0_3 = alloca i18

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:9  %windows_filter_val_0_4 = alloca i18

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_4"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:10  %windows_filter_val_0_5 = alloca i18

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_5"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:11  %windows_filter_val_0_6 = alloca i18

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_6"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:12  %windows_filter_val_0_7 = alloca i18

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_7"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:13  %windows_filter_val_0_8 = alloca i18

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_8"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:14  %windows_filter_val_0_9 = alloca i18

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_9"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:15  %windows_filter_val_0_10 = alloca i18

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_10"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:16  %windows_filter_val_0_11 = alloca i18

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_11"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:17  %windows_filter_val_0_12 = alloca i18

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_12"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:18  %windows_filter_val_0_13 = alloca i18

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_13"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:19  %windows_filter_val_0_14 = alloca i18

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_14"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:20  %windows_filter_val_0_15 = alloca i18

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_15"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:21  %windows_filter_val_0_16 = alloca i18

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_16"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:22  %windows_filter_val_0_17 = alloca i18

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_17"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:23  %weight_in_V_1_0_s = alloca i18

]]></Node>
<StgValue><ssdm name="weight_in_V_1_0_s"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:24  %weight_in_V_1_1_s = alloca i18

]]></Node>
<StgValue><ssdm name="weight_in_V_1_1_s"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:25  %weight_in_V_1_2_s = alloca i18

]]></Node>
<StgValue><ssdm name="weight_in_V_1_2_s"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:26  %weight_in_V_1_3_s = alloca i18

]]></Node>
<StgValue><ssdm name="weight_in_V_1_3_s"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:27  %weight_in_V_1_4_s = alloca i18

]]></Node>
<StgValue><ssdm name="weight_in_V_1_4_s"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:28  %weight_in_V_1_5_s = alloca i18

]]></Node>
<StgValue><ssdm name="weight_in_V_1_5_s"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:29  %weight_in_V_1_6_s = alloca i18

]]></Node>
<StgValue><ssdm name="weight_in_V_1_6_s"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:30  %weight_in_V_1_7_s = alloca i18

]]></Node>
<StgValue><ssdm name="weight_in_V_1_7_s"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:31  %weight_in_V_1_8_s = alloca i18

]]></Node>
<StgValue><ssdm name="weight_in_V_1_8_s"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:32  %weight_in_V_1_9_s = alloca i18

]]></Node>
<StgValue><ssdm name="weight_in_V_1_9_s"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:33  %weight_in_V_1_10_s = alloca i18

]]></Node>
<StgValue><ssdm name="weight_in_V_1_10_s"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:34  %weight_in_V_1_11_s = alloca i18

]]></Node>
<StgValue><ssdm name="weight_in_V_1_11_s"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:35  %weight_in_V_1_12_s = alloca i18

]]></Node>
<StgValue><ssdm name="weight_in_V_1_12_s"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="32">
<![CDATA[
newFuncRoot:36  %weight_in_V_1_13_s = alloca i18

]]></Node>
<StgValue><ssdm name="weight_in_V_1_13_s"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
newFuncRoot:37  call void (...)* @_ssdm_op_SpecMemCore([10 x i18]* %Layer1_BiasArray_V, [1 x i8]* @p_str2100, [12 x i8]* @p_str4102, [1 x i8]* @p_str2100, i32 -1, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
newFuncRoot:38  call void (...)* @_ssdm_op_SpecMemCore([190 x i18]* %Layer1_WeightArray_V, [1 x i8]* @p_str2100, [12 x i8]* @p_str4102, [1 x i8]* @p_str2100, i32 -1, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:39  call void (...)* @_ssdm_op_SpecInterface(i18* %maxpool_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:40  call void (...)* @_ssdm_op_SpecInterface(i18* %maxpool_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:41  call void (...)* @_ssdm_op_SpecInterface(i18* %maxpool_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:42  call void (...)* @_ssdm_op_SpecInterface(i18* %maxpool_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:43  call void (...)* @_ssdm_op_SpecInterface(i18* %maxpool_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:44  call void (...)* @_ssdm_op_SpecInterface(i18* %maxpool_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:45  call void (...)* @_ssdm_op_SpecInterface(i18* %maxpool_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:46  call void (...)* @_ssdm_op_SpecInterface(i18* %maxpool_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:47  call void (...)* @_ssdm_op_SpecInterface(i18* %maxpool_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:48  call void (...)* @_ssdm_op_SpecInterface(i18* %maxpool_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:49  call void (...)* @_ssdm_op_SpecInterface(i18* %intermediate_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:50  call void (...)* @_ssdm_op_SpecInterface(i18* %intermediate_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:51  call void (...)* @_ssdm_op_SpecInterface(i18* %intermediate_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:52  call void (...)* @_ssdm_op_SpecInterface(i18* %intermediate_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:53  call void (...)* @_ssdm_op_SpecInterface(i18* %intermediate_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:54  call void (...)* @_ssdm_op_SpecInterface(i18* %intermediate_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:55  call void (...)* @_ssdm_op_SpecInterface(i18* %intermediate_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:56  call void (...)* @_ssdm_op_SpecInterface(i18* %intermediate_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:57  call void (...)* @_ssdm_op_SpecInterface(i18* %intermediate_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:58  call void (...)* @_ssdm_op_SpecInterface(i18* %intermediate_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:59  call void (...)* @_ssdm_op_SpecInterface([10 x i18]* %Layer1_BiasArray_V, [5 x i8]* @p_str5103, i32 0, i32 0, [1 x i8]* @p_str2100, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:60  call void (...)* @_ssdm_op_SpecInterface([190 x i18]* %Layer1_WeightArray_V, [5 x i8]* @p_str5103, i32 0, i32 0, [1 x i8]* @p_str2100, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2100, [1 x i8]* @p_str2100)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:61  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i_0_i = phi i4 [ 0, %newFuncRoot ], [ %i_3, %Layer1_Conv1D.exit.i ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:1  %phi_mul = phi i8 [ 0, %newFuncRoot ], [ %next_mul, %Layer1_Conv1D.exit.i ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %next_mul = add i8 %phi_mul, 19

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond_i = icmp eq i4 %i_0_i, -6

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %i_3 = add i4 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_i, label %Layer1_Conv.exit.exitStub, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="4">
<![CDATA[
:3  %tmp = zext i4 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Layer1_BiasArray_V_a = getelementptr [10 x i18]* %Layer1_BiasArray_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="Layer1_BiasArray_V_a"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="4">
<![CDATA[
:5  %sum_V = load i18* %Layer1_BiasArray_V_a, align 4

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0">
<![CDATA[
Layer1_Conv.exit.exitStub:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="4">
<![CDATA[
:5  %sum_V = load i18* %Layer1_BiasArray_V_a, align 4

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i_0_i_i = phi i5 [ 0, %2 ], [ %i, %branch120 ]

]]></Node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond11_i_i = icmp eq i5 %i_0_i_i, -13

]]></Node>
<StgValue><ssdm name="exitcond11_i_i"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %i = add i5 %i_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond11_i_i, label %.preheader.i.i.preheader, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="5">
<![CDATA[
:4  %tmp_cast = zext i5 %i_0_i_i to i8

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_s = add i8 %phi_mul, %tmp_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="8">
<![CDATA[
:6  %tmp_93_cast = zext i8 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="tmp_93_cast"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %Layer1_WeightArray_V_1 = getelementptr [190 x i18]* %Layer1_WeightArray_V, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="Layer1_WeightArray_V_1"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="18" op_0_bw="8">
<![CDATA[
:8  %weight_in_0_V = load i18* %Layer1_WeightArray_V_1, align 4

]]></Node>
<StgValue><ssdm name="weight_in_0_V"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0">
<![CDATA[
:9  switch i5 %i_0_i_i, label %branch138 [
    i5 0, label %branch120.pre
    i5 1, label %branch121
    i5 2, label %branch122
    i5 3, label %branch123
    i5 4, label %branch124
    i5 5, label %branch125
    i5 6, label %branch126
    i5 7, label %branch127
    i5 8, label %branch128
    i5 9, label %branch129
    i5 10, label %branch130
    i5 11, label %branch131
    i5 12, label %branch132
    i5 13, label %branch133
    i5 14, label %branch134
    i5 15, label %branch135
    i5 -16, label %branch136
    i5 -15, label %branch137
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
<literal name="i_0_i_i" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
branch137:1  br label %branch120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
<literal name="i_0_i_i" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch136:1  br label %branch120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
<literal name="i_0_i_i" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
branch135:1  br label %branch120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
<literal name="i_0_i_i" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch134:1  br label %branch120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
<literal name="i_0_i_i" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch133:1  br label %branch120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
<literal name="i_0_i_i" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch132:1  br label %branch120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
<literal name="i_0_i_i" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch131:1  br label %branch120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
<literal name="i_0_i_i" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch130:1  br label %branch120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
<literal name="i_0_i_i" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch129:1  br label %branch120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
<literal name="i_0_i_i" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
branch128:1  br label %branch120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
<literal name="i_0_i_i" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch127:1  br label %branch120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
<literal name="i_0_i_i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
branch126:1  br label %branch120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
<literal name="i_0_i_i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %branch120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
<literal name="i_0_i_i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %branch120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
<literal name="i_0_i_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %branch120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
<literal name="i_0_i_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
branch122:1  br label %branch120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
<literal name="i_0_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %branch120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
<literal name="i_0_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
branch120.pre:1  br label %branch120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
<literal name="i_0_i_i" val="!0"/>
<literal name="i_0_i_i" val="!1"/>
<literal name="i_0_i_i" val="!2"/>
<literal name="i_0_i_i" val="!3"/>
<literal name="i_0_i_i" val="!4"/>
<literal name="i_0_i_i" val="!5"/>
<literal name="i_0_i_i" val="!6"/>
<literal name="i_0_i_i" val="!7"/>
<literal name="i_0_i_i" val="!8"/>
<literal name="i_0_i_i" val="!9"/>
<literal name="i_0_i_i" val="!10"/>
<literal name="i_0_i_i" val="!11"/>
<literal name="i_0_i_i" val="!12"/>
<literal name="i_0_i_i" val="!13"/>
<literal name="i_0_i_i" val="!14"/>
<literal name="i_0_i_i" val="!15"/>
<literal name="i_0_i_i" val="!16"/>
<literal name="i_0_i_i" val="!17"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
branch138:1  br label %branch120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="18" op_0_bw="8">
<![CDATA[
:8  %weight_in_0_V = load i18* %Layer1_WeightArray_V_1, align 4

]]></Node>
<StgValue><ssdm name="weight_in_0_V"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="i_0_i_i" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch137:0  store i18 %weight_in_0_V, i18* %weight_in_V_1_17_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="i_0_i_i" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch136:0  store i18 %weight_in_0_V, i18* %weight_in_V_1_16_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="i_0_i_i" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch135:0  store i18 %weight_in_0_V, i18* %weight_in_V_1_15_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="i_0_i_i" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch134:0  store i18 %weight_in_0_V, i18* %weight_in_V_1_14_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="i_0_i_i" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch133:0  store i18 %weight_in_0_V, i18* %weight_in_V_1_13_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp><literal name="i_0_i_i" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch132:0  store i18 %weight_in_0_V, i18* %weight_in_V_1_12_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp><literal name="i_0_i_i" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch131:0  store i18 %weight_in_0_V, i18* %weight_in_V_1_11_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp><literal name="i_0_i_i" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch130:0  store i18 %weight_in_0_V, i18* %weight_in_V_1_10_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="i_0_i_i" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch129:0  store i18 %weight_in_0_V, i18* %weight_in_V_1_9_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="i_0_i_i" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch128:0  store i18 %weight_in_0_V, i18* %weight_in_V_1_8_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="i_0_i_i" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch127:0  store i18 %weight_in_0_V, i18* %weight_in_V_1_7_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp><literal name="i_0_i_i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch126:0  store i18 %weight_in_0_V, i18* %weight_in_V_1_6_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp><literal name="i_0_i_i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch125:0  store i18 %weight_in_0_V, i18* %weight_in_V_1_5_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp><literal name="i_0_i_i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch124:0  store i18 %weight_in_0_V, i18* %weight_in_V_1_4_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="i_0_i_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch123:0  store i18 %weight_in_0_V, i18* %weight_in_V_1_3_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="i_0_i_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch122:0  store i18 %weight_in_0_V, i18* %weight_in_V_1_2_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp><literal name="i_0_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch121:0  store i18 %weight_in_0_V, i18* %weight_in_V_1_1_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="i_0_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch120.pre:0  store i18 %weight_in_0_V, i18* %weight_in_V_1_0_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="i_0_i_i" val="!0"/>
<literal name="i_0_i_i" val="!1"/>
<literal name="i_0_i_i" val="!2"/>
<literal name="i_0_i_i" val="!3"/>
<literal name="i_0_i_i" val="!4"/>
<literal name="i_0_i_i" val="!5"/>
<literal name="i_0_i_i" val="!6"/>
<literal name="i_0_i_i" val="!7"/>
<literal name="i_0_i_i" val="!8"/>
<literal name="i_0_i_i" val="!9"/>
<literal name="i_0_i_i" val="!10"/>
<literal name="i_0_i_i" val="!11"/>
<literal name="i_0_i_i" val="!12"/>
<literal name="i_0_i_i" val="!13"/>
<literal name="i_0_i_i" val="!14"/>
<literal name="i_0_i_i" val="!15"/>
<literal name="i_0_i_i" val="!16"/>
<literal name="i_0_i_i" val="!17"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch138:0  store i18 %weight_in_0_V, i18* %weight_in_V_1_18_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
branch120:0  %empty_193 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_49)

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="exitcond11_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.preheader:0  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader.i.i:0  %i1_0_i_i = phi i8 [ %i_4, %._crit_edge.i.i ], [ 0, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0_i_i"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i.i:18  %exitcond_i_i = icmp eq i8 %i1_0_i_i, -46

]]></Node>
<StgValue><ssdm name="exitcond_i_i"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i.i:19  %i_4 = add i8 %i1_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
shift_left.exit.i.i:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 210, i64 210, i64 210)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
shift_left.exit.i.i:1  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
shift_left.exit.i.i:2  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
shift_left.exit.i.i:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
shift_left.exit.i.i:4  switch i4 %i_0_i, label %branch109 [
    i4 0, label %branch100
    i4 1, label %branch101
    i4 2, label %branch102
    i4 3, label %branch103
    i4 4, label %branch104
    i4 5, label %branch105
    i4 6, label %branch106
    i4 7, label %branch107
    i4 -8, label %branch108
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
shift_left.exit.i.i277:1  %tmp_30 = icmp ugt i8 %i1_0_i_i, 17

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
shift_left.exit.i.i277:2  br i1 %tmp_30, label %poslin.exit.i.i, label %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
poslin.exit.i.i:43  switch i4 %i_0_i, label %branch119 [
    i4 0, label %branch110
    i4 1, label %branch111
    i4 2, label %branch112
    i4 3, label %branch113
    i4 4, label %branch114
    i4 5, label %branch115
    i4 6, label %branch116
    i4 7, label %branch117
    i4 -8, label %branch118
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="18" op_0_bw="18">
<![CDATA[
.preheader.i.i:1  %windows_filter_val_0_18 = load i18* %windows_filter_val_0_1

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_18"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="18" op_0_bw="18">
<![CDATA[
.preheader.i.i:2  %windows_filter_val_0_19 = load i18* %windows_filter_val_0_2

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_19"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="18">
<![CDATA[
.preheader.i.i:3  %windows_filter_val_0_20 = load i18* %windows_filter_val_0_3

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_20"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="18" op_0_bw="18">
<![CDATA[
.preheader.i.i:4  %windows_filter_val_0_21 = load i18* %windows_filter_val_0_4

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_21"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="18" op_0_bw="18">
<![CDATA[
.preheader.i.i:5  %windows_filter_val_0_22 = load i18* %windows_filter_val_0_5

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_22"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="18" op_0_bw="18">
<![CDATA[
.preheader.i.i:6  %windows_filter_val_0_23 = load i18* %windows_filter_val_0_6

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_23"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="18" op_0_bw="18">
<![CDATA[
.preheader.i.i:7  %windows_filter_val_0_24 = load i18* %windows_filter_val_0_7

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_24"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="18" op_0_bw="18">
<![CDATA[
.preheader.i.i:8  %windows_filter_val_0_25 = load i18* %windows_filter_val_0_8

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_25"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="18" op_0_bw="18">
<![CDATA[
.preheader.i.i:9  %windows_filter_val_0_26 = load i18* %windows_filter_val_0_9

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_26"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="18" op_0_bw="18">
<![CDATA[
.preheader.i.i:10  %windows_filter_val_0_27 = load i18* %windows_filter_val_0_10

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_27"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="18">
<![CDATA[
.preheader.i.i:11  %windows_filter_val_0_28 = load i18* %windows_filter_val_0_11

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_28"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="18" op_0_bw="18">
<![CDATA[
.preheader.i.i:12  %windows_filter_val_0_29 = load i18* %windows_filter_val_0_12

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_29"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="18" op_0_bw="18">
<![CDATA[
.preheader.i.i:13  %windows_filter_val_0_30 = load i18* %windows_filter_val_0_13

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_30"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="18" op_0_bw="18">
<![CDATA[
.preheader.i.i:14  %windows_filter_val_0_31 = load i18* %windows_filter_val_0_14

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_31"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="18" op_0_bw="18">
<![CDATA[
.preheader.i.i:15  %windows_filter_val_0_32 = load i18* %windows_filter_val_0_15

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_32"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="18" op_0_bw="18">
<![CDATA[
.preheader.i.i:16  %windows_filter_val_0_33 = load i18* %windows_filter_val_0_16

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_33"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="18" op_0_bw="18">
<![CDATA[
.preheader.i.i:17  %windows_filter_val_0_34 = load i18* %windows_filter_val_0_17

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_34"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:20  br i1 %exitcond_i_i, label %Layer1_Conv1D.exit.i, label %shift_left.exit.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="i_0_i" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch108:0  %tmp_V_47 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %intermediate_8_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_47"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="i_0_i" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
branch108:1  br label %shift_left.exit.i.i277

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="i_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch107:0  %tmp_V_46 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %intermediate_7_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_46"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="i_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch107:1  br label %shift_left.exit.i.i277

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="i_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch106:0  %tmp_V_45 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %intermediate_6_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_45"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="i_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
branch106:1  br label %shift_left.exit.i.i277

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="i_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch105:0  %tmp_V_44 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %intermediate_5_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_44"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="i_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch105:1  br label %shift_left.exit.i.i277

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="i_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch104:0  %tmp_V_43 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %intermediate_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_43"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="i_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch104:1  br label %shift_left.exit.i.i277

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="i_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch103:0  %tmp_V_42 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %intermediate_3_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_42"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="i_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %shift_left.exit.i.i277

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="i_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch102:0  %tmp_V_41 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %intermediate_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_41"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="i_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %shift_left.exit.i.i277

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="i_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch101:0  %tmp_V_40 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %intermediate_1_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_40"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="i_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
branch101:1  br label %shift_left.exit.i.i277

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="i_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch100:0  %tmp_V_39 = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %intermediate_0_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_39"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="i_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
branch100:1  br label %shift_left.exit.i.i277

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="i_0_i" val="!0"/>
<literal name="i_0_i" val="!1"/>
<literal name="i_0_i" val="!2"/>
<literal name="i_0_i" val="!3"/>
<literal name="i_0_i" val="!4"/>
<literal name="i_0_i" val="!5"/>
<literal name="i_0_i" val="!6"/>
<literal name="i_0_i" val="!7"/>
<literal name="i_0_i" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
branch109:0  %tmp_V = call i18 @_ssdm_op_Read.ap_fifo.volatile.i18P(i18* %intermediate_9_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="i_0_i" val="!0"/>
<literal name="i_0_i" val="!1"/>
<literal name="i_0_i" val="!2"/>
<literal name="i_0_i" val="!3"/>
<literal name="i_0_i" val="!4"/>
<literal name="i_0_i" val="!5"/>
<literal name="i_0_i" val="!6"/>
<literal name="i_0_i" val="!7"/>
<literal name="i_0_i" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
branch109:1  br label %shift_left.exit.i.i277

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0" op_4_bw="18" op_5_bw="0" op_6_bw="18" op_7_bw="0" op_8_bw="18" op_9_bw="0">
<![CDATA[
shift_left.exit.i.i277:0  %windows_filter_val_0_35 = phi i18 [ %tmp_V, %branch109 ], [ %tmp_V_47, %branch108 ], [ %tmp_V_46, %branch107 ], [ %tmp_V_45, %branch106 ], [ %tmp_V_44, %branch105 ], [ %tmp_V_43, %branch104 ], [ %tmp_V_42, %branch103 ], [ %tmp_V_41, %branch102 ], [ %tmp_V_40, %branch101 ], [ %tmp_V_39, %branch100 ]

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_35"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="18" op_0_bw="18">
<![CDATA[
poslin.exit.i.i:5  %windows_filter_val_0_36 = load i18* %windows_filter_val_0

]]></Node>
<StgValue><ssdm name="windows_filter_val_0_36"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="18" op_0_bw="18">
<![CDATA[
poslin.exit.i.i:6  %weight_in_V_1_0_loa = load i18* %weight_in_V_1_0_s

]]></Node>
<StgValue><ssdm name="weight_in_V_1_0_loa"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
poslin.exit.i.i:20  %sum_V_1 = call fastcc i18 @mult_add(i18 %windows_filter_val_0_36, i18 %weight_in_V_1_0_loa, i18 %sum_V)

]]></Node>
<StgValue><ssdm name="sum_V_1"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.i.i:0  %empty_192 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str13, i32 %tmp_50)

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.i.i:1  store i18 %windows_filter_val_0_35, i18* %windows_filter_val_0_17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.i.i:2  store i18 %windows_filter_val_0_34, i18* %windows_filter_val_0_16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.i.i:3  store i18 %windows_filter_val_0_33, i18* %windows_filter_val_0_15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.i.i:4  store i18 %windows_filter_val_0_32, i18* %windows_filter_val_0_14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.i.i:5  store i18 %windows_filter_val_0_31, i18* %windows_filter_val_0_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.i.i:6  store i18 %windows_filter_val_0_30, i18* %windows_filter_val_0_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.i.i:7  store i18 %windows_filter_val_0_29, i18* %windows_filter_val_0_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.i.i:8  store i18 %windows_filter_val_0_28, i18* %windows_filter_val_0_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.i.i:9  store i18 %windows_filter_val_0_27, i18* %windows_filter_val_0_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.i.i:10  store i18 %windows_filter_val_0_26, i18* %windows_filter_val_0_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.i.i:11  store i18 %windows_filter_val_0_25, i18* %windows_filter_val_0_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.i.i:12  store i18 %windows_filter_val_0_24, i18* %windows_filter_val_0_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.i.i:13  store i18 %windows_filter_val_0_23, i18* %windows_filter_val_0_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.i.i:14  store i18 %windows_filter_val_0_22, i18* %windows_filter_val_0_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.i.i:15  store i18 %windows_filter_val_0_21, i18* %windows_filter_val_0_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.i.i:16  store i18 %windows_filter_val_0_20, i18* %windows_filter_val_0_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.i.i:17  store i18 %windows_filter_val_0_19, i18* %windows_filter_val_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.i.i:18  store i18 %windows_filter_val_0_18, i18* %windows_filter_val_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i:19  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="18" op_0_bw="18">
<![CDATA[
poslin.exit.i.i:7  %weight_in_V_1_1_loa = load i18* %weight_in_V_1_1_s

]]></Node>
<StgValue><ssdm name="weight_in_V_1_1_loa"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
poslin.exit.i.i:21  %sum_V_2 = call fastcc i18 @mult_add(i18 %windows_filter_val_0_18, i18 %weight_in_V_1_1_loa, i18 %sum_V_1)

]]></Node>
<StgValue><ssdm name="sum_V_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="237" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="18" op_0_bw="18">
<![CDATA[
poslin.exit.i.i:8  %weight_in_V_1_2_loa = load i18* %weight_in_V_1_2_s

]]></Node>
<StgValue><ssdm name="weight_in_V_1_2_loa"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
poslin.exit.i.i:22  %sum_V_3 = call fastcc i18 @mult_add(i18 %windows_filter_val_0_19, i18 %weight_in_V_1_2_loa, i18 %sum_V_2)

]]></Node>
<StgValue><ssdm name="sum_V_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="18" op_0_bw="18">
<![CDATA[
poslin.exit.i.i:9  %weight_in_V_1_3_loa = load i18* %weight_in_V_1_3_s

]]></Node>
<StgValue><ssdm name="weight_in_V_1_3_loa"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
poslin.exit.i.i:23  %sum_V_4 = call fastcc i18 @mult_add(i18 %windows_filter_val_0_20, i18 %weight_in_V_1_3_loa, i18 %sum_V_3)

]]></Node>
<StgValue><ssdm name="sum_V_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="18" op_0_bw="18">
<![CDATA[
poslin.exit.i.i:10  %weight_in_V_1_4_loa = load i18* %weight_in_V_1_4_s

]]></Node>
<StgValue><ssdm name="weight_in_V_1_4_loa"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
poslin.exit.i.i:24  %sum_V_5 = call fastcc i18 @mult_add(i18 %windows_filter_val_0_21, i18 %weight_in_V_1_4_loa, i18 %sum_V_4)

]]></Node>
<StgValue><ssdm name="sum_V_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="18" op_0_bw="18">
<![CDATA[
poslin.exit.i.i:11  %weight_in_V_1_5_loa = load i18* %weight_in_V_1_5_s

]]></Node>
<StgValue><ssdm name="weight_in_V_1_5_loa"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
poslin.exit.i.i:25  %sum_V_6 = call fastcc i18 @mult_add(i18 %windows_filter_val_0_22, i18 %weight_in_V_1_5_loa, i18 %sum_V_5)

]]></Node>
<StgValue><ssdm name="sum_V_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="18" op_0_bw="18">
<![CDATA[
poslin.exit.i.i:12  %weight_in_V_1_6_loa = load i18* %weight_in_V_1_6_s

]]></Node>
<StgValue><ssdm name="weight_in_V_1_6_loa"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
poslin.exit.i.i:26  %sum_V_7 = call fastcc i18 @mult_add(i18 %windows_filter_val_0_23, i18 %weight_in_V_1_6_loa, i18 %sum_V_6)

]]></Node>
<StgValue><ssdm name="sum_V_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="247" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="18" op_0_bw="18">
<![CDATA[
poslin.exit.i.i:13  %weight_in_V_1_7_loa = load i18* %weight_in_V_1_7_s

]]></Node>
<StgValue><ssdm name="weight_in_V_1_7_loa"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
poslin.exit.i.i:27  %sum_V_8 = call fastcc i18 @mult_add(i18 %windows_filter_val_0_24, i18 %weight_in_V_1_7_loa, i18 %sum_V_7)

]]></Node>
<StgValue><ssdm name="sum_V_8"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="18" op_0_bw="18">
<![CDATA[
poslin.exit.i.i:14  %weight_in_V_1_8_loa = load i18* %weight_in_V_1_8_s

]]></Node>
<StgValue><ssdm name="weight_in_V_1_8_loa"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
poslin.exit.i.i:28  %sum_V_9 = call fastcc i18 @mult_add(i18 %windows_filter_val_0_25, i18 %weight_in_V_1_8_loa, i18 %sum_V_8)

]]></Node>
<StgValue><ssdm name="sum_V_9"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="251" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="18" op_0_bw="18">
<![CDATA[
poslin.exit.i.i:15  %weight_in_V_1_9_loa = load i18* %weight_in_V_1_9_s

]]></Node>
<StgValue><ssdm name="weight_in_V_1_9_loa"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
poslin.exit.i.i:29  %sum_V_10 = call fastcc i18 @mult_add(i18 %windows_filter_val_0_26, i18 %weight_in_V_1_9_loa, i18 %sum_V_9)

]]></Node>
<StgValue><ssdm name="sum_V_10"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="253" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="18" op_0_bw="18">
<![CDATA[
poslin.exit.i.i:16  %weight_in_V_1_10_lo = load i18* %weight_in_V_1_10_s

]]></Node>
<StgValue><ssdm name="weight_in_V_1_10_lo"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
poslin.exit.i.i:30  %sum_V_11 = call fastcc i18 @mult_add(i18 %windows_filter_val_0_27, i18 %weight_in_V_1_10_lo, i18 %sum_V_10)

]]></Node>
<StgValue><ssdm name="sum_V_11"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="255" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="18" op_0_bw="18">
<![CDATA[
poslin.exit.i.i:17  %weight_in_V_1_11_lo = load i18* %weight_in_V_1_11_s

]]></Node>
<StgValue><ssdm name="weight_in_V_1_11_lo"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
poslin.exit.i.i:31  %sum_V_12 = call fastcc i18 @mult_add(i18 %windows_filter_val_0_28, i18 %weight_in_V_1_11_lo, i18 %sum_V_11)

]]></Node>
<StgValue><ssdm name="sum_V_12"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="257" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="18" op_0_bw="18">
<![CDATA[
poslin.exit.i.i:18  %weight_in_V_1_12_lo = load i18* %weight_in_V_1_12_s

]]></Node>
<StgValue><ssdm name="weight_in_V_1_12_lo"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
poslin.exit.i.i:32  %sum_V_13 = call fastcc i18 @mult_add(i18 %windows_filter_val_0_29, i18 %weight_in_V_1_12_lo, i18 %sum_V_12)

]]></Node>
<StgValue><ssdm name="sum_V_13"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="259" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="18" op_0_bw="18">
<![CDATA[
poslin.exit.i.i:19  %weight_in_V_1_13_lo = load i18* %weight_in_V_1_13_s

]]></Node>
<StgValue><ssdm name="weight_in_V_1_13_lo"/></StgValue>
</operation>

<operation id="260" st_id="21" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
poslin.exit.i.i:33  %sum_V_14 = call fastcc i18 @mult_add(i18 %windows_filter_val_0_30, i18 %weight_in_V_1_13_lo, i18 %sum_V_13)

]]></Node>
<StgValue><ssdm name="sum_V_14"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="261" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="18" op_0_bw="18">
<![CDATA[
poslin.exit.i.i:4  %weight_in_V_1_14_lo = load i18* %weight_in_V_1_14_s

]]></Node>
<StgValue><ssdm name="weight_in_V_1_14_lo"/></StgValue>
</operation>

<operation id="262" st_id="22" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
poslin.exit.i.i:34  %sum_V_15 = call fastcc i18 @mult_add(i18 %windows_filter_val_0_31, i18 %weight_in_V_1_14_lo, i18 %sum_V_14)

]]></Node>
<StgValue><ssdm name="sum_V_15"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="263" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="18" op_0_bw="18">
<![CDATA[
poslin.exit.i.i:3  %weight_in_V_1_15_lo = load i18* %weight_in_V_1_15_s

]]></Node>
<StgValue><ssdm name="weight_in_V_1_15_lo"/></StgValue>
</operation>

<operation id="264" st_id="23" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
poslin.exit.i.i:35  %sum_V_16 = call fastcc i18 @mult_add(i18 %windows_filter_val_0_32, i18 %weight_in_V_1_15_lo, i18 %sum_V_15)

]]></Node>
<StgValue><ssdm name="sum_V_16"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="265" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="18" op_0_bw="18">
<![CDATA[
poslin.exit.i.i:2  %weight_in_V_1_16_lo = load i18* %weight_in_V_1_16_s

]]></Node>
<StgValue><ssdm name="weight_in_V_1_16_lo"/></StgValue>
</operation>

<operation id="266" st_id="24" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
poslin.exit.i.i:36  %sum_V_17 = call fastcc i18 @mult_add(i18 %windows_filter_val_0_33, i18 %weight_in_V_1_16_lo, i18 %sum_V_16)

]]></Node>
<StgValue><ssdm name="sum_V_17"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="267" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="18" op_0_bw="18">
<![CDATA[
poslin.exit.i.i:1  %weight_in_V_1_17_lo = load i18* %weight_in_V_1_17_s

]]></Node>
<StgValue><ssdm name="weight_in_V_1_17_lo"/></StgValue>
</operation>

<operation id="268" st_id="25" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
poslin.exit.i.i:37  %sum_V_18 = call fastcc i18 @mult_add(i18 %windows_filter_val_0_34, i18 %weight_in_V_1_17_lo, i18 %sum_V_17)

]]></Node>
<StgValue><ssdm name="sum_V_18"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="269" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="18" op_0_bw="18">
<![CDATA[
poslin.exit.i.i:0  %weight_in_V_1_18_lo = load i18* %weight_in_V_1_18_s

]]></Node>
<StgValue><ssdm name="weight_in_V_1_18_lo"/></StgValue>
</operation>

<operation id="270" st_id="26" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="18" op_0_bw="18" op_1_bw="18" op_2_bw="18" op_3_bw="18">
<![CDATA[
poslin.exit.i.i:38  %sum_V_20 = call fastcc i18 @mult_add(i18 %windows_filter_val_0_35, i18 %weight_in_V_1_18_lo, i18 %sum_V_18)

]]></Node>
<StgValue><ssdm name="sum_V_20"/></StgValue>
</operation>

<operation id="271" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="17" op_0_bw="18">
<![CDATA[
poslin.exit.i.i:39  %tmp_152 = trunc i18 %sum_V_20 to i17

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="272" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
poslin.exit.i.i:40  %tmp_153 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %sum_V_20, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="273" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
poslin.exit.i.i:41  %tmp_V_49 = select i1 %tmp_153, i17 0, i17 %tmp_152

]]></Node>
<StgValue><ssdm name="tmp_V_49"/></StgValue>
</operation>

<operation id="274" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="i_0_i" val="8"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
branch118:1  br label %poslin.exit.i.i291

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="i_0_i" val="7"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
branch117:1  br label %poslin.exit.i.i291

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="i_0_i" val="6"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
branch116:1  br label %poslin.exit.i.i291

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="i_0_i" val="5"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch115:1  br label %poslin.exit.i.i291

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="i_0_i" val="4"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch114:1  br label %poslin.exit.i.i291

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="i_0_i" val="3"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %poslin.exit.i.i291

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="i_0_i" val="2"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %poslin.exit.i.i291

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="i_0_i" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %poslin.exit.i.i291

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="i_0_i" val="0"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch110:1  br label %poslin.exit.i.i291

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="i_0_i" val="!0"/>
<literal name="i_0_i" val="!1"/>
<literal name="i_0_i" val="!2"/>
<literal name="i_0_i" val="!3"/>
<literal name="i_0_i" val="!4"/>
<literal name="i_0_i" val="!5"/>
<literal name="i_0_i" val="!6"/>
<literal name="i_0_i" val="!7"/>
<literal name="i_0_i" val="!8"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch119:1  br label %poslin.exit.i.i291

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="284" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="18" op_0_bw="17">
<![CDATA[
poslin.exit.i.i:42  %tmp_V_1 = zext i17 %tmp_V_49 to i18

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="285" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp><literal name="i_0_i" val="8"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
branch118:0  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %maxpool_8_V_V, i18 %tmp_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="i_0_i" val="7"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
branch117:0  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %maxpool_7_V_V, i18 %tmp_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="313">
<or_exp><and_exp><literal name="i_0_i" val="6"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
branch116:0  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %maxpool_6_V_V, i18 %tmp_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="i_0_i" val="5"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
branch115:0  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %maxpool_5_V_V, i18 %tmp_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="317">
<or_exp><and_exp><literal name="i_0_i" val="4"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
branch114:0  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %maxpool_4_V_V, i18 %tmp_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp><literal name="i_0_i" val="3"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
branch113:0  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %maxpool_3_V_V, i18 %tmp_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="i_0_i" val="2"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
branch112:0  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %maxpool_2_V_V, i18 %tmp_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="i_0_i" val="1"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
branch111:0  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %maxpool_1_V_V, i18 %tmp_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="i_0_i" val="0"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
branch110:0  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %maxpool_0_V_V, i18 %tmp_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="27" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="i_0_i" val="!0"/>
<literal name="i_0_i" val="!1"/>
<literal name="i_0_i" val="!2"/>
<literal name="i_0_i" val="!3"/>
<literal name="i_0_i" val="!4"/>
<literal name="i_0_i" val="!5"/>
<literal name="i_0_i" val="!6"/>
<literal name="i_0_i" val="!7"/>
<literal name="i_0_i" val="!8"/>
<literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="18">
<![CDATA[
branch119:0  call void @_ssdm_op_Write.ap_fifo.volatile.i18P(i18* %maxpool_9_V_V, i18 %tmp_V_1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
poslin.exit.i.i291:0  br label %._crit_edge.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="296" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Layer1_Conv1D.exit.i:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str11, i32 %tmp_48)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="297" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
Layer1_Conv1D.exit.i:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
