// Seed: 2611312851
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri1 id_3
    , id_14,
    output tri0 id_4,
    output wand id_5,
    output supply0 id_6,
    output tri0 id_7,
    output wor id_8,
    input tri id_9,
    input uwire module_0,
    output wand id_11,
    input tri id_12
);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand  id_0,
    input  tri1  id_1,
    output wor   id_2,
    output uwire id_3,
    output tri1  id_4
);
  logic id_6;
  integer id_7;
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_3,
      id_4,
      id_0,
      id_2,
      id_3,
      id_1,
      id_1,
      id_0,
      id_1
  );
endmodule
