## 04 - PSOC Verilog lab

Overwrite initial project files with the github ones to get our solution.