#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Mon Oct  5 16:56:03 2020
# Process ID: 10488
# Current directory: C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/leddec
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31044 C:\Users\Kevin Ward\Desktop\Coding\Vivado\Projects\leddec\leddec.xpr
# Log file: C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/leddec/vivado.log
# Journal file: C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/leddec\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/leddec/leddec.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Mon Oct  5 16:57:04 2020] Launched impl_1...
Run output will be captured here: C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/leddec/leddec.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1.1
  **** Build date : Aug  5 2020 at 23:32:11
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1016.176 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE3B77A
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2572.973 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3217.031 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3217.031 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3217.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3344.844 ; gain = 1064.691
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/leddec/leddec.runs/impl_1/leddec.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
create_project hexcounter {C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/hexcounter} -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
set_property board_part digilentinc.com:nexys-a7-100t:part0:1.0 [current_project]
file mkdir C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/hexcounter/hexcounter.srcs/sources_1/new
can't create directory "C:/Users/Kevin": permission denied
file mkdir C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/hexcounter/hexcounter.srcs/sources_1/new
can't create directory "C:/Users/Kevin": permission denied
file mkdir C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/hexcounter/hexcounter.srcs/sources_1/new
can't create directory "C:/Users/Kevin": permission denied
file mkdir C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/hexcounter/hexcounter.srcs/sources_1/new
can't create directory "C:/Users/Kevin": permission denied
add_files -norecurse {{C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/leddec/leddec.srcs/sources_1/new/leddec.vhd}}
file mkdir C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/hexcounter/hexcounter.srcs/sources_1/new
can't create directory "C:/Users/Kevin": permission denied
file mkdir {C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/hexcounter/hexcounter.srcs/sources_1/new}
close [ open {C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/hexcounter/hexcounter.srcs/sources_1/new/hexcount.vhd} w ]
add_files {{C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/hexcounter/hexcounter.srcs/sources_1/new/hexcount.vhd}}
close [ open {C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/hexcounter/hexcounter.srcs/sources_1/new/counter.vhd} w ]
add_files {{C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/hexcounter/hexcounter.srcs/sources_1/new/counter.vhd}}
file mkdir C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/hexcounter/hexcounter.srcs/constrs_1/new
can't create directory "C:/Users/Kevin": permission denied
file mkdir C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/hexcounter/hexcounter.srcs/constrs_1/new
can't create directory "C:/Users/Kevin": permission denied
file mkdir {C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/hexcounter/hexcounter.srcs/constrs_1/new}
close [ open {C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/hexcounter/hexcounter.srcs/constrs_1/new/hexcount.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/hexcounter/hexcounter.srcs/constrs_1/new/hexcount.xdc}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 3
[Mon Oct  5 17:07:39 2020] Launched synth_1...
Run output will be captured here: C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/hexcounter/hexcounter.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
[Mon Oct  5 17:09:38 2020] Launched impl_1...
Run output will be captured here: C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/hexcounter/hexcounter.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3365.363 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3376.066 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3376.066 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3376.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Mon Oct  5 17:11:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/hexcounter/hexcounter.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1.1
  **** Build date : Aug  5 2020 at 23:32:11
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-21:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3431.566 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AE3B77A
set_property PROGRAM.FILE {C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/hexcounter/hexcounter.runs/impl_1/hexcount.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Kevin Ward/Desktop/Coding/Vivado/Projects/hexcounter/hexcounter.runs/impl_1/hexcount.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct  5 17:43:25 2020...
