

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1'
================================================================
* Date:           Thu May  9 15:23:23 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D1
* Solution:       comb_7 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.548 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     204|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     8|       0|     218|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     129|    -|
|Register         |        -|     -|     583|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     8|     583|     551|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_63_1_1_U13  |mul_32ns_32ns_63_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U14  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_8_3_32_1_1_U17        |mux_8_3_32_1_1        |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U16        |mux_8_3_64_1_1        |        0|   0|  0|  43|    0|
    |mux_8_3_64_1_1_U18        |mux_8_3_64_1_1        |        0|   0|  0|  43|    0|
    |mux_9_4_32_1_1_U15        |mux_9_4_32_1_1        |        0|   0|  0|  49|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   8|  0| 218|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_526_p2   |         +|   0|  0|  12|           4|           2|
    |arr_8_fu_388_p2      |         +|   0|  0|  71|          64|          64|
    |arr_9_fu_450_p2      |         +|   0|  0|  71|          64|          64|
    |tmp_2_fu_400_p9      |         -|   0|  0|  10|           1|           3|
    |tmp_fu_344_p10       |         -|   0|  0|  12|           4|           4|
    |ap_condition_350     |       and|   0|  0|   2|           1|           1|
    |ap_condition_353     |       and|   0|  0|   2|           1|           1|
    |ap_condition_361     |       and|   0|  0|   2|           1|           1|
    |ap_condition_364     |       and|   0|  0|   2|           1|           1|
    |ap_condition_367     |       and|   0|  0|   2|           1|           1|
    |ap_condition_370     |       and|   0|  0|   2|           1|           1|
    |ap_condition_373     |       and|   0|  0|   2|           1|           1|
    |icmp_ln30_fu_304_p2  |      icmp|   0|  0|  12|           4|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 204|         149|         150|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |arr_1_fu_96              |   9|          2|   64|        128|
    |arr_2_fu_100             |  14|          3|   64|        192|
    |arr_3_fu_104             |  14|          3|   64|        192|
    |arr_4_fu_108             |  14|          3|   64|        192|
    |arr_5_fu_112             |  14|          3|   64|        192|
    |arr_6_fu_116             |  14|          3|   64|        192|
    |arr_7_fu_120             |  14|          3|   64|        192|
    |arr_fu_92                |   9|          2|   64|        128|
    |i_1_fu_88                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 129|         28|  518|       1420|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |arr_1_fu_96               |  64|   0|   64|          0|
    |arr_2_fu_100              |  64|   0|   64|          0|
    |arr_3_fu_104              |  64|   0|   64|          0|
    |arr_4_fu_108              |  64|   0|   64|          0|
    |arr_5_fu_112              |  64|   0|   64|          0|
    |arr_6_fu_116              |  64|   0|   64|          0|
    |arr_7_fu_120              |  64|   0|   64|          0|
    |arr_fu_92                 |  64|   0|   64|          0|
    |i_1_fu_88                 |   4|   0|    4|          0|
    |zext_ln27_cast_reg_697    |  32|   0|   64|         32|
    |zext_ln37_1_cast_reg_692  |  32|   0|   63|         31|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 583|   0|  646|         63|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1|  return value|
|arg1_r_2_reload   |   in|   32|     ap_none|                                   arg1_r_2_reload|        scalar|
|arg1_r_3_reload   |   in|   32|     ap_none|                                   arg1_r_3_reload|        scalar|
|arg1_r_4_reload   |   in|   32|     ap_none|                                   arg1_r_4_reload|        scalar|
|arg1_r_5_reload   |   in|   32|     ap_none|                                   arg1_r_5_reload|        scalar|
|arg1_r_6_reload   |   in|   32|     ap_none|                                   arg1_r_6_reload|        scalar|
|arg1_r_7_reload   |   in|   32|     ap_none|                                   arg1_r_7_reload|        scalar|
|arg1_r_8_reload   |   in|   32|     ap_none|                                   arg1_r_8_reload|        scalar|
|zext_ln27         |   in|   32|     ap_none|                                         zext_ln27|        scalar|
|arg1_r_1_reload   |   in|   32|     ap_none|                                   arg1_r_1_reload|        scalar|
|zext_ln37_1       |   in|   32|     ap_none|                                       zext_ln37_1|        scalar|
|arr_8_out         |  out|   64|      ap_vld|                                         arr_8_out|       pointer|
|arr_8_out_ap_vld  |  out|    1|      ap_vld|                                         arr_8_out|       pointer|
|arr_7_out         |  out|   64|      ap_vld|                                         arr_7_out|       pointer|
|arr_7_out_ap_vld  |  out|    1|      ap_vld|                                         arr_7_out|       pointer|
|arr_6_out         |  out|   64|      ap_vld|                                         arr_6_out|       pointer|
|arr_6_out_ap_vld  |  out|    1|      ap_vld|                                         arr_6_out|       pointer|
|arr_5_out         |  out|   64|      ap_vld|                                         arr_5_out|       pointer|
|arr_5_out_ap_vld  |  out|    1|      ap_vld|                                         arr_5_out|       pointer|
|arr_4_out         |  out|   64|      ap_vld|                                         arr_4_out|       pointer|
|arr_4_out_ap_vld  |  out|    1|      ap_vld|                                         arr_4_out|       pointer|
|arr_3_out         |  out|   64|      ap_vld|                                         arr_3_out|       pointer|
|arr_3_out_ap_vld  |  out|    1|      ap_vld|                                         arr_3_out|       pointer|
|arr_2_out         |  out|   64|      ap_vld|                                         arr_2_out|       pointer|
|arr_2_out_ap_vld  |  out|    1|      ap_vld|                                         arr_2_out|       pointer|
|arr_1_out         |  out|   64|      ap_vld|                                         arr_1_out|       pointer|
|arr_1_out_ap_vld  |  out|    1|      ap_vld|                                         arr_1_out|       pointer|
+------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.47>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 4 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%arr = alloca i32 1"   --->   Operation 5 'alloca' 'arr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arr_1 = alloca i32 1"   --->   Operation 6 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arr_2 = alloca i32 1"   --->   Operation 7 'alloca' 'arr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arr_3 = alloca i32 1"   --->   Operation 8 'alloca' 'arr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arr_4 = alloca i32 1"   --->   Operation 9 'alloca' 'arr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arr_5 = alloca i32 1"   --->   Operation 10 'alloca' 'arr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arr_6 = alloca i32 1"   --->   Operation 11 'alloca' 'arr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arr_7 = alloca i32 1"   --->   Operation 12 'alloca' 'arr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln37_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln37_1"   --->   Operation 13 'read' 'zext_ln37_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_reload"   --->   Operation 14 'read' 'arg1_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln27"   --->   Operation 15 'read' 'zext_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_8_reload"   --->   Operation 16 'read' 'arg1_r_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_7_reload"   --->   Operation 17 'read' 'arg1_r_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_6_reload"   --->   Operation 18 'read' 'arg1_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_5_reload"   --->   Operation 19 'read' 'arg1_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_4_reload"   --->   Operation 20 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 21 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 22 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln37_1_cast = zext i32 %zext_ln37_1_read"   --->   Operation 23 'zext' 'zext_ln37_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln27_cast = zext i32 %zext_ln27_read"   --->   Operation 24 'zext' 'zext_ln27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.47ns)   --->   "%store_ln0 = store i64 0, i64 %arr_7"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 26 [1/1] (0.47ns)   --->   "%store_ln0 = store i64 0, i64 %arr_6"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 27 [1/1] (0.47ns)   --->   "%store_ln0 = store i64 0, i64 %arr_5"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 28 [1/1] (0.47ns)   --->   "%store_ln0 = store i64 0, i64 %arr_4"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 29 [1/1] (0.47ns)   --->   "%store_ln0 = store i64 0, i64 %arr_3"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 30 [1/1] (0.47ns)   --->   "%store_ln0 = store i64 0, i64 %arr_2"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr_1"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %arr"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %i_1"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc34"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.54>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i = load i4 %i_1" [d1.cpp:29]   --->   Operation 35 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln30 = icmp_ult  i4 %i, i4 9" [d1.cpp:30]   --->   Operation 36 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %VITIS_LOOP_54_5.exitStub, void %for.inc34.split" [d1.cpp:30]   --->   Operation 37 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%arr_load = load i64 %arr" [d1.cpp:37]   --->   Operation 38 'load' 'arr_load' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%arr_1_load_1 = load i64 %arr_1" [d1.cpp:37]   --->   Operation 39 'load' 'arr_1_load_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%arr_2_load_1 = load i64 %arr_2" [d1.cpp:37]   --->   Operation 40 'load' 'arr_2_load_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%arr_3_load_1 = load i64 %arr_3" [d1.cpp:37]   --->   Operation 41 'load' 'arr_3_load_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%arr_4_load_1 = load i64 %arr_4" [d1.cpp:37]   --->   Operation 42 'load' 'arr_4_load_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%arr_5_load_1 = load i64 %arr_5" [d1.cpp:37]   --->   Operation 43 'load' 'arr_5_load_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%arr_6_load_1 = load i64 %arr_6" [d1.cpp:37]   --->   Operation 44 'load' 'arr_6_load_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%arr_7_load_1 = load i64 %arr_7" [d1.cpp:37]   --->   Operation 45 'load' 'arr_7_load_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [d1.cpp:32]   --->   Operation 46 'specpipeline' 'specpipeline_ln32' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [d1.cpp:14]   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [d1.cpp:30]   --->   Operation 48 'specloopname' 'specloopname_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i4 %i" [d1.cpp:29]   --->   Operation 49 'trunc' 'trunc_ln29' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.79ns)   --->   "%sub_ln37 = sub i4 9, i4 %i" [d1.cpp:37]   --->   Operation 50 'sub' 'sub_ln37' <Predicate = (icmp_ln30)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.77ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.9i32.i4, i32 0, i32 0, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i32 %arg1_r_8_reload_read, i4 %sub_ln37" [d1.cpp:37]   --->   Operation 51 'mux' 'tmp' <Predicate = (icmp_ln30)> <Delay = 0.77> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i32 %tmp" [d1.cpp:37]   --->   Operation 52 'zext' 'zext_ln37' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : [1/1] (0.82ns)   --->   Input mux for Operation 53 '%mul_ln37 = mul i64 %zext_ln37, i64 %zext_ln27_cast'
ST_2 : Operation 53 [1/1] (2.59ns)   --->   "%mul_ln37 = mul i64 %zext_ln37, i64 %zext_ln27_cast" [d1.cpp:37]   --->   Operation 53 'mul' 'mul_ln37' <Predicate = (icmp_ln30)> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.72ns)   --->   "%tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.8i64.i3, i64 0, i64 %arr_1_load_1, i64 %arr_7_load_1, i64 %arr_6_load_1, i64 %arr_5_load_1, i64 %arr_4_load_1, i64 %arr_3_load_1, i64 %arr_2_load_1, i3 %trunc_ln29" [d1.cpp:37]   --->   Operation 54 'mux' 'tmp_1' <Predicate = (icmp_ln30)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.08ns)   --->   "%arr_8 = add i64 %mul_ln37, i64 %tmp_1" [d1.cpp:37]   --->   Operation 55 'add' 'arr_8' <Predicate = (icmp_ln30)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.67ns)   --->   "%sub_ln37_1 = sub i3 0, i3 %trunc_ln29" [d1.cpp:37]   --->   Operation 56 'sub' 'sub_ln37_1' <Predicate = (icmp_ln30)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.72ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 0, i32 %arg1_r_1_reload_read, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i32 %arg1_r_7_reload_read, i3 %sub_ln37_1" [d1.cpp:37]   --->   Operation 57 'mux' 'tmp_2' <Predicate = (icmp_ln30)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.72ns)   --->   "%tmp_3 = mux i64 @_ssdm_op_Mux.ap_auto.8i64.i3, i64 0, i64 %arr_7_load_1, i64 %arr_6_load_1, i64 %arr_5_load_1, i64 %arr_4_load_1, i64 %arr_3_load_1, i64 %arr_2_load_1, i64 %arr_load, i3 %trunc_ln29" [d1.cpp:37]   --->   Operation 58 'mux' 'tmp_3' <Predicate = (icmp_ln30)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln37_2 = zext i32 %tmp_2" [d1.cpp:37]   --->   Operation 59 'zext' 'zext_ln37_2' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : [1/1] (0.73ns)   --->   Input mux for Operation 60 '%mul_ln37_1 = mul i63 %zext_ln37_1_cast, i63 %zext_ln37_2'
ST_2 : Operation 60 [1/1] (2.68ns)   --->   "%mul_ln37_1 = mul i63 %zext_ln37_1_cast, i63 %zext_ln37_2" [d1.cpp:37]   --->   Operation 60 'mul' 'mul_ln37_1' <Predicate = (icmp_ln30)> <Delay = 2.68> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln37_1, i1 0" [d1.cpp:37]   --->   Operation 61 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.08ns)   --->   "%arr_9 = add i64 %shl_ln, i64 %tmp_3" [d1.cpp:37]   --->   Operation 62 'add' 'arr_9' <Predicate = (icmp_ln30)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.74ns)   --->   "%switch_ln37 = switch i4 %i, void %arrayidx32.1.case.8, i4 1, void %for.inc34.split.arrayidx32.1.exit_crit_edge13, i4 2, void %arrayidx32.1.case.3, i4 3, void %arrayidx32.1.case.4, i4 4, void %arrayidx32.1.case.5, i4 5, void %arrayidx32.1.case.6, i4 6, void %for.inc34.split.arrayidx32.1.exit_crit_edge" [d1.cpp:37]   --->   Operation 63 'switch' 'switch_ln37' <Predicate = (icmp_ln30)> <Delay = 0.74>
ST_2 : Operation 64 [1/1] (0.47ns)   --->   "%store_ln37 = store i64 %arr_8, i64 %arr_3" [d1.cpp:37]   --->   Operation 64 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 6)> <Delay = 0.47>
ST_2 : Operation 65 [1/1] (0.47ns)   --->   "%store_ln37 = store i64 %arr_9, i64 %arr_2" [d1.cpp:37]   --->   Operation 65 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 6)> <Delay = 0.47>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx32.1.exit" [d1.cpp:37]   --->   Operation 66 'br' 'br_ln37' <Predicate = (icmp_ln30 & i == 6)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.47ns)   --->   "%store_ln37 = store i64 %arr_8, i64 %arr_4" [d1.cpp:37]   --->   Operation 67 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 5)> <Delay = 0.47>
ST_2 : Operation 68 [1/1] (0.47ns)   --->   "%store_ln37 = store i64 %arr_9, i64 %arr_3" [d1.cpp:37]   --->   Operation 68 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 5)> <Delay = 0.47>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx32.1.exit" [d1.cpp:37]   --->   Operation 69 'br' 'br_ln37' <Predicate = (icmp_ln30 & i == 5)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.47ns)   --->   "%store_ln37 = store i64 %arr_8, i64 %arr_5" [d1.cpp:37]   --->   Operation 70 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 4)> <Delay = 0.47>
ST_2 : Operation 71 [1/1] (0.47ns)   --->   "%store_ln37 = store i64 %arr_9, i64 %arr_4" [d1.cpp:37]   --->   Operation 71 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 4)> <Delay = 0.47>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx32.1.exit" [d1.cpp:37]   --->   Operation 72 'br' 'br_ln37' <Predicate = (icmp_ln30 & i == 4)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.47ns)   --->   "%store_ln37 = store i64 %arr_8, i64 %arr_6" [d1.cpp:37]   --->   Operation 73 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 3)> <Delay = 0.47>
ST_2 : Operation 74 [1/1] (0.47ns)   --->   "%store_ln37 = store i64 %arr_9, i64 %arr_5" [d1.cpp:37]   --->   Operation 74 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 3)> <Delay = 0.47>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx32.1.exit" [d1.cpp:37]   --->   Operation 75 'br' 'br_ln37' <Predicate = (icmp_ln30 & i == 3)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.47ns)   --->   "%store_ln37 = store i64 %arr_8, i64 %arr_7" [d1.cpp:37]   --->   Operation 76 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 2)> <Delay = 0.47>
ST_2 : Operation 77 [1/1] (0.47ns)   --->   "%store_ln37 = store i64 %arr_9, i64 %arr_6" [d1.cpp:37]   --->   Operation 77 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 2)> <Delay = 0.47>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx32.1.exit" [d1.cpp:37]   --->   Operation 78 'br' 'br_ln37' <Predicate = (icmp_ln30 & i == 2)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.47ns)   --->   "%store_ln37 = store i64 %arr_9, i64 %arr_7" [d1.cpp:37]   --->   Operation 79 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 1)> <Delay = 0.47>
ST_2 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln37 = store i64 %arr_8, i64 %arr_1" [d1.cpp:37]   --->   Operation 80 'store' 'store_ln37' <Predicate = (icmp_ln30 & i == 1)> <Delay = 0.42>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx32.1.exit" [d1.cpp:37]   --->   Operation 81 'br' 'br_ln37' <Predicate = (icmp_ln30 & i == 1)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.47ns)   --->   "%store_ln37 = store i64 %arr_8, i64 %arr_2" [d1.cpp:37]   --->   Operation 82 'store' 'store_ln37' <Predicate = (icmp_ln30 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 0.47>
ST_2 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln37 = store i64 %arr_9, i64 %arr" [d1.cpp:37]   --->   Operation 83 'store' 'store_ln37' <Predicate = (icmp_ln30 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 0.42>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln37 = br void %arrayidx32.1.exit" [d1.cpp:37]   --->   Operation 84 'br' 'br_ln37' <Predicate = (icmp_ln30 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.79ns)   --->   "%add_ln30 = add i4 %i, i4 2" [d1.cpp:30]   --->   Operation 85 'add' 'add_ln30' <Predicate = (icmp_ln30)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln30 = store i4 %add_ln30, i4 %i_1" [d1.cpp:30]   --->   Operation 86 'store' 'store_ln30' <Predicate = (icmp_ln30)> <Delay = 0.42>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.inc34" [d1.cpp:30]   --->   Operation 87 'br' 'br_ln30' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%arr_load_1 = load i64 %arr"   --->   Operation 88 'load' 'arr_load_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%arr_1_load = load i64 %arr_1"   --->   Operation 89 'load' 'arr_1_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%arr_2_load = load i64 %arr_2"   --->   Operation 90 'load' 'arr_2_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%arr_3_load = load i64 %arr_3"   --->   Operation 91 'load' 'arr_3_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%arr_4_load = load i64 %arr_4"   --->   Operation 92 'load' 'arr_4_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%arr_5_load = load i64 %arr_5"   --->   Operation 93 'load' 'arr_5_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%arr_6_load = load i64 %arr_6"   --->   Operation 94 'load' 'arr_6_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%arr_7_load = load i64 %arr_7"   --->   Operation 95 'load' 'arr_7_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_8_out, i64 %arr_1_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_7_out, i64 %arr_7_load"   --->   Operation 97 'write' 'write_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_6_out, i64 %arr_6_load"   --->   Operation 98 'write' 'write_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_5_out, i64 %arr_5_load"   --->   Operation 99 'write' 'write_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_4_out, i64 %arr_4_load"   --->   Operation 100 'write' 'write_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_3_out, i64 %arr_3_load"   --->   Operation 101 'write' 'write_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_2_out, i64 %arr_2_load"   --->   Operation 102 'write' 'write_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %arr_1_out, i64 %arr_load_1"   --->   Operation 103 'write' 'write_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arg1_r_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln37_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ arr_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                    (alloca           ) [ 011]
arr                    (alloca           ) [ 011]
arr_1                  (alloca           ) [ 011]
arr_2                  (alloca           ) [ 011]
arr_3                  (alloca           ) [ 011]
arr_4                  (alloca           ) [ 011]
arr_5                  (alloca           ) [ 011]
arr_6                  (alloca           ) [ 011]
arr_7                  (alloca           ) [ 011]
zext_ln37_1_read       (read             ) [ 000]
arg1_r_1_reload_read   (read             ) [ 011]
zext_ln27_read         (read             ) [ 000]
arg1_r_8_reload_read   (read             ) [ 011]
arg1_r_7_reload_read   (read             ) [ 011]
arg1_r_6_reload_read   (read             ) [ 011]
arg1_r_5_reload_read   (read             ) [ 011]
arg1_r_4_reload_read   (read             ) [ 011]
arg1_r_3_reload_read   (read             ) [ 011]
arg1_r_2_reload_read   (read             ) [ 011]
zext_ln37_1_cast       (zext             ) [ 011]
zext_ln27_cast         (zext             ) [ 011]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i                      (load             ) [ 011]
icmp_ln30              (icmp             ) [ 011]
br_ln30                (br               ) [ 000]
arr_load               (load             ) [ 000]
arr_1_load_1           (load             ) [ 000]
arr_2_load_1           (load             ) [ 000]
arr_3_load_1           (load             ) [ 000]
arr_4_load_1           (load             ) [ 000]
arr_5_load_1           (load             ) [ 000]
arr_6_load_1           (load             ) [ 000]
arr_7_load_1           (load             ) [ 000]
specpipeline_ln32      (specpipeline     ) [ 000]
speclooptripcount_ln14 (speclooptripcount) [ 000]
specloopname_ln30      (specloopname     ) [ 000]
trunc_ln29             (trunc            ) [ 000]
sub_ln37               (sub              ) [ 000]
tmp                    (mux              ) [ 000]
zext_ln37              (zext             ) [ 000]
mul_ln37               (mul              ) [ 000]
tmp_1                  (mux              ) [ 000]
arr_8                  (add              ) [ 000]
sub_ln37_1             (sub              ) [ 000]
tmp_2                  (mux              ) [ 000]
tmp_3                  (mux              ) [ 000]
zext_ln37_2            (zext             ) [ 000]
mul_ln37_1             (mul              ) [ 000]
shl_ln                 (bitconcatenate   ) [ 000]
arr_9                  (add              ) [ 000]
switch_ln37            (switch           ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
br_ln37                (br               ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
br_ln37                (br               ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
br_ln37                (br               ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
br_ln37                (br               ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
br_ln37                (br               ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
br_ln37                (br               ) [ 000]
store_ln37             (store            ) [ 000]
store_ln37             (store            ) [ 000]
br_ln37                (br               ) [ 000]
add_ln30               (add              ) [ 000]
store_ln30             (store            ) [ 000]
br_ln30                (br               ) [ 000]
arr_load_1             (load             ) [ 000]
arr_1_load             (load             ) [ 000]
arr_2_load             (load             ) [ 000]
arr_3_load             (load             ) [ 000]
arr_4_load             (load             ) [ 000]
arr_5_load             (load             ) [ 000]
arr_6_load             (load             ) [ 000]
arr_7_load             (load             ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arg1_r_2_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1_r_3_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_3_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_4_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_4_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_5_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_5_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_6_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_6_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_7_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_7_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_8_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_8_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="zext_ln27">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_1_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="zext_ln37_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arr_8_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_8_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arr_7_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_7_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arr_6_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_6_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="arr_5_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_5_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="arr_4_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_4_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="arr_3_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_3_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="arr_2_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_2_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="arr_1_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.9i32.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i64.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i32.i3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="i_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="arr_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="arr_1_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="arr_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="arr_3_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_3/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="arr_4_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_4/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="arr_5_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_5/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="arr_6_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_6/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="arr_7_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arr_7/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln37_1_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln37_1_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="arg1_r_1_reload_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_reload_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln27_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln27_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="arg1_r_8_reload_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_8_reload_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="arg1_r_7_reload_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_7_reload_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="arg1_r_6_reload_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_6_reload_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="arg1_r_5_reload_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_5_reload_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="arg1_r_4_reload_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_4_reload_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="arg1_r_3_reload_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_3_reload_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="arg1_r_2_reload_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_reload_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln0_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="64" slack="0"/>
<pin id="187" dir="0" index="2" bw="64" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="write_ln0_write_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="0"/>
<pin id="194" dir="0" index="2" bw="64" slack="0"/>
<pin id="195" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln0_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="0" index="2" bw="64" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln0_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="64" slack="0"/>
<pin id="208" dir="0" index="2" bw="64" slack="0"/>
<pin id="209" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="write_ln0_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="64" slack="0"/>
<pin id="215" dir="0" index="2" bw="64" slack="0"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="write_ln0_write_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="64" slack="0"/>
<pin id="222" dir="0" index="2" bw="64" slack="0"/>
<pin id="223" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="write_ln0_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="0" index="2" bw="64" slack="0"/>
<pin id="230" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="write_ln0_write_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="0"/>
<pin id="236" dir="0" index="2" bw="64" slack="0"/>
<pin id="237" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="mul_ln37_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37_1/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="mul_ln37_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln37_1_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1_cast/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln27_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_cast/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln0_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln0_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="64" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln0_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln0_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="64" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln0_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln0_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln0_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="64" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln0_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln0_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="4" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="i_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="1"/>
<pin id="303" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln30_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="0" index="1" bw="4" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="arr_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="64" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_load/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="arr_1_load_1_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_1_load_1/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="arr_2_load_1_load_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_2_load_1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="arr_3_load_1_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="1"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_3_load_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="arr_4_load_1_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="1"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_load_1/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="arr_5_load_1_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="1"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_load_1/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="arr_6_load_1_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_6_load_1/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="arr_7_load_1_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="1"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_7_load_1/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="trunc_ln29_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sub_ln37_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="4" slack="0"/>
<pin id="340" dir="0" index="1" bw="4" slack="0"/>
<pin id="341" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="0" index="3" bw="32" slack="1"/>
<pin id="349" dir="0" index="4" bw="32" slack="1"/>
<pin id="350" dir="0" index="5" bw="32" slack="1"/>
<pin id="351" dir="0" index="6" bw="32" slack="1"/>
<pin id="352" dir="0" index="7" bw="32" slack="1"/>
<pin id="353" dir="0" index="8" bw="32" slack="1"/>
<pin id="354" dir="0" index="9" bw="32" slack="1"/>
<pin id="355" dir="0" index="10" bw="4" slack="0"/>
<pin id="356" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="zext_ln37_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="64" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="64" slack="0"/>
<pin id="370" dir="0" index="3" bw="64" slack="0"/>
<pin id="371" dir="0" index="4" bw="64" slack="0"/>
<pin id="372" dir="0" index="5" bw="64" slack="0"/>
<pin id="373" dir="0" index="6" bw="64" slack="0"/>
<pin id="374" dir="0" index="7" bw="64" slack="0"/>
<pin id="375" dir="0" index="8" bw="64" slack="0"/>
<pin id="376" dir="0" index="9" bw="3" slack="0"/>
<pin id="377" dir="1" index="10" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="arr_8_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="0"/>
<pin id="390" dir="0" index="1" bw="64" slack="0"/>
<pin id="391" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_8/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="sub_ln37_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="3" slack="0"/>
<pin id="397" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37_1/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="32" slack="1"/>
<pin id="404" dir="0" index="3" bw="32" slack="1"/>
<pin id="405" dir="0" index="4" bw="32" slack="1"/>
<pin id="406" dir="0" index="5" bw="32" slack="1"/>
<pin id="407" dir="0" index="6" bw="32" slack="1"/>
<pin id="408" dir="0" index="7" bw="32" slack="1"/>
<pin id="409" dir="0" index="8" bw="32" slack="1"/>
<pin id="410" dir="0" index="9" bw="3" slack="0"/>
<pin id="411" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_3_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="0" index="2" bw="64" slack="0"/>
<pin id="419" dir="0" index="3" bw="64" slack="0"/>
<pin id="420" dir="0" index="4" bw="64" slack="0"/>
<pin id="421" dir="0" index="5" bw="64" slack="0"/>
<pin id="422" dir="0" index="6" bw="64" slack="0"/>
<pin id="423" dir="0" index="7" bw="64" slack="0"/>
<pin id="424" dir="0" index="8" bw="64" slack="0"/>
<pin id="425" dir="0" index="9" bw="3" slack="0"/>
<pin id="426" dir="1" index="10" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln37_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_2/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="shl_ln_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="64" slack="0"/>
<pin id="444" dir="0" index="1" bw="63" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="arr_9_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="64" slack="0"/>
<pin id="452" dir="0" index="1" bw="64" slack="0"/>
<pin id="453" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_9/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln37_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="0"/>
<pin id="458" dir="0" index="1" bw="64" slack="1"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="store_ln37_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="0"/>
<pin id="463" dir="0" index="1" bw="64" slack="1"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln37_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="64" slack="1"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln37_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="0"/>
<pin id="473" dir="0" index="1" bw="64" slack="1"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln37_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="0"/>
<pin id="478" dir="0" index="1" bw="64" slack="1"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="store_ln37_store_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="0"/>
<pin id="483" dir="0" index="1" bw="64" slack="1"/>
<pin id="484" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln37_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="0" index="1" bw="64" slack="1"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="store_ln37_store_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="64" slack="0"/>
<pin id="493" dir="0" index="1" bw="64" slack="1"/>
<pin id="494" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln37_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="64" slack="0"/>
<pin id="498" dir="0" index="1" bw="64" slack="1"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="store_ln37_store_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="0"/>
<pin id="503" dir="0" index="1" bw="64" slack="1"/>
<pin id="504" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln37_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="1"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="store_ln37_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="64" slack="0"/>
<pin id="513" dir="0" index="1" bw="64" slack="1"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="store_ln37_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="0"/>
<pin id="518" dir="0" index="1" bw="64" slack="1"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="store_ln37_store_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="0"/>
<pin id="523" dir="0" index="1" bw="64" slack="1"/>
<pin id="524" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln30_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="0" index="1" bw="3" slack="0"/>
<pin id="529" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="store_ln30_store_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="0"/>
<pin id="534" dir="0" index="1" bw="4" slack="1"/>
<pin id="535" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="arr_load_1_load_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="1"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_load_1/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="arr_1_load_load_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="1"/>
<pin id="543" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_1_load/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="arr_2_load_load_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="1"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_2_load/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="arr_3_load_load_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="64" slack="1"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_3_load/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="arr_4_load_load_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="1"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_4_load/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="arr_5_load_load_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="1"/>
<pin id="559" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_5_load/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="arr_6_load_load_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="1"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_6_load/2 "/>
</bind>
</comp>

<comp id="565" class="1004" name="arr_7_load_load_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="1"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_7_load/2 "/>
</bind>
</comp>

<comp id="569" class="1005" name="i_1_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="0"/>
<pin id="571" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="576" class="1005" name="arr_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="0"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr "/>
</bind>
</comp>

<comp id="584" class="1005" name="arr_1_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="0"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_1 "/>
</bind>
</comp>

<comp id="592" class="1005" name="arr_2_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="0"/>
<pin id="594" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_2 "/>
</bind>
</comp>

<comp id="601" class="1005" name="arr_3_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="64" slack="0"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_3 "/>
</bind>
</comp>

<comp id="610" class="1005" name="arr_4_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="64" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_4 "/>
</bind>
</comp>

<comp id="619" class="1005" name="arr_5_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="64" slack="0"/>
<pin id="621" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_5 "/>
</bind>
</comp>

<comp id="628" class="1005" name="arr_6_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="64" slack="0"/>
<pin id="630" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_6 "/>
</bind>
</comp>

<comp id="637" class="1005" name="arr_7_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="0"/>
<pin id="639" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="arr_7 "/>
</bind>
</comp>

<comp id="646" class="1005" name="arg1_r_1_reload_read_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_1_reload_read "/>
</bind>
</comp>

<comp id="651" class="1005" name="arg1_r_8_reload_read_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="1"/>
<pin id="653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_8_reload_read "/>
</bind>
</comp>

<comp id="656" class="1005" name="arg1_r_7_reload_read_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="1"/>
<pin id="658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_7_reload_read "/>
</bind>
</comp>

<comp id="662" class="1005" name="arg1_r_6_reload_read_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="1"/>
<pin id="664" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_6_reload_read "/>
</bind>
</comp>

<comp id="668" class="1005" name="arg1_r_5_reload_read_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="1"/>
<pin id="670" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_5_reload_read "/>
</bind>
</comp>

<comp id="674" class="1005" name="arg1_r_4_reload_read_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_4_reload_read "/>
</bind>
</comp>

<comp id="680" class="1005" name="arg1_r_3_reload_read_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_3_reload_read "/>
</bind>
</comp>

<comp id="686" class="1005" name="arg1_r_2_reload_read_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arg1_r_2_reload_read "/>
</bind>
</comp>

<comp id="692" class="1005" name="zext_ln37_1_cast_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="63" slack="1"/>
<pin id="694" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln37_1_cast "/>
</bind>
</comp>

<comp id="697" class="1005" name="zext_ln27_cast_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="1"/>
<pin id="699" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="36" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="36" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="8" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="38" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="38" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="86" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="86" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="22" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="86" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="24" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="86" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="86" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="86" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="86" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="86" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="251"><net_src comp="124" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="136" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="40" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="40" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="40" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="40" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="42" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="308"><net_src comp="301" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="44" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="337"><net_src comp="301" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="44" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="301" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="357"><net_src comp="60" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="358"><net_src comp="62" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="359"><net_src comp="62" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="360"><net_src comp="338" pin="2"/><net_sink comp="344" pin=10"/></net>

<net id="364"><net_src comp="344" pin="11"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="378"><net_src comp="64" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="379"><net_src comp="66" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="380"><net_src comp="313" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="381"><net_src comp="331" pin="1"/><net_sink comp="366" pin=3"/></net>

<net id="382"><net_src comp="328" pin="1"/><net_sink comp="366" pin=4"/></net>

<net id="383"><net_src comp="325" pin="1"/><net_sink comp="366" pin=5"/></net>

<net id="384"><net_src comp="322" pin="1"/><net_sink comp="366" pin=6"/></net>

<net id="385"><net_src comp="319" pin="1"/><net_sink comp="366" pin=7"/></net>

<net id="386"><net_src comp="316" pin="1"/><net_sink comp="366" pin=8"/></net>

<net id="387"><net_src comp="334" pin="1"/><net_sink comp="366" pin=9"/></net>

<net id="392"><net_src comp="244" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="366" pin="10"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="68" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="334" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="412"><net_src comp="70" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="413"><net_src comp="62" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="414"><net_src comp="394" pin="2"/><net_sink comp="400" pin=9"/></net>

<net id="427"><net_src comp="64" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="428"><net_src comp="66" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="429"><net_src comp="331" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="430"><net_src comp="328" pin="1"/><net_sink comp="415" pin=3"/></net>

<net id="431"><net_src comp="325" pin="1"/><net_sink comp="415" pin=4"/></net>

<net id="432"><net_src comp="322" pin="1"/><net_sink comp="415" pin=5"/></net>

<net id="433"><net_src comp="319" pin="1"/><net_sink comp="415" pin=6"/></net>

<net id="434"><net_src comp="316" pin="1"/><net_sink comp="415" pin=7"/></net>

<net id="435"><net_src comp="310" pin="1"/><net_sink comp="415" pin=8"/></net>

<net id="436"><net_src comp="334" pin="1"/><net_sink comp="415" pin=9"/></net>

<net id="440"><net_src comp="400" pin="10"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="447"><net_src comp="72" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="240" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="74" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="442" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="415" pin="10"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="388" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="465"><net_src comp="450" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="388" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="450" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="388" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="450" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="490"><net_src comp="388" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="450" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="388" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="450" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="510"><net_src comp="450" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="515"><net_src comp="388" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="520"><net_src comp="388" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="450" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="301" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="76" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="537" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="544"><net_src comp="541" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="548"><net_src comp="545" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="552"><net_src comp="549" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="556"><net_src comp="553" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="560"><net_src comp="557" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="564"><net_src comp="561" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="568"><net_src comp="565" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="572"><net_src comp="88" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="575"><net_src comp="569" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="579"><net_src comp="92" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="582"><net_src comp="576" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="583"><net_src comp="576" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="587"><net_src comp="96" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="591"><net_src comp="584" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="595"><net_src comp="100" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="604"><net_src comp="104" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="607"><net_src comp="601" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="608"><net_src comp="601" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="609"><net_src comp="601" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="613"><net_src comp="108" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="617"><net_src comp="610" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="622"><net_src comp="112" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="625"><net_src comp="619" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="626"><net_src comp="619" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="627"><net_src comp="619" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="631"><net_src comp="116" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="634"><net_src comp="628" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="635"><net_src comp="628" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="636"><net_src comp="628" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="640"><net_src comp="120" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="643"><net_src comp="637" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="644"><net_src comp="637" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="645"><net_src comp="637" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="649"><net_src comp="130" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="654"><net_src comp="142" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="344" pin=9"/></net>

<net id="659"><net_src comp="148" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="344" pin=8"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="400" pin=8"/></net>

<net id="665"><net_src comp="154" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="344" pin=7"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="400" pin=7"/></net>

<net id="671"><net_src comp="160" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="344" pin=6"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="400" pin=6"/></net>

<net id="677"><net_src comp="166" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="344" pin=5"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="400" pin=5"/></net>

<net id="683"><net_src comp="172" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="344" pin=4"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="400" pin=4"/></net>

<net id="689"><net_src comp="178" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="344" pin=3"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="400" pin=3"/></net>

<net id="695"><net_src comp="248" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="700"><net_src comp="252" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="244" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr_8_out | {2 }
	Port: arr_7_out | {2 }
	Port: arr_6_out | {2 }
	Port: arr_5_out | {2 }
	Port: arr_4_out | {2 }
	Port: arr_3_out | {2 }
	Port: arr_2_out | {2 }
	Port: arr_1_out | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_2_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_3_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_4_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_5_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_6_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_7_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_8_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : zext_ln27 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : arg1_r_1_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 : zext_ln37_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln30 : 1
		br_ln30 : 2
		trunc_ln29 : 1
		sub_ln37 : 1
		tmp : 2
		zext_ln37 : 3
		mul_ln37 : 4
		tmp_1 : 2
		arr_8 : 5
		sub_ln37_1 : 2
		tmp_2 : 3
		tmp_3 : 2
		zext_ln37_2 : 4
		mul_ln37_1 : 5
		shl_ln : 6
		arr_9 : 7
		switch_ln37 : 1
		store_ln37 : 6
		store_ln37 : 8
		store_ln37 : 6
		store_ln37 : 8
		store_ln37 : 6
		store_ln37 : 8
		store_ln37 : 6
		store_ln37 : 8
		store_ln37 : 6
		store_ln37 : 8
		store_ln37 : 8
		store_ln37 : 6
		store_ln37 : 6
		store_ln37 : 8
		add_ln30 : 1
		store_ln30 : 2
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          |            tmp_fu_344            |    0    |    0    |    49   |
|    mux   |           tmp_1_fu_366           |    0    |    0    |    43   |
|          |           tmp_2_fu_400           |    0    |    0    |    43   |
|          |           tmp_3_fu_415           |    0    |    0    |    43   |
|----------|----------------------------------|---------|---------|---------|
|          |           arr_8_fu_388           |    0    |    0    |    71   |
|    add   |           arr_9_fu_450           |    0    |    0    |    71   |
|          |          add_ln30_fu_526         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|    mul   |         mul_ln37_1_fu_240        |    4    |    0    |    20   |
|          |          mul_ln37_fu_244         |    4    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|    sub   |          sub_ln37_fu_338         |    0    |    0    |    12   |
|          |         sub_ln37_1_fu_394        |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln30_fu_304         |    0    |    0    |    12   |
|----------|----------------------------------|---------|---------|---------|
|          |   zext_ln37_1_read_read_fu_124   |    0    |    0    |    0    |
|          | arg1_r_1_reload_read_read_fu_130 |    0    |    0    |    0    |
|          |    zext_ln27_read_read_fu_136    |    0    |    0    |    0    |
|          | arg1_r_8_reload_read_read_fu_142 |    0    |    0    |    0    |
|   read   | arg1_r_7_reload_read_read_fu_148 |    0    |    0    |    0    |
|          | arg1_r_6_reload_read_read_fu_154 |    0    |    0    |    0    |
|          | arg1_r_5_reload_read_read_fu_160 |    0    |    0    |    0    |
|          | arg1_r_4_reload_read_read_fu_166 |    0    |    0    |    0    |
|          | arg1_r_3_reload_read_read_fu_172 |    0    |    0    |    0    |
|          | arg1_r_2_reload_read_read_fu_178 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln0_write_fu_184      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_191      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_198      |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_205      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_212      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_219      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_226      |    0    |    0    |    0    |
|          |      write_ln0_write_fu_233      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      zext_ln37_1_cast_fu_248     |    0    |    0    |    0    |
|   zext   |       zext_ln27_cast_fu_252      |    0    |    0    |    0    |
|          |         zext_ln37_fu_361         |    0    |    0    |    0    |
|          |        zext_ln37_2_fu_437        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln29_fu_334        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|           shl_ln_fu_442          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    8    |    0    |   406   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|arg1_r_1_reload_read_reg_646|   32   |
|arg1_r_2_reload_read_reg_686|   32   |
|arg1_r_3_reload_read_reg_680|   32   |
|arg1_r_4_reload_read_reg_674|   32   |
|arg1_r_5_reload_read_reg_668|   32   |
|arg1_r_6_reload_read_reg_662|   32   |
|arg1_r_7_reload_read_reg_656|   32   |
|arg1_r_8_reload_read_reg_651|   32   |
|        arr_1_reg_584       |   64   |
|        arr_2_reg_592       |   64   |
|        arr_3_reg_601       |   64   |
|        arr_4_reg_610       |   64   |
|        arr_5_reg_619       |   64   |
|        arr_6_reg_628       |   64   |
|        arr_7_reg_637       |   64   |
|         arr_reg_576        |   64   |
|         i_1_reg_569        |    4   |
|   zext_ln27_cast_reg_697   |   64   |
|  zext_ln37_1_cast_reg_692  |   63   |
+----------------------------+--------+
|            Total           |   899  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    8   |    0   |   406  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   899  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   899  |   406  |
+-----------+--------+--------+--------+
