# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"hex_cnt_disp_tb_time_synth.v" \
"../../../../../Test.srcs/sim_1/new/hex_cnt_disp_tb.v" \

# Do not sort compile order
nosort
