Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Aug 17 19:15:28 2020
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file frodoBD_wrapper_timing_summary_routed.rpt -pb frodoBD_wrapper_timing_summary_routed.pb -rpx frodoBD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : frodoBD_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.227        0.000                      0                21014        0.025        0.000                      0                21014        3.750        0.000                       0                  8456  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.227        0.000                      0                21014        0.025        0.000                      0                21014        3.750        0.000                       0                  8456  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[1][1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.462ns  (logic 1.985ns (20.979%)  route 7.477ns (79.021%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        1.743     3.051    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X36Y32         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/Q
                         net (fo=6, routed)           0.456     3.963    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round__1[0]
    SLICE_X36Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.087 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_6/O
                         net (fo=1, routed)           0.752     4.839    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_6_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.963 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_4/O
                         net (fo=1, routed)           0.859     5.822    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_4_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I0_O)        0.124     5.946 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=2908, routed)        1.990     7.936    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I3_O)        0.120     8.056 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][32]_i_14/O
                         net (fo=1, routed)           0.848     8.905    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][32]_i_14_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I1_O)        0.355     9.260 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][32]_i_8/O
                         net (fo=3, routed)           1.172    10.432    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][32]_i_8_n_0
    SLICE_X25Y29         LUT5 (Prop_lut5_I0_O)        0.355    10.787 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][32]_i_2/O
                         net (fo=12, routed)          1.399    12.186    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][32]_i_2_n_0
    SLICE_X16Y14         LUT6 (Prop_lut6_I3_O)        0.327    12.513 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[1][1][11]_i_1/O
                         net (fo=1, routed)           0.000    12.513    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/chi_out[1][1]_60[11]
    SLICE_X16Y14         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[1][1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        1.495    12.687    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X16Y14         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[1][1][11]/C
                         clock pessimism              0.130    12.817    
                         clock uncertainty           -0.154    12.663    
    SLICE_X16Y14         FDRE (Setup_fdre_C_D)        0.077    12.740    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[1][1][11]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                         -12.513    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.249ns  (required time - arrival time)
  Source:                 frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[2][3][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.389ns  (logic 1.810ns (19.278%)  route 7.579ns (80.722%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        1.743     3.051    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X36Y32         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/Q
                         net (fo=6, routed)           0.456     3.963    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round__1[0]
    SLICE_X36Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.087 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_6/O
                         net (fo=1, routed)           0.752     4.839    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_6_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.963 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_4/O
                         net (fo=1, routed)           0.859     5.822    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_4_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I0_O)        0.124     5.946 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=2908, routed)        2.318     8.264    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X12Y9          LUT5 (Prop_lut5_I3_O)        0.149     8.413 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][10]_i_17/O
                         net (fo=1, routed)           0.873     9.285    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][10]_i_17_n_0
    SLICE_X12Y9          LUT5 (Prop_lut5_I1_O)        0.381     9.666 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][10]_i_12/O
                         net (fo=3, routed)           0.777    10.443    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][10]_i_12_n_0
    SLICE_X16Y11         LUT6 (Prop_lut6_I5_O)        0.328    10.771 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][3][18]_i_3/O
                         net (fo=15, routed)          1.545    12.316    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][3][18]_i_3_n_0
    SLICE_X17Y31         LUT6 (Prop_lut6_I3_O)        0.124    12.440 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[2][3][36]_i_1/O
                         net (fo=1, routed)           0.000    12.440    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/chi_out[2][3]_63[36]
    SLICE_X17Y31         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[2][3][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        1.490    12.682    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X17Y31         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[2][3][36]/C
                         clock pessimism              0.130    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X17Y31         FDRE (Setup_fdre_C_D)        0.031    12.689    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[2][3][36]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -12.440    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[4][1][56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 2.011ns (21.566%)  route 7.314ns (78.434%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        1.743     3.051    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X36Y32         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/Q
                         net (fo=6, routed)           0.456     3.963    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round__1[0]
    SLICE_X36Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.087 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_6/O
                         net (fo=1, routed)           0.752     4.839    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_6_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.963 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_4/O
                         net (fo=1, routed)           0.859     5.822    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_4_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I0_O)        0.124     5.946 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=2908, routed)        1.859     7.805    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X9Y12          LUT5 (Prop_lut5_I3_O)        0.119     7.924 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][56]_i_22/O
                         net (fo=2, routed)           1.180     9.104    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][56]_i_22_n_0
    SLICE_X17Y13         LUT5 (Prop_lut5_I1_O)        0.358     9.462 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][56]_i_14/O
                         net (fo=2, routed)           1.063    10.524    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][56]_i_14_n_0
    SLICE_X28Y14         LUT5 (Prop_lut5_I4_O)        0.351    10.875 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][56]_i_7/O
                         net (fo=12, routed)          1.146    12.021    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][56]_i_7_n_0
    SLICE_X17Y17         LUT5 (Prop_lut5_I3_O)        0.355    12.376 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][1][56]_i_1/O
                         net (fo=1, routed)           0.000    12.376    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/chi_out[4][1]_67[56]
    SLICE_X17Y17         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[4][1][56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        1.492    12.684    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X17Y17         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[4][1][56]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X17Y17         FDRE (Setup_fdre_C_D)        0.029    12.689    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[4][1][56]
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[2][2][38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.374ns  (logic 1.980ns (21.123%)  route 7.394ns (78.877%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        1.743     3.051    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X36Y32         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/Q
                         net (fo=6, routed)           0.456     3.963    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round__1[0]
    SLICE_X36Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.087 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_6/O
                         net (fo=1, routed)           0.752     4.839    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_6_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.963 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_4/O
                         net (fo=1, routed)           0.859     5.822    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_4_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I0_O)        0.124     5.946 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=2908, routed)        2.018     7.964    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I3_O)        0.118     8.082 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][4]_i_17/O
                         net (fo=1, routed)           0.761     8.842    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][4]_i_17_n_0
    SLICE_X10Y9          LUT5 (Prop_lut5_I1_O)        0.352     9.194 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][4]_i_12/O
                         net (fo=3, routed)           1.063    10.257    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][4]_i_12_n_0
    SLICE_X16Y8          LUT5 (Prop_lut5_I4_O)        0.354    10.611 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][4]_i_7/O
                         net (fo=12, routed)          1.486    12.097    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][4]_i_7_n_0
    SLICE_X6Y18          LUT6 (Prop_lut6_I0_O)        0.328    12.425 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[2][2][38]_i_1/O
                         net (fo=1, routed)           0.000    12.425    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/chi_out[2][2]_65[38]
    SLICE_X6Y18          FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[2][2][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        1.496    12.688    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X6Y18          FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[2][2][38]/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X6Y18          FDRE (Setup_fdre_C_D)        0.079    12.743    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[2][2][38]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                         -12.425    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.471ns  (logic 3.581ns (37.811%)  route 5.890ns (62.189%))
  Logic Levels:           12  (CARRY4=5 LUT3=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        1.750     3.058    frodoBD_i/axi_gpio_7/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y40         FDRE                                         r  frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.518     3.576 r  frodoBD_i/axi_gpio_7/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/Q
                         net (fo=18, routed)          0.739     4.315    frodoBD_i/shake128_ip_0/outlen[0]
    SLICE_X37Y40         LUT3 (Prop_lut3_I1_O)        0.124     4.439 r  frodoBD_i/shake128_ip_0/nblocks[2]_i_34/O
                         net (fo=1, routed)           0.295     4.734    frodoBD_i/shake128_ip_0/nblocks[2]_i_34_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I1_O)        0.124     4.858 r  frodoBD_i/shake128_ip_0/nblocks[2]_i_15/O
                         net (fo=2, routed)           0.665     5.523    frodoBD_i/shake128_ip_0/nblocks[2]_i_15_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.921 r  frodoBD_i/shake128_ip_0/nblocks_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.921    frodoBD_i/shake128_ip_0/nblocks_reg[2]_i_4_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.035 r  frodoBD_i/shake128_ip_0/nblocks_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.035    frodoBD_i/shake128_ip_0/nblocks_reg[2]_i_3_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.369 r  frodoBD_i/shake128_ip_0/nblocks_reg[3]_i_2/O[1]
                         net (fo=13, routed)          0.884     7.253    frodoBD_i/shake128_ip_0/nblocks_reg[3]_i_2_n_6
    SLICE_X34Y43         LUT3 (Prop_lut3_I2_O)        0.303     7.556 r  frodoBD_i/shake128_ip_0/nblocks[0]_i_20/O
                         net (fo=2, routed)           0.523     8.080    frodoBD_i/shake128_ip_0/nblocks[0]_i_20_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     8.518 r  frodoBD_i/shake128_ip_0/nblocks_reg[0]_i_4/O[3]
                         net (fo=3, routed)           0.884     9.402    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[0]_i_3_0[3]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.306     9.708 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[0]_i_16/O
                         net (fo=1, routed)           0.000     9.708    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[0]_i_16_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.258 f  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[0]_i_3/CO[3]
                         net (fo=3, routed)           0.909    11.167    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[0]_i_3_n_0
    SLICE_X36Y44         LUT3 (Prop_lut3_I0_O)        0.124    11.291 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[2]_i_2/O
                         net (fo=7, routed)           0.558    11.849    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[2]_i_2_n_0
    SLICE_X34Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.973 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[4]_i_2/O
                         net (fo=1, routed)           0.432    12.405    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[4]_i_2_n_0
    SLICE_X34Y43         LUT3 (Prop_lut3_I0_O)        0.124    12.529 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[4]_i_1/O
                         net (fo=1, routed)           0.000    12.529    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks[4]
    SLICE_X34Y43         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        1.500    12.692    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/s00_axi_aclk
    SLICE_X34Y43         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[4]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X34Y43         FDRE (Setup_fdre_C_D)        0.079    12.848    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[4]
  -------------------------------------------------------------------
                         required time                         12.848    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[0][3][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.463ns  (logic 2.011ns (21.251%)  route 7.452ns (78.749%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        1.743     3.051    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X36Y32         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/Q
                         net (fo=6, routed)           0.456     3.963    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round__1[0]
    SLICE_X36Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.087 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_6/O
                         net (fo=1, routed)           0.752     4.839    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_6_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.963 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_4/O
                         net (fo=1, routed)           0.859     5.822    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_4_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I0_O)        0.124     5.946 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=2908, routed)        1.859     7.805    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X9Y12          LUT5 (Prop_lut5_I3_O)        0.119     7.924 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][56]_i_22/O
                         net (fo=2, routed)           1.180     9.104    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][56]_i_22_n_0
    SLICE_X17Y13         LUT5 (Prop_lut5_I1_O)        0.358     9.462 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][56]_i_14/O
                         net (fo=2, routed)           1.063    10.524    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][56]_i_14_n_0
    SLICE_X28Y14         LUT5 (Prop_lut5_I4_O)        0.351    10.875 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][56]_i_7/O
                         net (fo=12, routed)          1.283    12.159    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][56]_i_7_n_0
    SLICE_X30Y20         LUT6 (Prop_lut6_I0_O)        0.355    12.514 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][3][22]_i_1/O
                         net (fo=1, routed)           0.000    12.514    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/chi_out[0][3]_59[22]
    SLICE_X30Y20         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[0][3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        1.488    12.680    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X30Y20         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[0][3][22]/C
                         clock pessimism              0.230    12.911    
                         clock uncertainty           -0.154    12.757    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)        0.079    12.836    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[0][3][22]
  -------------------------------------------------------------------
                         required time                         12.836    
                         arrival time                         -12.514    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[0][0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 1.985ns (21.328%)  route 7.322ns (78.672%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        1.743     3.051    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X36Y32         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/Q
                         net (fo=6, routed)           0.456     3.963    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round__1[0]
    SLICE_X36Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.087 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_6/O
                         net (fo=1, routed)           0.752     4.839    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_6_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.963 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_4/O
                         net (fo=1, routed)           0.859     5.822    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_4_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I0_O)        0.124     5.946 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=2908, routed)        1.990     7.936    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I3_O)        0.120     8.056 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][32]_i_14/O
                         net (fo=1, routed)           0.848     8.905    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][32]_i_14_n_0
    SLICE_X17Y33         LUT5 (Prop_lut5_I1_O)        0.355     9.260 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][32]_i_8/O
                         net (fo=3, routed)           1.172    10.432    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][32]_i_8_n_0
    SLICE_X25Y29         LUT5 (Prop_lut5_I0_O)        0.355    10.787 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][32]_i_2/O
                         net (fo=12, routed)          1.244    12.031    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][32]_i_2_n_0
    SLICE_X18Y18         LUT6 (Prop_lut6_I3_O)        0.327    12.358 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][0][10]_i_1/O
                         net (fo=1, routed)           0.000    12.358    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/chi_out[0][0]02687_out
    SLICE_X18Y18         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[0][0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        1.490    12.682    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X18Y18         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[0][0][10]/C
                         clock pessimism              0.130    12.812    
                         clock uncertainty           -0.154    12.658    
    SLICE_X18Y18         FDRE (Setup_fdre_C_D)        0.032    12.690    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[0][0][10]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -12.358    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[2][4][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.371ns  (logic 1.756ns (18.739%)  route 7.615ns (81.261%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        1.743     3.051    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X36Y32         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/Q
                         net (fo=6, routed)           0.456     3.963    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round__1[0]
    SLICE_X36Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.087 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_6/O
                         net (fo=1, routed)           0.752     4.839    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_6_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.963 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_4/O
                         net (fo=1, routed)           0.859     5.822    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_4_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I0_O)        0.124     5.946 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=2908, routed)        2.036     7.982    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X8Y11          LUT5 (Prop_lut5_I3_O)        0.116     8.098 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][63]_i_17/O
                         net (fo=1, routed)           0.452     8.550    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][63]_i_17_n_0
    SLICE_X8Y11          LUT5 (Prop_lut5_I0_O)        0.357     8.907 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][63]_i_12/O
                         net (fo=3, routed)           1.316    10.224    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][63]_i_12_n_0
    SLICE_X27Y14         LUT6 (Prop_lut6_I5_O)        0.331    10.555 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][63]_i_4/O
                         net (fo=15, routed)          1.743    12.298    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][63]_i_4_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I4_O)        0.124    12.422 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[2][4][7]_i_1/O
                         net (fo=1, routed)           0.000    12.422    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/chi_out[2][4]_70[7]
    SLICE_X0Y27          FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[2][4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        1.533    12.726    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X0Y27          FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[2][4][7]/C
                         clock pessimism              0.130    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.077    12.778    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[2][4][7]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                         -12.422    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[2][3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.373ns  (logic 1.775ns (18.938%)  route 7.598ns (81.062%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        1.743     3.051    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X36Y32         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/Q
                         net (fo=6, routed)           0.456     3.963    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round__1[0]
    SLICE_X36Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.087 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_6/O
                         net (fo=1, routed)           0.752     4.839    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_6_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.963 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_4/O
                         net (fo=1, routed)           0.859     5.822    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_4_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I0_O)        0.124     5.946 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=2908, routed)        1.521     7.466    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X38Y17         LUT5 (Prop_lut5_I3_O)        0.117     7.583 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][62]_i_19/O
                         net (fo=1, routed)           0.933     8.516    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][62]_i_19_n_0
    SLICE_X35Y17         LUT5 (Prop_lut5_I1_O)        0.374     8.890 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][62]_i_12/O
                         net (fo=3, routed)           1.004     9.894    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][62]_i_12_n_0
    SLICE_X28Y17         LUT5 (Prop_lut5_I0_O)        0.332    10.226 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][2][13]_i_4/O
                         net (fo=12, routed)          2.074    12.300    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][2][13]_i_4_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.124    12.424 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[2][3][7]_i_1/O
                         net (fo=1, routed)           0.000    12.424    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/chi_out[2][3]_63[7]
    SLICE_X0Y27          FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[2][3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        1.533    12.726    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X0Y27          FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[2][3][7]/C
                         clock pessimism              0.130    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)        0.081    12.782    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[2][3][7]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                         -12.424    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[1][0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.278ns  (logic 1.980ns (21.342%)  route 7.298ns (78.659%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        1.743     3.051    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X36Y32         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.456     3.507 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round_reg[0]/Q
                         net (fo=6, routed)           0.456     3.963    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/round__1[0]
    SLICE_X36Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.087 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_6/O
                         net (fo=1, routed)           0.752     4.839    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_6_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I3_O)        0.124     4.963 f  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_4/O
                         net (fo=1, routed)           0.859     5.822    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_4_n_0
    SLICE_X29Y26         LUT4 (Prop_lut4_I0_O)        0.124     5.946 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2/O
                         net (fo=2908, routed)        2.034     7.980    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[0][1][63]_i_2_n_0
    SLICE_X13Y33         LUT5 (Prop_lut5_I3_O)        0.150     8.130 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][50]_i_14/O
                         net (fo=1, routed)           0.852     8.982    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][50]_i_14_n_0
    SLICE_X14Y32         LUT5 (Prop_lut5_I1_O)        0.355     9.337 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][50]_i_8/O
                         net (fo=3, routed)           1.087    10.424    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][50]_i_8_n_0
    SLICE_X17Y22         LUT5 (Prop_lut5_I0_O)        0.321    10.745 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][38]_i_6/O
                         net (fo=15, routed)          1.258    12.003    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[4][4][38]_i_6_n_0
    SLICE_X15Y13         LUT6 (Prop_lut6_I0_O)        0.326    12.329 r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out[1][0][11]_i_1/O
                         net (fo=1, routed)           0.000    12.329    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/chi_out[1][0]_62[11]
    SLICE_X15Y13         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[1][0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        1.496    12.688    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s00_axi_aclk
    SLICE_X15Y13         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[1][0][11]/C
                         clock pessimism              0.130    12.818    
                         clock uncertainty           -0.154    12.664    
    SLICE_X15Y13         FDRE (Setup_fdre_C_D)        0.029    12.693    frodoBD_i/shake128_ip_0/U0/keccak_f1600_mm_core_fast2_inst/s_round_out_reg[1][0][11]
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                         -12.329    
  -------------------------------------------------------------------
                         slack                                  0.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.699%)  route 0.219ns (54.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        0.582     0.923    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/Q
                         net (fo=1, routed)           0.219     1.282    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[12]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.043     1.325 r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[12]_i_1__1/O
                         net (fo=1, routed)           0.000     1.325    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[12]_i_1__1_n_0
    SLICE_X1Y49          FDRE                                         r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        0.852     1.222    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.107     1.300    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_gpio_8/U0/ip2bus_data_i_D1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.067%)  route 0.220ns (60.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        0.548     0.889    frodoBD_i/axi_gpio_8/U0/s_axi_aclk
    SLICE_X22Y72         FDRE                                         r  frodoBD_i/axi_gpio_8/U0/ip2bus_data_i_D1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y72         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  frodoBD_i/axi_gpio_8/U0/ip2bus_data_i_D1_reg[11]/Q
                         net (fo=1, routed)           0.220     1.250    frodoBD_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[20]
    SLICE_X16Y71         FDRE                                         r  frodoBD_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        0.818     1.188    frodoBD_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y71         FDRE                                         r  frodoBD_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X16Y71         FDRE (Hold_fdre_C_D)         0.063     1.217    frodoBD_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.775%)  route 0.232ns (62.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        0.562     0.903    frodoBD_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  frodoBD_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  frodoBD_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.232     1.276    frodoBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[0]
    SLICE_X29Y49         FDRE                                         r  frodoBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        0.832     1.202    frodoBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y49         FDRE                                         r  frodoBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.070     1.243    frodoBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        0.586     0.927    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y47          FDRE                                         r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.186    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X0Y47          SRL16E                                       r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        0.852     1.222    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y47          SRL16E                                       r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.262     0.960    
    SLICE_X0Y47          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.143    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.546%)  route 0.245ns (63.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        0.562     0.903    frodoBD_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X29Y50         FDRE                                         r  frodoBD_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  frodoBD_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.245     1.288    frodoBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[2]
    SLICE_X29Y49         FDRE                                         r  frodoBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        0.832     1.202    frodoBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X29Y49         FDRE                                         r  frodoBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X29Y49         FDRE (Hold_fdre_C_D)         0.070     1.243    frodoBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.342ns (81.075%)  route 0.080ns (18.925%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        0.591     0.932    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/s00_axi_aclk
    SLICE_X39Y49         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[26]/Q
                         net (fo=3, routed)           0.079     1.152    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg_n_0_[26]
    SLICE_X39Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.299 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.299    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[28]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.353 r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.353    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks0[29]
    SLICE_X39Y50         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        0.859     1.229    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/s00_axi_aclk
    SLICE_X39Y50         FDRE                                         r  frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[29]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.305    frodoBD_i/shake128_ip_0/U0/shake128_core_inst/nblocks_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.670%)  route 0.225ns (60.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        0.584     0.925    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y51          FDRE                                         r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.148     1.073 r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.225     1.298    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X0Y49          SRL16E                                       r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        0.852     1.222    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y49          SRL16E                                       r  frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.029     1.193    
    SLICE_X0Y49          SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.249    frodoBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[29].reg3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.175%)  route 0.226ns (54.825%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        0.564     0.905    frodoBD_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y49         FDSE                                         r  frodoBD_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDSE (Prop_fdse_C_Q)         0.141     1.046 r  frodoBD_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_OE_reg[29]/Q
                         net (fo=1, routed)           0.226     1.271    frodoBD_i/axi_gpio_2/U0/gpio_core_1/gpio2_io_t[2]
    SLICE_X35Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.316 r  frodoBD_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[29].reg3[29]_i_1/O
                         net (fo=1, routed)           0.000     1.316    frodoBD_i/axi_gpio_2/U0/gpio_core_1/Read_Reg2_In[29]
    SLICE_X35Y50         FDRE                                         r  frodoBD_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[29].reg3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        0.832     1.202    frodoBD_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y50         FDRE                                         r  frodoBD_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[29].reg3_reg[29]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.091     1.264    frodoBD_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[29].reg3_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 frodoBD_i/axi_gpio_8/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[18].reg3_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/axi_gpio_8/U0/ip2bus_data_i_D1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.100%)  route 0.226ns (54.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        0.548     0.889    frodoBD_i/axi_gpio_8/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y71         FDRE                                         r  frodoBD_i/axi_gpio_8/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[18].reg3_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y71         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  frodoBD_i/axi_gpio_8/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[18].reg3_reg[18]/Q
                         net (fo=1, routed)           0.226     1.256    frodoBD_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G2.READ_REG2_GEN[18].reg3_reg
    SLICE_X17Y69         LUT5 (Prop_lut5_I3_O)        0.045     1.301 r  frodoBD_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[18]_i_1/O
                         net (fo=1, routed)           0.000     1.301    frodoBD_i/axi_gpio_8/U0/ip2bus_data[18]
    SLICE_X17Y69         FDRE                                         r  frodoBD_i/axi_gpio_8/U0/ip2bus_data_i_D1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        0.820     1.190    frodoBD_i/axi_gpio_8/U0/s_axi_aclk
    SLICE_X17Y69         FDRE                                         r  frodoBD_i/axi_gpio_8/U0/ip2bus_data_i_D1_reg[18]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X17Y69         FDRE (Hold_fdre_C_D)         0.091     1.247    frodoBD_i/axi_gpio_8/U0/ip2bus_data_i_D1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s02_data_1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[1].true_single_bram2_s01_inst/RAM_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        0.566     0.907    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s00_axi_aclk
    SLICE_X8Y4           FDRE                                         r  frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s02_data_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.071 r  frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s02_data_1_reg[11]/Q
                         net (fo=1, routed)           0.125     1.196    frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[1].true_single_bram2_s01_inst/RAM_reg_0[11]
    RAMB36_X0Y0          RAMB36E1                                     r  frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[1].true_single_bram2_s01_inst/RAM_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    frodoBD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  frodoBD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8456, routed)        0.876     1.246    frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[1].true_single_bram2_s01_inst/s02_axi_aclk
    RAMB36_X0Y0          RAMB36E1                                     r  frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[1].true_single_bram2_s01_inst/RAM_reg/CLKARDCLK
                         clock pessimism             -0.262     0.984    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.139    frodoBD_i/matrix_as_plus_e_mm_0/U0/matrix_as_plus_e_mm_ip_v1_0_S02_AXI_inst/generate_ram[1].true_single_bram2_s01_inst/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { frodoBD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y0    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_lower_10/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y3    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_lower_20/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y4    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_lower_30/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y7    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_upper_00/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y1    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_upper_10/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y2    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_upper_20/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y6    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_upper_30/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y14   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/multiplicator_inst/s_mult_data_3_reg__15/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y5    frodoBD_i/matrix_as_plus_e_mm_0/U0/multiplicator2_inst/s_mult_data_lower_00/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S01_AXI_inst/generate_ram[0].true_single_bram_s00_inst/RAM_reg/CLKARDCLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y42   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y42   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y42   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y42   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y43  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y43  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y43  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y43  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_16_16/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y35   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y35   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y42   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y42   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y42   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y42   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y43  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_13_13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y43  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_14_14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y43  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_15_15/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y43  frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_16_16/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y38   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_28_28/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X8Y38   frodoBD_i/matrix_sa_plus_e_mm_ip_0/U0/matrix_sa_plus_e_mm_ip_v1_0_S00_AXI_inst/generate_ram[0].true_single_bram_s00_0_inst/RAM_reg_0_7_28_28/SP/CLK



