
---------- Begin Simulation Statistics ----------
final_tick                               258544386952500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  21833                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866932                       # Number of bytes of host memory used
host_op_rate                                    39851                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   458.01                       # Real time elapsed on the host
host_tick_rate                              178128743                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      18252473                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081585                       # Number of seconds simulated
sim_ticks                                 81585407500                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   11                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             5                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        11     68.75%     68.75% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     68.75% # Class of executed instruction
system.cpu.op_class::MemRead                        5     31.25%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued          1876779                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                   11                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1877053                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                634259                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3033437                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6071077                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       952003                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         9987                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2677017                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       936388                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       952003                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        15615                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2677050                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               6                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          285                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          13404192                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8268791                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        10020                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2499612                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        394573                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts       892290                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18252457                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    163051907                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.111943                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.633928                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    155287595     95.24%     95.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      3229720      1.98%     97.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2055071      1.26%     98.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1124286      0.69%     99.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       651899      0.40%     99.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       101064      0.06%     99.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       183656      0.11%     99.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        24043      0.01%     99.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       394573      0.24%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    163051907                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          18252235                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5000556                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13251457     72.60%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5000556     27.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite          444      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18252457                       # Class of committed instruction
system.switch_cpus.commit.refs                5001000                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18252457                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      16.317078                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                16.317078                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     159965051                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19225419                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           783075                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            132325                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          10026                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2278974                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5054560                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 64062                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                2930                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   225                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2677050                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1601988                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             161553784                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           953                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10741482                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          233                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           20052                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.016406                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1605383                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       936394                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.065830                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    163169459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.119977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.874487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        159609024     97.82%     97.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            41483      0.03%     97.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           691150      0.42%     98.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            41076      0.03%     98.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           651152      0.40%     98.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            41014      0.03%     98.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           753539      0.46%     99.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            29563      0.02%     99.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1311458      0.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    163169459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    1336                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10062                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2504883                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.114591                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5158647                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               2930                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       130213334                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5243951                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          109                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         5460                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19144730                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5155717                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         6577                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18697962                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         540293                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        558330                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          10026                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2534768                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        87739                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads          612                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       243371                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores         5016                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7132                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2930                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          20352538                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18577386                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.625010                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          12720536                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.113852                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18577927                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         24479527                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        16069300                       # number of integer regfile writes
system.switch_cpus.ipc                       0.061285                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.061285                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          224      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      13544984     72.42%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            5      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5156374     27.57%     99.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         2954      0.02%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18704541                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 276                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000015                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              15      5.43%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead            179     64.86%     70.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite            82     29.71%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       18704593                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    200578992                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     18577386                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     20036915                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19144730                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18704541                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       892179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          177                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      2015298                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    163169459                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.114633                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.454527                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    150662833     92.34%     92.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      8409242      5.15%     97.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2226868      1.36%     98.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1679939      1.03%     99.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       156089      0.10%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        31279      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         1648      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         1381      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          180      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    163169459                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.114632                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1602027                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    41                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          785                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores          194                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5243951                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         5460                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10281742                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                163170795                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       149860781                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      24003739                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        9664833                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1194604                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1007118                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          6789                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49899947                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19173937                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     25214156                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1391541                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles          10026                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      10712499                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1210278                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     25359194                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          15017396                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            181802081                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38407189                       # The number of ROB writes
system.switch_cpus.timesIdled                      15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3043911                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1162588                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6088865                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1162588                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 258544386952500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3037419                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          444                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3032993                       # Transaction distribution
system.membus.trans_dist::ReadExReq               221                       # Transaction distribution
system.membus.trans_dist::ReadExResp              221                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3037419                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9108717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9108717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9108717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    194437376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    194437376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               194437376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3037640                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3037640    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3037640                       # Request fanout histogram
system.membus.reqLayer2.occupancy          6747761847                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        15652654719                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  81585407500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258544386952500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 258544386952500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 258544386952500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3044731                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          907                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6076910                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2503052                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              221                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             221                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            17                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3044716                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9133783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9133817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    194905472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              194906560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5536958                       # Total snoops (count)
system.tol2bus.snoopTraffic                     28416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8581912                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.135470                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.342224                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7419324     86.45%     86.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1162588     13.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8581912                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3044892000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4567395000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             22999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 258544386952500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1462675                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1462675                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1462675                       # number of overall hits
system.l2.overall_hits::total                 1462675                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1582257                       # number of demand (read+write) misses
system.l2.demand_misses::total                1582279                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           15                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1582257                       # number of overall misses
system.l2.overall_misses::total               1582279                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1209000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 132770249500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     132771458500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1209000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 132770249500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    132771458500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      3044932                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3044954                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      3044932                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3044954                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.519636                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.519640                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.519636                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.519640                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        80600                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83911.936872                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83911.534249                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        80600                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83911.936872                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83911.534249                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     46915                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 444                       # number of writebacks
system.l2.writebacks::total                       444                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data        33060                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               33060                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data        33060                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              33060                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1549197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1549212                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1488425                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1549197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3037637                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1059000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 115794869500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 115795928500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  96486375853                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1059000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 115794869500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 212282304353                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.508779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.508780                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.508779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997597                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        70600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74745.090198                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74745.050064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 64824.479469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        70600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74745.090198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69884.026417                       # average overall mshr miss latency
system.l2.replacements                        3033906                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          463                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              463                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          463                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          463                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1162115                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1162115                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1488425                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1488425                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  96486375853                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  96486375853                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 64824.479469                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 64824.479469                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_misses::.switch_cpus.data          221                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 221                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     23509000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23509000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 106375.565611                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106375.565611                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     21299000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     21299000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 96375.565611                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96375.565611                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1209000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1209000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           15                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             17                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        80600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71117.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           15                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1059000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1059000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        70600                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        70600                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1462675                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1462675                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data      1582036                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1582041                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 132746740500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 132746740500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3044711                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3044716                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.519601                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.519602                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83908.798852                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83908.533660                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data        33060                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        33060                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1548976                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1548976                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 115773570500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 115773570500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.508743                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.508742                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74742.004072                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74742.004072                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 258544386952500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 258544386952500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4093.184212                       # Cycle average of tags in use
system.l2.tags.total_refs                     6366405                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3033906                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.098419                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              258462801545500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.134881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.003009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.007935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  3019.059127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.014349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1073.964910                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.737075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.262198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999313                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          3031                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1065                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1         1706                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          551                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          271                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.739990                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.260010                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  27393462                       # Number of tag accesses
system.l2.tags.data_accesses                 27393462                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 258544386952500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     95258944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     99148608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          194408960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        28416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           28416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1488421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1549197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3037640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          444                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                444                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              3922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1167597821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        11767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1215273798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2382888876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        11767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            13336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         348298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               348298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         348298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             3922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1167597821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        11767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1215273798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2383237174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1486943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        15.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1545499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.034980758500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5722595                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                197                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3037633                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        444                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3037633                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      444                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5176                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   215                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            200656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            193743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            190049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            186591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            183544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            184125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            175847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            173336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            183264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            190504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           189348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           190649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           188746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           188344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           203073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           210638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               77                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  44523182514                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15162285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            101381751264                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14682.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33432.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2767254                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     188                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3037633                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  444                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  882856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  643946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  454733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  367741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  285160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  181515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   91436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   58951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   36421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   22656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   4064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       265223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    731.797288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   552.096605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   380.036545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        23564      8.88%      8.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23137      8.72%     17.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25372      9.57%     27.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12625      4.76%     31.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7622      2.87%     34.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8531      3.22%     38.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5237      1.97%     40.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4587      1.73%     41.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       154548     58.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       265223                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   232042.076923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  227228.353706                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  59043.516256                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::180224-196607            1      7.69%      7.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-212991            3     23.08%     30.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::212992-229375            7     53.85%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::229376-245759            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::409600-425983            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            13                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.153846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.145622                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.554700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               12     92.31%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      7.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            13                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              194077248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  331264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   13440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               194408512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                28416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2378.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2382.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.35                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81585185000                       # Total gap between requests
system.mem_ctrls.avgGap                      26854.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher     95164352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     98911936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        13440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 1166438397.699980974197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 11766.810136972104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1212372886.658683538437                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 164735.341917609476                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1488421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           15                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1549197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          444                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  49782921464                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       439500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  51598390300                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1857592127500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     33446.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29300.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33306.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 4183766052.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            994801920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            528742170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         11028201240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             401940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6440197920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28953261150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6947075040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54892681380                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        672.824750                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  17441923596                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2724280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  61419193904                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            898904580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            477779115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10623541740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             694260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6440197920.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      28190920920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7589046240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54221084775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        664.592927                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  19126502785                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2724280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  59734614715                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 258462801545000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    81585397500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 258544386952500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1601966                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1601977                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1601966                       # number of overall hits
system.cpu.icache.overall_hits::total         1601977                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           22                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             24                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           22                       # number of overall misses
system.cpu.icache.overall_misses::total            24                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1551000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1551000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1551000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1551000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1601988                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1602001                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1601988                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1602001                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        70500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        64625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        70500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        64625                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1233000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1233000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1233000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1233000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        82200                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        82200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        82200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        82200                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1601966                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1601977                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           22                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            24                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1551000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1551000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1601988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1602001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        70500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        64625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1233000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1233000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        82200                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        82200                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 258544386952500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.005360                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      258462801545500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000631                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004729                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.033203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3204019                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3204019                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258544386952500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258544386952500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258544386952500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 258544386952500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258544386952500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258544386952500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 258544386952500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1711929                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1711929                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1711929                       # number of overall hits
system.cpu.dcache.overall_hits::total         1711929                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3341955                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3341960                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3341955                       # number of overall misses
system.cpu.dcache.overall_misses::total       3341960                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 172585362000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 172585362000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 172585362000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 172585362000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5053884                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5053889                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5053884                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5053889                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.661265                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.661265                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.661265                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.661265                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 51642.036473                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51641.959210                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 51642.036473                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51641.959210                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6951441                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            254033                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.364323                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          463                       # number of writebacks
system.cpu.dcache.writebacks::total               463                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       297023                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       297023                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       297023                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       297023                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3044932                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3044932                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3044932                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3044932                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 153671803500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 153671803500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 153671803500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 153671803500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.602493                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.602493                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.602493                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.602493                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 50468.057579                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50468.057579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 50468.057579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50468.057579                       # average overall mshr miss latency
system.cpu.dcache.replacements                3043911                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1711706                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1711706                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3341734                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3341739                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 172561190000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 172561190000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      5053440                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5053445                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.661279                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.661279                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51638.218362                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51638.141100                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       297023                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       297023                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3044711                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3044711                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 153647852500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 153647852500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.602503                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.602502                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 50463.854369                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50463.854369                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data          223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            223                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     24172000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24172000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data          444                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          444                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.497748                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.497748                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 109375.565611                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 109375.565611                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     23951000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23951000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.497748                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.497748                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 108375.565611                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108375.565611                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 258544386952500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.323072                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4754148                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3043911                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.561855                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      258462801546000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.323071                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000315                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000315                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          396                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          627                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13152713                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13152713                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               258785200608000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  29197                       # Simulator instruction rate (inst/s)
host_mem_usage                                 867068                       # Number of bytes of host memory used
host_op_rate                                    53318                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1369.99                       # Real time elapsed on the host
host_tick_rate                              175778197                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      73044456                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.240814                       # Number of seconds simulated
sim_ticks                                240813655500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued          5669731                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                   26                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5670167                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1915069                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9087785                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18175666                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      2769654                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        24032                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7946473                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2769558                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2769654                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses           96                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7946474                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          40157236                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         24817152                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        24032                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7498952                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1195441                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      2228351                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       54791983                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    481339464                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.113832                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.639803                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    458064451     95.16%     95.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      9662301      2.01%     97.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      6176974      1.28%     98.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      3367931      0.70%     99.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1959316      0.41%     99.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       278210      0.06%     99.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       563781      0.12%     99.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        71059      0.01%     99.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1195441      0.25%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    481339464                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          54791384                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              15001497                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39789288     72.62%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     15001497     27.38%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite         1198      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     54791983                       # Class of committed instruction
system.switch_cpus.commit.refs               15002695                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              54791983                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                      16.054244                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                16.054244                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     472105198                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       57212190                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2326956                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            341077                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          24032                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       6830048                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            15131136                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                190572                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                1224                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   599                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7946474                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4817406                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             476779864                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          1759                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31820085                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           48064                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.016499                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4823415                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2769558                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.066068                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    481627311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.120574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.876409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        471066766     97.81%     97.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            96884      0.02%     97.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2080666      0.43%     98.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            96319      0.02%     98.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1980646      0.41%     98.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            96881      0.02%     98.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2243649      0.47%     99.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            68402      0.01%     99.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3897098      0.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    481627311                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts        24034                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          7509253                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.116095                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15423848                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores               1224                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       387114166                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      15622158                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts         1244                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57020256                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      15422624                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        14648                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      55914381                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1594736                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1787756                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          24032                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       7717838                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       255002                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads         1199                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       620660                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores           46                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            1                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        15127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         8907                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          60814609                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55574164                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.624791                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          37996438                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.115388                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55575526                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         73290860                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        48063248                       # number of integer regfile writes
system.switch_cpus.ipc                       0.062289                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.062289                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            4      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      40504173     72.42%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     15423627     27.58%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite         1224      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       55929028                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                 125                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.000002                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu              27     21.60%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     21.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead             97     77.60%     99.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             1      0.80%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       55929149                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    593485532                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55574164                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     59248537                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57020256                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          55929028                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2228281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           39                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      5137739                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    481627311                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.116125                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.455861                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    444072890     92.20%     92.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     25363995      5.27%     97.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      6654896      1.38%     98.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4991242      1.04%     99.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       450410      0.09%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        87174      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         3025      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         3577      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8          102      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    481627311                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.116125                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4817406                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         1201                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            2                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     15622158                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores         1244                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        30732518                       # number of misc regfile reads
system.switch_cpus.numCycles                481627311                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       441637199                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      72080824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       29130775                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3565611                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3027919                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         11214                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     148478115                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       57087267                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     75108006                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           4114793                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles          24032                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      32285676                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          3027202                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     75442285                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          44988980                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            537164357                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           114328517                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9078684                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3496430                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18157367                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3496430                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 240813655500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9087282                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1196                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9086589                       # Transaction distribution
system.membus.trans_dist::ReadExReq               599                       # Transaction distribution
system.membus.trans_dist::ReadExResp              599                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9087282                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27263547                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     27263547                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27263547                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    581700928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    581700928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               581700928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9087881                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9087881    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9087881                       # Request fanout histogram
system.membus.reqLayer2.occupancy         20195933072                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        46806105504                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 240813655500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 240813655500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 240813655500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 240813655500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           9078085                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2394                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18164954                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7566200                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              599                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             599                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9078084                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     27236051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27236051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    581112448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              581112448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16654864                       # Total snoops (count)
system.tol2bus.snoopTraffic                     76544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         25733547                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.135871                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.342651                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               22237117     86.41%     86.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3496430     13.59%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           25733547                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9079881500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13618026000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 240813655500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      4389570                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4389570                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      4389570                       # number of overall hits
system.l2.overall_hits::total                 4389570                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      4689113                       # number of demand (read+write) misses
system.l2.demand_misses::total                4689113                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      4689113                       # number of overall misses
system.l2.overall_misses::total               4689113                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 393872438500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     393872438500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 393872438500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    393872438500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      9078683                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9078683                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      9078683                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9078683                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.516497                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.516497                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.516497                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.516497                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 83997.216211                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83997.216211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83997.216211                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83997.216211                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    143969                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                1196                       # number of writebacks
system.l2.writebacks::total                      1196                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data        97849                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               97849                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data        97849                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              97849                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.data      4591264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4591264                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4496664                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      4591264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9087928                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 343543096000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 343543096000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 291578269021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 343543096000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 635121365021                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.505719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.505719                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.505719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.001018                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74825.384905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74825.384905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 64843.241350                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74825.384905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69886.267257                       # average overall mshr miss latency
system.l2.replacements                        9088664                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1198                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1198                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1198                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3495504                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3495504                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4496664                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4496664                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 291578269021                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 291578269021                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 64843.241350                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 64843.241350                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_misses::.switch_cpus.data          599                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 599                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     63880500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      63880500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 106645.242070                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106645.242070                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          599                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            599                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     57890500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     57890500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 96645.242070                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96645.242070                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      4389570                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4389570                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      4688514                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4688514                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 393808558000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 393808558000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      9078084                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9078084                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.516465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.516465                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83994.322721                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83994.322721                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data        97849                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        97849                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      4590665                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4590665                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 343485205500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 343485205500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.505687                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.505687                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74822.537802                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74822.537802                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 240813655500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 240813655500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    19076337                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9092760                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.097970                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.111216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  3034.000915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1061.887869                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.740723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.259250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          3005                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1091                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1         1300                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         1578                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          582                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.733643                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.266357                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  81718132                       # Number of tag accesses
system.l2.tags.data_accesses                 81718132                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 240813655500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.l2.prefetcher    287783488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    293840896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          581624384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        76544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           76544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4496617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      4591264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9087881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1196                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1196                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.l2.prefetcher   1195046383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1220200305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2415246689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         317856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               317856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         317856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1195046383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1220200305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2415564544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4492521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   4580644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.078147888750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           38                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           38                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            17118795                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                576                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9087881                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1196                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9087881                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1196                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  14716                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   581                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            599738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            598545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            586717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            572278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            561492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            558852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            541188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            534585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            553624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            563132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           557825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           563847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           552254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           543204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           577867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           608017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               17                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.50                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 133652337515                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                45365825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            303774181265                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14730.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33480.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8300456                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     550                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9087881                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1196                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2605832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1920093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1364611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1105060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  855129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  551251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  283413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  180713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  112747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   72175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  13075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       772772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    751.478905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   581.355521                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   370.236960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        59874      7.75%      7.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        60543      7.83%     15.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        70981      9.19%     24.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        39483      5.11%     29.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21492      2.78%     32.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        25301      3.27%     35.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15508      2.01%     37.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13591      1.76%     39.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       465999     60.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       772772                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           38                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   237909.315789                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean  237566.570329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  12834.629588                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-212991            2      5.26%      5.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::212992-229375            8     21.05%     26.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::229376-245759           16     42.11%     68.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::245760-262143           11     28.95%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-278527            1      2.63%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            38                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           38                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.157895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.150946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.494637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               34     89.47%     89.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      5.26%     94.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      5.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            38                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              580682560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  941824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   39296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               581624384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                76544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2411.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2415.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  240813746000                       # Total gap between requests
system.mem_ctrls.avgGap                      26494.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.l2.prefetcher    287521344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    293161216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        39296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.l2.prefetcher 1193957806.931758403778                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1217377874.154649019241                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 163180.115008054447                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4496617                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      4591264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1196                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 150490229206                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 153283952059                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5897083073250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     33467.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33386.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 4930671465.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2824755360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1501393080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         32271157800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             610740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     19009585920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      83942861460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21783718560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       161334082920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        669.954046                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  54867746290                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8041280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 177904629210                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2692843860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1431276660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         32511240300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2594340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     19009585920.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      85678012140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20322539040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       161648092260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        671.257998                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  51070856274                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8041280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 181701519226                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 258462801545000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   322399053000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 258785200608000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6419372                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6419383                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6419372                       # number of overall hits
system.cpu.icache.overall_hits::total         6419383                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           22                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             24                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           22                       # number of overall misses
system.cpu.icache.overall_misses::total            24                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1551000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1551000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1551000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1551000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6419394                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6419407                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6419394                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6419407                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        70500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        64625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        70500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        64625                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           15                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1233000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1233000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1233000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1233000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        82200                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        82200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        82200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        82200                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6419372                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6419383                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           22                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            24                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1551000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1551000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6419394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6419407                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        70500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        64625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1233000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1233000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        82200                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        82200                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 258785200608000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.021174                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6419400                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                17                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          377611.764706                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      258462801545500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002492                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.018683                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000005                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000036                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000041                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.033203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12838831                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12838831                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258785200608000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258785200608000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258785200608000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 258785200608000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 258785200608000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 258785200608000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 258785200608000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      6903613                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6903613                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      6903613                       # number of overall hits
system.cpu.dcache.overall_hits::total         6903613                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13280169                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13280174                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13280169                       # number of overall misses
system.cpu.dcache.overall_misses::total      13280174                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 683526258000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 683526258000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 683526258000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 683526258000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     20183782                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     20183787                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     20183782                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     20183787                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.657962                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.657962                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.657962                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.657962                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 51469.695755                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51469.676376                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 51469.695755                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51469.676376                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     27673743                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1023638                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.034697                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1661                       # number of writebacks
system.cpu.dcache.writebacks::total              1661                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1156554                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1156554                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1156554                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1156554                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     12123615                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     12123615                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     12123615                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12123615                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 610186504500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 610186504500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 610186504500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 610186504500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.600661                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.600661                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.600661                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.600661                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 50330.409247                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50330.409247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 50330.409247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50330.409247                       # average overall mshr miss latency
system.cpu.dcache.replacements               12122595                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6902791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6902791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13279349                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13279354                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 683436408500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 683436408500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     20182140                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20182145                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.657975                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.657975                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51466.107902                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51466.088524                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1156554                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1156554                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     12122795                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     12122795                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 610097475000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 610097475000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.600669                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.600669                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 50326.469680                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50326.469680                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data          822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            822                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          820                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          820                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     89849500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     89849500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data         1642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.499391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.499391                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 109572.560976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 109572.560976                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          820                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          820                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     89029500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     89029500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.499391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.499391                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 108572.560976                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108572.560976                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 258785200608000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             1.275659                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19027232                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12123619                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.569435                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      258462801546000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     1.275658                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.001246                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.001246                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          290                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          734                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52491193                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52491193                       # Number of data accesses

---------- End Simulation Statistics   ----------
