# Layered-Testbench-for-ALU


Refer the Report craeted for this Repository which contains the design file {ALU.v} and the layered testbench for the design file . 
The Implentaion of Layered Testbench contains both the methods Direct Testing and Random Testing {always prefered} . 
The report also contains the brief theory for Design of ALU and Verification Plan which leads to a layered Testbench .
[project_report.pdf](https://github.com/Tanishqgithub/Layered-Testbench-for-ALU/files/13783845/project_report.pdf)


EDA PLAYGROUND LINK : https://edaplayground.com/x/wDpx
