module test;

reg nINTACK=1'b1;
reg clk=1'b0;
reg PUR=1'b0;
reg D=1'b0;
wire nIRQ;

ls74 IC1(
  .n_pre1(nINTACK),
  .n_pre2(),
  .n_clr1(PUR),
  .n_clr2(),
  .clk1(clk),
  .clk2(),
  .d1(D),
  .d2(),
  .q1(nIRQ),
  .q2(),
  .n_q1(),
  .n_q2()
);

always #10 clk=!clk;
  
initial
  begin
    $dumpfile("dump.vcd");
    $dumpvars(1);
#1 PUR=1'b1;  
#24 nINTACK=1'b0;
#20 nINTACK=1'b1;
#20 PUR=1'b0;
#20 nINTACK=1'b0;
#20 nINTACK=1'b1;
#20 D=1'b1;
#1 PUR=1'b1;  
#10 nINTACK=1'b0;
#20 nINTACK=1'b1;
#20 PUR=1'b0;
#20 nINTACK=1'b0;
#20 nINTACK=1'b1;
#20 $finish;
  end

endmodule

//Chip pinout:
/*        _____________
        _|             |_
n_clr1 |_|1          14|_| VCC
        _|             |_                     
d1     |_|2          13|_| n_clr2
        _|             |_
clk1   |_|3          12|_| d2
        _|             |_
n_pre1 |_|4          11|_| clk2
        _|             |_
q1     |_|5          10|_| n_pre2
        _|             |_
n_q1   |_|6           9|_| q2
        _|             |_
GND    |_|7           8|_| n_q2
         |_____________|
*/

module ls74
(
	input  n_pre1, n_pre2,
	input  n_clr1, n_clr2,
	input  clk1, clk2,
	input  d1, d2,
	output reg q1, q2,
    output n_q1, n_q2
);

always @(posedge clk1 or negedge n_pre1 or negedge n_clr1) begin
	if(!n_pre1)
		q1 <= 1;
	else if(!n_clr1)
		q1 <= 0;
	else
		q1 <= d1;
end
assign n_q1 = ~q1;
	
always @(posedge clk2 or negedge n_pre2 or negedge n_clr2) begin
	if(!n_pre2)
		q2 <= 1;
	else if(!n_clr2)
		q2 <= 0;
	else
		q2 <= d2;
end
assign n_q2 = ~q2;

endmodule
