
---------- Begin Simulation Statistics ----------
final_tick                                 1154255200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 182335                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406844                       # Number of bytes of host memory used
host_op_rate                                   323136                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.44                       # Real time elapsed on the host
host_tick_rate                               92757916                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2268911                       # Number of instructions simulated
sim_ops                                       4021011                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001154                       # Number of seconds simulated
sim_ticks                                  1154255200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               467052                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24342                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            495977                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             253279                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          467052                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           213773                       # Number of indirect misses.
system.cpu.branchPred.lookups                  528964                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14702                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12216                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2602946                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2052182                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24458                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     383763                       # Number of branches committed
system.cpu.commit.bw_lim_events                672901                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             760                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          894649                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2268911                       # Number of instructions committed
system.cpu.commit.committedOps                4021011                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2477422                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.623063                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.734224                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1166469     47.08%     47.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       196068      7.91%     55.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       192613      7.77%     62.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       249371     10.07%     72.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       672901     27.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2477422                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     100191                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12819                       # Number of function calls committed.
system.cpu.commit.int_insts                   3945002                       # Number of committed integer instructions.
system.cpu.commit.loads                        546268                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        22569      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3138065     78.04%     78.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2424      0.06%     78.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37658      0.94%     79.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3917      0.10%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1248      0.03%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6270      0.16%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           15460      0.38%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           16350      0.41%     80.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          15875      0.39%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1316      0.03%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          523814     13.03%     94.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         200236      4.98%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        22454      0.56%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        13355      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4021011                       # Class of committed instruction
system.cpu.commit.refs                         759859                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2268911                       # Number of Instructions Simulated
system.cpu.committedOps                       4021011                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.271817                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.271817                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8053                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33760                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48794                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4522                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1022886                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5133075                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   325871                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1259093                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24527                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89087                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      630506                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2049                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      233129                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           157                       # TLB misses on write requests
system.cpu.fetch.Branches                      528964                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    268416                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2336275                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4679                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3042424                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  143                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           775                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49054                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.183309                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             359738                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             267981                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.054333                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2721464                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.988461                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.929210                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1254176     46.08%     46.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    80824      2.97%     49.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    65664      2.41%     51.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    83827      3.08%     54.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1236973     45.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2721464                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    167105                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    90897                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    238118000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    238118000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    238118000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    238118000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    238117600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    238117600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8783600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8783200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       690400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       690000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       690000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       690000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      6347200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      6532000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      6250800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      6470000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     87802000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     87728000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     87815200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     87861600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1825841200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          164175                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28883                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   414401                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.579907                       # Inst execution rate
system.cpu.iew.exec_refs                       865002                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     233115                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  691943                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                662492                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                959                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               581                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               243413                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4915622                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                631887                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34624                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4559041                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3343                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8743                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24527                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15065                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           634                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            46487                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          232                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116222                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29821                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             84                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20849                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8034                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6299797                       # num instructions consuming a value
system.cpu.iew.wb_count                       4536862                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569571                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3588184                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.572221                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4543865                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7035670                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3874186                       # number of integer regfile writes
system.cpu.ipc                               0.786277                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.786277                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             29062      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3571770     77.75%     78.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2463      0.05%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41454      0.90%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5597      0.12%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1304      0.03%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7038      0.15%     79.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19519      0.42%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                18391      0.40%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               16575      0.36%     80.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2477      0.05%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               613231     13.35%     94.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              220955      4.81%     99.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           29088      0.63%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14745      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4593669                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  118885                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              239224                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       115147                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             164755                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4445722                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11688084                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4421715                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5645550                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4914469                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4593669                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1153                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          894600                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18510                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            393                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1329112                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2721464                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.687940                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.671723                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1173402     43.12%     43.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              186461      6.85%     49.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              330846     12.16%     62.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              377504     13.87%     76.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              653251     24.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2721464                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.591907                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      268552                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           386                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12886                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6417                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               662492                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              243413                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1732718                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                          2885639                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  837068                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5386057                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              168                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47495                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   376366                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16463                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4237                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13184426                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5057964                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6791380                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1289233                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  73203                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24527                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                174145                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1405297                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            206050                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7983534                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20125                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                896                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    207978                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            950                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6720181                       # The number of ROB reads
system.cpu.rob.rob_writes                    10076268                       # The number of ROB writes
system.cpu.timesIdled                            1649                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18603                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          440                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38484                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              441                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          715                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            715                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              133                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9480                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23077                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1154255200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12238                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1349                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8131                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1359                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1359                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12238                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       956544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       956544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  956544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13597                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13597    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13597                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11417386                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29515514                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1154255200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17763                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4141                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24028                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1001                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2119                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2119                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17763                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8558                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49805                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58363                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       187904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1263040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1450944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10571                       # Total snoops (count)
system.l2bus.snoopTraffic                       86528                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30450                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014943                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121595                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29996     98.51%     98.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                      453      1.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30450                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20332797                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19037916                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3527997                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1154255200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1154255200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       264756                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           264756                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       264756                       # number of overall hits
system.cpu.icache.overall_hits::total          264756                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3659                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3659                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3659                       # number of overall misses
system.cpu.icache.overall_misses::total          3659                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    180157200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    180157200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    180157200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    180157200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       268415                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       268415                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       268415                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       268415                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013632                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013632                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013632                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013632                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49236.731347                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49236.731347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49236.731347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49236.731347                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          720                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          720                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          720                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          720                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2939                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2939                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2939                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2939                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145430800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145430800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145430800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145430800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010949                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010949                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010949                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010949                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49483.089486                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49483.089486                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49483.089486                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49483.089486                       # average overall mshr miss latency
system.cpu.icache.replacements                   2683                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       264756                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          264756                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3659                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3659                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    180157200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    180157200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       268415                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       268415                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013632                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013632                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49236.731347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49236.731347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          720                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          720                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2939                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2939                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145430800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145430800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010949                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49483.089486                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49483.089486                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1154255200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1154255200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.603453                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              247469                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2683                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             92.235930                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.603453                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990638                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990638                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            539769                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           539769                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1154255200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1154255200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1154255200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       761662                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           761662                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       761662                       # number of overall hits
system.cpu.dcache.overall_hits::total          761662                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34799                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34799                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34799                       # number of overall misses
system.cpu.dcache.overall_misses::total         34799                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1682320399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1682320399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1682320399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1682320399                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       796461                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       796461                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       796461                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       796461                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.043692                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043692                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.043692                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043692                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48343.929395                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48343.929395                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48343.929395                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48343.929395                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29566                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               789                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.472750                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1739                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2792                       # number of writebacks
system.cpu.dcache.writebacks::total              2792                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22170                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22170                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22170                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22170                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12629                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12629                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12629                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4314                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16943                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    576709199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    576709199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    576709199                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    248841383                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    825550582                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015856                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015856                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015856                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021273                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45665.468287                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45665.468287                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45665.468287                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57682.286277                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48725.171575                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15919                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       550218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          550218                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32644                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32644                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1576337200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1576337200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       582862                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       582862                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.056006                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056006                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48288.726872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48288.726872                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22132                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22132                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10512                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10512                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    473832800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    473832800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.018035                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018035                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45075.418569                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45075.418569                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       211444                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         211444                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2155                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105983199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105983199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       213599                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       213599                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010089                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010089                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49180.138747                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49180.138747                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2117                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2117                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    102876399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102876399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009911                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009911                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48595.370335                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48595.370335                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4314                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4314                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    248841383                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    248841383                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57682.286277                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57682.286277                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1154255200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1154255200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           979.217683                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              635104                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15919                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.895973                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   747.305212                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   231.912471                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.729790                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.226477                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956267                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          224                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          800                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          522                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.218750                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1609865                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1609865                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1154255200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             964                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5002                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          883                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6849                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            964                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5002                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          883                       # number of overall hits
system.l2cache.overall_hits::total               6849                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1972                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7627                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3431                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13030                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1972                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7627                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3431                       # number of overall misses
system.l2cache.overall_misses::total            13030                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133772800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    519254800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    239063205                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    892090805                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133772800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    519254800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    239063205                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    892090805                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2936                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12629                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4314                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19879                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2936                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12629                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4314                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19879                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.671662                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603927                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.795318                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.655466                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.671662                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603927                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.795318                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.655466                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67836.105477                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68081.132818                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69677.413291                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68464.374904                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67836.105477                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68081.132818                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69677.413291                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68464.374904                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    3                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1349                       # number of writebacks
system.l2cache.writebacks::total                 1349                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           17                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             28                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           17                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            28                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1972                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7616                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3414                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13002                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1972                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7616                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3414                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          595                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13597                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117996800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    458017200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    211074429                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    787088429                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117996800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    458017200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    211074429                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34930621                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    822019050                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.671662                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603056                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.791377                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654057                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.671662                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603056                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.791377                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.683988                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59836.105477                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60138.813025                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61826.136204                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60535.950546                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59836.105477                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60138.813025                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61826.136204                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58706.926050                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60455.913069                       # average overall mshr miss latency
system.l2cache.replacements                      9567                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2792                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2792                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2792                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2792                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          354                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          354                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          595                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          595                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34930621                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34930621                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58706.926050                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58706.926050                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          757                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              757                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1362                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1362                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     94055600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     94055600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2119                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2119                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.642756                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.642756                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69056.975037                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69056.975037                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1359                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1359                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     83112800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     83112800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.641340                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.641340                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61157.321560                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61157.321560                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          964                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4245                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          883                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6092                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1972                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6265                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3431                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11668                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133772800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425199200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    239063205                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    798035205                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2936                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10510                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4314                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17760                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.671662                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596099                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.795318                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.656982                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67836.105477                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67868.986433                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69677.413291                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68395.200977                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           25                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1972                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6257                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3414                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11643                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117996800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374904400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    211074429                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    703975629                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.671662                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595338                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.791377                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.655574                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59836.105477                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59917.596292                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61826.136204                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60463.422572                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1154255200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1154255200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3730.615442                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26118                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9567                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.730009                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.798353                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   327.664026                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2332.615236                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   906.572135                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   148.965693                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003613                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.079996                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.569486                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.221331                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036369                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.910795                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1154                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2942                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           59                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1076                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2455                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.281738                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.718262                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               321431                       # Number of tag accesses
system.l2cache.tags.data_accesses              321431                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1154255200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          487424                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       218496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        38080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              870208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126208                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126208                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86336                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86336                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1972                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7616                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3414                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          595                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13597                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1349                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1349                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          109341504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          422284431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    189296093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32990971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              753912999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     109341504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         109341504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        74798017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              74798017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        74798017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         109341504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         422284431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    189296093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32990971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             828711016                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1165178800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               24140207                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406844                       # Number of bytes of host memory used
host_op_rate                                 42687861                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.09                       # Real time elapsed on the host
host_tick_rate                              115082501                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2289693                       # Number of instructions simulated
sim_ops                                       4051327                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000011                       # Number of seconds simulated
sim_ticks                                    10923600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1310                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               104                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1278                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                711                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1310                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              599                       # Number of indirect misses.
system.cpu.branchPred.lookups                    1374                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      39                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           85                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     40937                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    21954                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               104                       # The number of times a branch was mispredicted
system.cpu.commit.branches                        915                       # Number of branches committed
system.cpu.commit.bw_lim_events                  2224                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            2848                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                20782                       # Number of instructions committed
system.cpu.commit.committedOps                  30316                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        24723                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.226227                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.085044                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         4984     20.16%     20.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        14343     58.01%     78.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2439      9.87%     88.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          733      2.96%     91.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2224      9.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        24723                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        452                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                     30042                       # Number of committed integer instructions.
system.cpu.commit.loads                          1702                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           88      0.29%      0.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            26891     88.70%     88.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             511      1.69%     90.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.16%     90.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             21      0.07%     90.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     90.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.11%     91.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     91.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     91.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     91.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     91.01% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     91.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              28      0.09%     91.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     91.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              47      0.16%     91.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     91.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              56      0.18%     91.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             28      0.09%     91.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     91.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     91.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            36      0.12%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     91.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1574      5.19%     96.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            755      2.49%     99.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          128      0.42%     99.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.24%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             30316                       # Class of committed instruction
system.cpu.commit.refs                           2529                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       20782                       # Number of Instructions Simulated
system.cpu.committedOps                         30316                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.314070                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.314070                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           12                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            8                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           24                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 13759                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  34046                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     3034                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      3387                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    104                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  5231                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1952                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            14                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         944                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        1374                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      2086                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         22674                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    32                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          23178                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     208                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.050313                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               2737                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                750                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.848731                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              25515                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.377072                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.821191                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    15762     61.78%     61.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      369      1.45%     63.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      939      3.68%     66.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      891      3.49%     70.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     7554     29.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                25515                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       906                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      540                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      1863600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      1863200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      1863200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      1863200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      1863600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      1863600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       113200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       113600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        34800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        34400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        33200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        35600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       293200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       294400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       294800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       295200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       12756400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1794                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  123                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     1010                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.168845                       # Inst execution rate
system.cpu.iew.exec_refs                         2891                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        944                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2119                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2107                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 3                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  979                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               33165                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1947                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               135                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 31920                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     14                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    104                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    20                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               47                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          405                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          153                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          102                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             21                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     70361                       # num instructions consuming a value
system.cpu.iew.wb_count                         31851                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.390557                       # average fanout of values written-back
system.cpu.iew.wb_producers                     27480                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.166319                       # insts written-back per cycle
system.cpu.iew.wb_sent                          31872                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    65569                       # number of integer regfile reads
system.cpu.int_regfile_writes                   29881                       # number of integer regfile writes
system.cpu.ipc                               0.760995                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.760995                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               164      0.51%      0.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 27952     87.20%     87.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  511      1.59%     89.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    56      0.17%     89.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  52      0.16%     89.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.10%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   44      0.14%     89.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  101      0.32%     90.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     90.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   96      0.30%     90.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  37      0.12%     90.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     90.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     90.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 67      0.21%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1783      5.56%     96.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 872      2.72%     99.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             209      0.65%     99.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             78      0.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  32054                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     720                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1450                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          685                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1376                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  31170                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              88272                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        31166                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             34637                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      33144                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     32054                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            2848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                98                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         4253                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         25515                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.256281                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.976706                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                5175     20.28%     20.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               12083     47.36%     67.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                5906     23.15%     90.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1245      4.88%     95.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                1106      4.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           25515                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.173752                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        2086                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                25                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               21                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2107                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 979                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    4909                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            27309                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    3268                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 50805                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   9421                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     4664                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                117981                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  33748                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               54769                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      6965                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    108                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    104                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 10130                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     3965                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1418                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            68548                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            384                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     12779                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        55663                       # The number of ROB reads
system.cpu.rob.rob_writes                       67122                       # The number of ROB writes
system.cpu.timesIdled                              21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           67                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            134                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                4                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           30                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            63                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     10923600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 33                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               29                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            33                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     96                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                33                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      33    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  33                       # Request fanout histogram
system.membus.reqLayer2.occupancy               26800                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy              70300                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     10923600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  67                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            14                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                86                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             67                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     201                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5120                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                33                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                100                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.040000                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.196946                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       96     96.00%     96.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      4.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  100                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               39600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                64794                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               40800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        10923600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     10923600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         2037                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             2037                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         2037                       # number of overall hits
system.cpu.icache.overall_hits::total            2037                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           49                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             49                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           49                       # number of overall misses
system.cpu.icache.overall_misses::total            49                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1958800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1958800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1958800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1958800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         2086                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         2086                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         2086                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         2086                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023490                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023490                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023490                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023490                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39975.510204                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39975.510204                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39975.510204                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39975.510204                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           14                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           35                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1458400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1458400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1458400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1458400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016779                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016779                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016779                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016779                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41668.571429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41668.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41668.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41668.571429                       # average overall mshr miss latency
system.cpu.icache.replacements                     34                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         2037                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            2037                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           49                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            49                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1958800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1958800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         2086                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         2086                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023490                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023490                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39975.510204                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39975.510204                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1458400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1458400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016779                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016779                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41668.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41668.571429                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     10923600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     10923600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 768                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                34                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.588235                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              4206                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             4206                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     10923600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     10923600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     10923600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2659                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2659                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2659                       # number of overall hits
system.cpu.dcache.overall_hits::total            2659                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           68                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             68                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           68                       # number of overall misses
system.cpu.dcache.overall_misses::total            68                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2504400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2504400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2504400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2504400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2727                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2727                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2727                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2727                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024936                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024936                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024936                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024936                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36829.411765                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36829.411765                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36829.411765                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36829.411765                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           13                       # number of writebacks
system.cpu.dcache.writebacks::total                13                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           38                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           38                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           38                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           38                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           30                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           30                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1020000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1020000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1020000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1047994                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012101                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        34000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        34000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        34000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9331.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31757.393939                       # average overall mshr miss latency
system.cpu.dcache.replacements                     33                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1832                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1832                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           68                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            68                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2504400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2504400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1900                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1900                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.035789                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035789                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36829.411765                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36829.411765                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           38                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           38                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           30                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1020000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1020000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        34000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        34000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          827                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            827                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          827                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          827                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27994                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27994                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher  9331.333333                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total  9331.333333                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     10923600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     10923600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                8616                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                33                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            261.090909                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   804.400637                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   219.599363                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.785547                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.214453                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          805                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          612                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.213867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.786133                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5487                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5487                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     10923600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              17                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  34                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             17                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 34                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            20                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            13                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                33                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           20                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           13                       # number of overall misses
system.l2cache.overall_misses::total               33                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1300000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       839200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2139200                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1300000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       839200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2139200                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           34                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           30                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              67                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           34                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           30                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             67                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.588235                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.433333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.492537                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.588235                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.433333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.492537                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        65000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64553.846154                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 64824.242424                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        65000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64553.846154                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 64824.242424                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           13                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           13                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1140000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       735200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1875200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1140000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       735200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1875200                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.588235                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.433333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.492537                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.588235                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.433333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.492537                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        57000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56553.846154                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 56824.242424                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        57000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56553.846154                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 56824.242424                       # average overall mshr miss latency
system.l2cache.replacements                        33                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           17                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           34                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           33                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1300000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       839200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2139200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           67                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.588235                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.433333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.492537                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        65000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64553.846154                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 64824.242424                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           33                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1140000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       735200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1875200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.588235                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.433333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.492537                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        57000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56553.846154                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56824.242424                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     10923600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     10923600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    104                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   33                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.151515                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    39.224285                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1058.155627                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1854.741587                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1008.832582                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   135.045919                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009576                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.258339                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.452818                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.246297                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032970                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1144                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2952                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           38                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1104                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2535                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.279297                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1105                       # Number of tag accesses
system.l2cache.tags.data_accesses                1105                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     10923600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               13                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   33                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          117177487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           76165367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              193342854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     117177487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         117177487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         5858874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5858874                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         5858874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         117177487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          76165367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             199201728                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1193130800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                9857958                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412988                       # Number of bytes of host memory used
host_op_rate                                 17464679                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.23                       # Real time elapsed on the host
host_tick_rate                              119128162                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2312295                       # Number of instructions simulated
sim_ops                                       4097550                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000028                       # Number of seconds simulated
sim_ticks                                    27952000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8075                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               941                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              7635                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2743                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8075                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5332                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8591                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     375                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          787                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     30696                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    20114                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               967                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4924                       # Number of branches committed
system.cpu.commit.bw_lim_events                  7528                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             128                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           19182                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                22602                       # Number of instructions committed
system.cpu.commit.committedOps                  46223                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        42085                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.098325                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.586024                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        26005     61.79%     61.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3469      8.24%     70.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2607      6.19%     76.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2476      5.88%     82.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         7528     17.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        42085                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2804                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  227                       # Number of function calls committed.
system.cpu.commit.int_insts                     45024                       # Number of committed integer instructions.
system.cpu.commit.loads                          6507                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          302      0.65%      0.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            34611     74.88%     75.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              17      0.04%     75.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.49%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            141      0.31%     76.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.48%     76.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.23%     77.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             210      0.45%     77.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             308      0.67%     78.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            260      0.56%     78.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            99      0.21%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            5657     12.24%     91.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2647      5.73%     96.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          850      1.84%     98.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          562      1.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             46223                       # Class of committed instruction
system.cpu.commit.refs                           9716                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       22602                       # Number of Instructions Simulated
system.cpu.committedOps                         46223                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.091762                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.091762                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          100                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          221                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          407                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            29                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 16554                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  72387                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11154                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     17595                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    976                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1355                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8293                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            91                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3989                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        8591                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4312                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         33689                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   370                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          38595                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           166                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1952                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.122939                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              12768                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               3118                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.552304                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              47634                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.655057                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.911666                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    26319     55.25%     55.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1028      2.16%     57.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1153      2.42%     59.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1033      2.17%     62.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    18101     38.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                47634                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      3911                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2346                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2942800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2943200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2943200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2943200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2943200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2942800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        57200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        57200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        43600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        43200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       129600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       132800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       132000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       131600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1270400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1274400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1268000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1269600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       23554400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22246                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1177                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5736                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.831311                       # Inst execution rate
system.cpu.iew.exec_refs                        12253                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       3980                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    9792                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9169                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                197                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                23                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 4517                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               65394                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8273                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1424                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 58092                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     36                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   283                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    976                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   357                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              356                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2664                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1308                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1022                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            155                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     67605                       # num instructions consuming a value
system.cpu.iew.wb_count                         57398                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.610295                       # average fanout of values written-back
system.cpu.iew.wb_producers                     41259                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.821380                       # insts written-back per cycle
system.cpu.iew.wb_sent                          57684                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    82806                       # number of integer regfile reads
system.cpu.int_regfile_writes                   45535                       # number of integer regfile writes
system.cpu.ipc                               0.323440                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.323440                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               630      1.06%      1.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 44143     74.17%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   18      0.03%     75.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   268      0.45%     75.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 197      0.33%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.40%     76.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  127      0.21%     76.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  352      0.59%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  392      0.66%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 279      0.47%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                165      0.28%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 7484     12.58%     91.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                3492      5.87%     97.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1087      1.83%     98.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            643      1.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  59513                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    3540                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                7107                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         3397                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               5142                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  55343                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             159879                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        54001                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             79443                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      65093                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     59513                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 301                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           19182                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               323                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            173                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        25066                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         47634                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.249381                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.612978                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               26960     56.60%     56.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                3651      7.66%     64.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3936      8.26%     72.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4358      9.15%     81.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8729     18.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           47634                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.851646                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        4341                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            62                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               189                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              239                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9169                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                4517                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   24871                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                            69880                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   11387                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 55954                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                2                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                    546                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12051                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    501                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   142                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                177273                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  69980                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               82693                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     17968                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1629                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    976                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2926                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    26764                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5106                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           102283                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2326                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                143                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2553                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            156                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        99962                       # The number of ROB reads
system.cpu.rob.rob_writes                      136395                       # The number of ROB writes
system.cpu.timesIdled                             250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          748                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           48                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1497                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               48                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           752                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27952000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                383                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           20                       # Transaction distribution
system.membus.trans_dist::CleanEvict              341                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 8                       # Transaction distribution
system.membus.trans_dist::ReadExResp                8                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           383                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        26304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        26304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   26304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               391                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     391    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 391                       # Request fanout histogram
system.membus.reqLayer2.occupancy              332835                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             844265                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27952000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 735                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           106                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1041                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 13                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                13                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            736                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1399                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          846                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2245                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        29824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        23552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    53376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               399                       # Total snoops (count)
system.l2bus.snoopTraffic                        1280                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1148                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.042683                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.202229                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1099     95.73%     95.73% # Request fanout histogram
system.l2bus.snoop_fanout::1                       49      4.27%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1148                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              338799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               683152                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              559200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27952000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27952000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         3743                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             3743                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         3743                       # number of overall hits
system.cpu.icache.overall_hits::total            3743                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          569                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            569                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          569                       # number of overall misses
system.cpu.icache.overall_misses::total           569                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     23477600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     23477600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     23477600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     23477600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4312                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4312                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4312                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4312                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.131957                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.131957                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.131957                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.131957                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 41261.159930                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41261.159930                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 41261.159930                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41261.159930                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          129                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          129                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          103                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          103                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          466                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          466                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          466                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          466                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18621200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18621200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18621200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18621200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.108071                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.108071                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.108071                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.108071                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 39959.656652                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 39959.656652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 39959.656652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39959.656652                       # average overall mshr miss latency
system.cpu.icache.replacements                    466                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         3743                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            3743                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          569                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           569                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     23477600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     23477600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4312                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4312                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.131957                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.131957                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 41261.159930                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41261.159930                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          103                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          466                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          466                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18621200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18621200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.108071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.108071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 39959.656652                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39959.656652                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27952000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27952000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               25738                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               722                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.648199                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              9090                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             9090                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27952000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27952000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27952000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10618                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10618                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10618                       # number of overall hits
system.cpu.dcache.overall_hits::total           10618                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          498                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            498                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          498                       # number of overall misses
system.cpu.dcache.overall_misses::total           498                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     19595200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     19595200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     19595200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     19595200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        11116                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        11116                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        11116                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        11116                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.044800                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044800                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.044800                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044800                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39347.791165                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39347.791165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39347.791165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39347.791165                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          101                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.833333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                32                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           86                       # number of writebacks
system.cpu.dcache.writebacks::total                86                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          263                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          263                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          263                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          263                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          235                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          235                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          235                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           47                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          282                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      9184800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9184800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      9184800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2292346                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11477146                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021141                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021141                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021141                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025369                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39084.255319                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39084.255319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39084.255319                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 48773.319149                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40699.099291                       # average overall mshr miss latency
system.cpu.dcache.replacements                    282                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         7417                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            7417                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19024000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19024000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         7902                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         7902                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061377                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061377                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 39224.742268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39224.742268                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          263                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          263                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          222                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          222                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8624000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8624000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38846.846847                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38846.846847                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3201                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3201                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           13                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           13                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       571200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       571200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3214                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3214                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004045                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004045                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43938.461538                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43938.461538                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           13                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           13                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       560800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       560800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 43138.461538                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43138.461538                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           47                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           47                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2292346                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2292346                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 48773.319149                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 48773.319149                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27952000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27952000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              148477                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1306                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            113.688361                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   820.398212                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   203.601788                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.801170                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.198830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          180                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          844                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          559                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.175781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             22514                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            22514                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27952000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             228                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             114                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           15                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 357                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            228                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            114                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           15                       # number of overall hits
system.l2cache.overall_hits::total                357                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           239                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           121                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           32                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               392                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          239                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          121                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           32                       # number of overall misses
system.l2cache.overall_misses::total              392                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16142000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      7936400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2136764                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     26215164                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16142000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      7936400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2136764                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     26215164                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          467                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          235                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           47                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             749                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          467                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          235                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           47                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            749                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.511777                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.514894                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.680851                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.523364                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.511777                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.514894                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.680851                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.523364                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67539.748954                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65590.082645                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66773.875000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66875.418367                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67539.748954                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65590.082645                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66773.875000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66875.418367                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             20                       # number of writebacks
system.l2cache.writebacks::total                   20                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          239                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          121                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           32                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          392                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          239                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          121                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           32                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          392                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14238000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      6968400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1880764                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     23087164                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14238000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      6968400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1880764                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     23087164                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.511777                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.514894                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.680851                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.523364                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.511777                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.514894                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.680851                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.523364                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59573.221757                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57590.082645                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58773.875000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58895.826531                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59573.221757                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57590.082645                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58773.875000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58895.826531                       # average overall mshr miss latency
system.l2cache.replacements                       399                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           86                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           86                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           86                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           86                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           10                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                5                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            8                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              8                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       503200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       503200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           13                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           13                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.615385                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.615385                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        62900                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        62900                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            8                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            8                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       439200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       439200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.615385                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.615385                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        54900                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        54900                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          228                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          109                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          352                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          239                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          113                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           32                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          384                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16142000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7433200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2136764                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     25711964                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          467                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          222                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          736                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.511777                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.509009                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.680851                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.521739                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67539.748954                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 65780.530973                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66773.875000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66958.239583                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          239                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          113                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           32                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          384                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14238000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6529200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1880764                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     22647964                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.511777                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.509009                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.680851                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.521739                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59573.221757                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57780.530973                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58773.875000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58979.072917                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27952000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27952000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14080                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4495                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.132369                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    41.207484                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1131.674288                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1816.844789                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   977.811904                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   128.461534                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010060                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.276288                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.443566                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.238724                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031363                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1048                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3048                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           43                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          994                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2456                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           91                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.255859                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                12367                       # Number of tag accesses
system.l2cache.tags.data_accesses               12367                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27952000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            7744                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               25024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15232                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15232                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1280                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1280                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              238                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              121                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           32                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  391                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            20                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  20                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          544934173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          277046365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     73268460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              895248998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     544934173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         544934173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        45792788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              45792788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        45792788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         544934173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         277046365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     73268460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             941041786                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
