# verilog101
# Verilog- basics to advanced

The Verilog projects have been performed on Xilinx Vivado 2018.3

Find the codes at https://github.com/alan-sabu/verilog101/tree/main/v-codes

Problems/Experiments-
1) D FlipFLop- https://github.com/alan-sabu/verilog101/tree/main/v-codes/1
![d-sim](https://user-images.githubusercontent.com/75666405/114537357-b9f3d600-9c6f-11eb-8590-0bf865e9ef58.JPG)
![d-rtl2](https://user-images.githubusercontent.com/75666405/114537399-c841f200-9c6f-11eb-8f61-449f2b393fa7.JPG)
![d-rtl1](https://user-images.githubusercontent.com/75666405/114537586-017a6200-9c70-11eb-9b06-abf7120ad96d.JPG)



2) T Flipflop- https://github.com/alan-sabu/verilog101/tree/main/v-codes/2
