// Seed: 2123926939
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  inout id_4;
  input id_3;
  input id_2;
  output id_1;
  logic id_5;
  type_8 id_6 (
      .id_0(),
      .id_1(1 > 1),
      .id_2(1),
      .id_3(id_1)
  );
  assign id_1[1'b0] = 1;
  generate
    assign id_4 = id_6;
  endgenerate
endmodule
