<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/Aurora_Module.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/Aurora_Module_2.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/CLK_Counter.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/Data_IO.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/aurora_clock_module.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/aurora_reset_logic.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/aurora_standard_cc_module.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/cdce/cdce_phase_mon_v2/cdce_phase_mon_v2.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/cdce/cdce_phase_mon_v2/cdce_phase_mon_v2_wrapper.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/cdce/cdce_synchronizer.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ethernet/eth_basex/double_reset.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ethernet/eth_basex/eth_v6_basex.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ethernet/eth_basex/v6_emac_v1_5_basex.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ethernet/eth_basex/v6_emac_v1_5_basex_block_modified.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ethernet/eth_basex/v6_gtxwizard.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ethernet/eth_basex/v6_gtxwizard_gtx.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ethernet/eth_basex/v6_gtxwizard_top.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ethernet/eth_sgmii/double_reset_sgmii.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ethernet/eth_sgmii/eth_v6_sgmii.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ethernet/eth_sgmii/v6_emac_v1_5_block_sgmii.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ethernet/eth_sgmii/v6_emac_v1_5_sgmii.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ethernet/eth_sgmii/v6_gtxwizard_gtx_sgmii.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ethernet/eth_sgmii/v6_gtxwizard_sgmii.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ethernet/eth_sgmii/v6_gtxwizard_top_sgmii.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/fmc/fmc_package.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/gbt_link/system_gbt_link_package.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/heartbeat/sys_heartbeat.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/i2c/i2c_ctrl.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/i2c/i2c_data.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/i2c/i2c_master.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/i2c/i2c_master_no_iobuf.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/icap/icap_interface.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/icap/icap_interface_fsm.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/icap/icap_interface_ioControl.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/icap/icap_interface_wrapper.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/icap/icap_package.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_glib/icmp_pre_131_RAL.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_glib/ipbus_addr_decode.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_glib/ipbus_master_arb.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_glib/ipbus_user_fabric.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_v1_3_0/arp.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_v1_3_0/bus_arb_decl.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_v1_3_0/gbe_rxpacketbuffer.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_v1_3_0/gbe_txpacketbuffer.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_v1_3_0/ip_checksum_8bit.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_v1_3_0/ipbus_ctrl_decl.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_v1_3_0/ipbus_ctrl_udponly.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_v1_3_0/ipbus_fabric.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_v1_3_0/ipbus_package.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_v1_3_0/packet_handler.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_v1_3_0/sub_packetbuffer.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_v1_3_0/sub_packetreq.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_v1_3_0/sub_packetresp.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_v1_3_0/transactor.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_v1_3_0/transactor_rx.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_v1_3_0/transactor_sm.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_v1_3_0/transactor_tx.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/ipbus/ipbus_v1_3_0/udp_shim.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/mem/flash/flash_interface.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/mem/flash/flash_interface_wrapper.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/mem/mem_buf/sram_flash_buffers.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/mem/sram/glib_sram_interface.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/mem/sram/glib_sram_interface_bist.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/mem/sram/glib_sram_interface_ioControl.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/mem/sram/glib_sram_interface_wrapper.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/mem/system_flash_sram_package.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/arb/pcie_or_eth_to_ipbus_arb.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/ezdma2/ezdma2_core_8dma_250mhz.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/ezdma2/ezdma2_wrapper.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/ezdma2_ipbus_int/ezdma2_ipbus_int.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/ezdma2_ipbus_int/ezdma2_ipbus_int_addr_enc.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/ezdma2_ipbus_int/ezdma2_ipbus_int_cdc.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/ezdma2_ipbus_int/ezdma2_ipbus_int_ezdma2.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/ezdma2_ipbus_int/ezdma2_ipbus_int_ipbus.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/ezdma2_mux/ezdma2_mux.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/pcie_core/gtx_drp_chanalign_fix_3752_v6.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/pcie_core/gtx_rx_valid_filter_v6.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/pcie_core/gtx_tx_sync_rate_v6.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/pcie_core/gtx_wrapper_v6.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/pcie_core/pcie_2_0_v6.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/pcie_core/pcie_bram_top_v6.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/pcie_core/pcie_bram_v6.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/pcie_core/pcie_brams_v6.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/pcie_core/pcie_clocking_v6.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/pcie_core/pcie_gtx_v6.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/pcie_core/pcie_hip_x4_gen2_125ref.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/pcie_core/pcie_pipe_lane_v6.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/pcie_core/pcie_pipe_misc_v6.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/pcie_core/pcie_pipe_v6.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/pcie_core/pcie_reset_delay_v6.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/pcie_core/pcie_upconfig_fix_3451_v6.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/sys_pcie/pcie_glib_wrapper.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/pcie/system_pcie_package.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/prbs/prbs.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/regs/system_regs.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/reset/reset_ctrl.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/setup/system_bench_package.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/spi/spi_master.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/sys/glib_top.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/sys/system_core.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/sys/system_version_package.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/wb/ipbus_to_wb_bridge.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/system/wb/wb_package.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/StateMachines/IPB_IO_interface.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/usr/user_addr_decode.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/usr/user_logic_bench_empty.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/usr/user_package_empty.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/usr/user_sys_pcie_constants_package.vhd&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/ST_io_block.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/ST_io_block.v</arg>&quot; Line <arg fmt="%d" index="2">7</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/Constants.txt&apos; in file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/ST_io_block.v&quot; line 7
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/ST_io_block.v</arg>&quot; Line <arg fmt="%d" index="2">8</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/Address.txt&apos; in file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/ST_io_block.v&quot; line 8
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/ST_stub_tagging_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/ST_stub_tagging_top.v</arg>&quot; Line <arg fmt="%d" index="2">3</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/Constants.txt&apos; in file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/ST_stub_tagging_top.v&quot; line 3
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/stub_processing_all_modules.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/stub_processing_all_modules.v</arg>&quot; Line <arg fmt="%d" index="2">8</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/Constants.txt&apos; in file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/stub_processing_all_modules.v&quot; line 8
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/stub_processing_all_modules.v</arg>&quot; Line <arg fmt="%d" index="2">9</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/Address.txt&apos; in file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/stub_processing_all_modules.v&quot; line 9
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/stub_processing_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/stub_processing_top.v</arg>&quot; Line <arg fmt="%d" index="2">7</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/Constants.txt&apos; in file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/stub_processing_top.v&quot; line 7
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/stub_processing_top.v</arg>&quot; Line <arg fmt="%d" index="2">8</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/Address.txt&apos; in file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/stub_processing_top.v&quot; line 8
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/verilog_trigger_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/verilog_trigger_top.v</arg>&quot; Line <arg fmt="%d" index="2">12</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/Constants.txt&apos; in file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/verilog_trigger_top.v&quot; line 12
</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1065" >&quot;<arg fmt="%s" index="1">C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/verilog_trigger_top.v</arg>&quot; Line <arg fmt="%d" index="2">13</arg>. <arg fmt="%s" index="3">Include file found: &apos;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/Address.txt&apos; in file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/remote_sources/_/_/src/user/verilog/verilog_trigger_top.v&quot; line 13
</arg>
</msg>

</messages>

