

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Sat May  1 01:54:40 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.750 us|  0.750 us|   76|   76|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_11_addr = getelementptr i32 %p_11, i64 0, i64 10" [dfg_199.c:13]   --->   Operation 77 'getelementptr' 'p_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_11_addr_1 = getelementptr i32 %p_11, i64 0, i64 8" [dfg_199.c:14]   --->   Operation 78 'getelementptr' 'p_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (2.32ns)   --->   "%p_11_load = load i4 %p_11_addr" [dfg_199.c:13]   --->   Operation 79 'load' 'p_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_1 : Operation 80 [2/2] (2.32ns)   --->   "%p_11_load_1 = load i4 %p_11_addr_1" [dfg_199.c:14]   --->   Operation 80 'load' 'p_11_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>

State 2 <SV = 1> <Delay = 6.97>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_6_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_6" [dfg_199.c:13]   --->   Operation 81 'read' 'p_6_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p" [dfg_199.c:13]   --->   Operation 82 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/2] (2.32ns)   --->   "%p_11_load = load i4 %p_11_addr" [dfg_199.c:13]   --->   Operation 83 'load' 'p_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_2 : Operation 84 [1/2] (2.32ns)   --->   "%p_11_load_1 = load i4 %p_11_addr_1" [dfg_199.c:14]   --->   Operation 84 'load' 'p_11_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%trunc_ln14 = trunc i64 %p_6_read" [dfg_199.c:14]   --->   Operation 85 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%or_ln14 = or i32 %p_11_load_1, i32 %trunc_ln14" [dfg_199.c:14]   --->   Operation 86 'or' 'or_ln14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_6_read, i32 32, i32 63" [dfg_199.c:14]   --->   Operation 87 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln14)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp, i32 %or_ln14" [dfg_199.c:14]   --->   Operation 88 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln14 = add i64 %or_ln, i64 378" [dfg_199.c:14]   --->   Operation 89 'add' 'add_ln14' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i16 %p_read" [dfg_199.c:18]   --->   Operation 90 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [5/5] (6.97ns)   --->   "%mul_ln18 = mul i64 %zext_ln18, i64 %p_6_read" [dfg_199.c:18]   --->   Operation 91 'mul' 'mul_ln18' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i32 %p_11_load" [dfg_199.c:13]   --->   Operation 92 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [36/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 93 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [4/5] (6.97ns)   --->   "%mul_ln18 = mul i64 %zext_ln18, i64 %p_6_read" [dfg_199.c:18]   --->   Operation 94 'mul' 'mul_ln18' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 95 [35/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 95 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [3/5] (6.97ns)   --->   "%mul_ln18 = mul i64 %zext_ln18, i64 %p_6_read" [dfg_199.c:18]   --->   Operation 96 'mul' 'mul_ln18' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 97 [34/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 97 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [2/5] (6.97ns)   --->   "%mul_ln18 = mul i64 %zext_ln18, i64 %p_6_read" [dfg_199.c:18]   --->   Operation 98 'mul' 'mul_ln18' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 99 [33/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 99 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/5] (6.97ns)   --->   "%mul_ln18 = mul i64 %zext_ln18, i64 %p_6_read" [dfg_199.c:18]   --->   Operation 100 'mul' 'mul_ln18' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.07>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%p_9_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_9" [dfg_199.c:13]   --->   Operation 101 'read' 'p_9_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%p_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_4" [dfg_199.c:13]   --->   Operation 102 'read' 'p_4_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [32/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 103 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i16 %p_4_read" [dfg_199.c:15]   --->   Operation 104 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (1.91ns)   --->   "%v = add i8 %trunc_ln15, i8 %p_9_read" [dfg_199.c:15]   --->   Operation 105 'add' 'v' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%zext_ln17 = zext i16 %p_4_read" [dfg_199.c:17]   --->   Operation 106 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%xor_ln17 = xor i27 %zext_ln17, i27 67905624" [dfg_199.c:17]   --->   Operation 107 'xor' 'xor_ln17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%sext_ln18 = sext i27 %xor_ln17" [dfg_199.c:18]   --->   Operation 108 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node sub_ln17)   --->   "%zext_ln18_2 = zext i30 %sext_ln18" [dfg_199.c:18]   --->   Operation 109 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (3.52ns) (out node of the LUT)   --->   "%sub_ln17 = sub i64 %zext_ln18_2, i64 %mul_ln18" [dfg_199.c:17]   --->   Operation 110 'sub' 'sub_ln17' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.89>
ST_8 : Operation 111 [31/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 111 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i8 %v" [dfg_199.c:19]   --->   Operation 112 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (1.82ns)   --->   "%add_ln19 = add i9 %sext_ln19, i9 158" [dfg_199.c:19]   --->   Operation 113 'add' 'add_ln19' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i9 %add_ln19" [dfg_199.c:18]   --->   Operation 114 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [68/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 115 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 116 [30/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 116 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [67/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 117 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.07>
ST_10 : Operation 118 [29/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 118 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [66/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 119 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.07>
ST_11 : Operation 120 [28/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 120 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [65/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 121 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.07>
ST_12 : Operation 122 [27/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 122 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 123 [64/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 123 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.07>
ST_13 : Operation 124 [26/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 124 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 125 [63/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 125 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.07>
ST_14 : Operation 126 [25/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 126 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [62/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 127 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.07>
ST_15 : Operation 128 [24/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 128 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [61/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 129 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.07>
ST_16 : Operation 130 [23/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 130 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [60/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 131 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.07>
ST_17 : Operation 132 [22/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 132 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 133 [59/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 133 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.07>
ST_18 : Operation 134 [21/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 134 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 135 [58/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 135 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.07>
ST_19 : Operation 136 [20/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 136 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 137 [57/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 137 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.07>
ST_20 : Operation 138 [19/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 138 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 139 [56/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 139 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.07>
ST_21 : Operation 140 [18/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 140 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 141 [55/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 141 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.07>
ST_22 : Operation 142 [17/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 142 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 143 [54/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 143 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.07>
ST_23 : Operation 144 [16/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 144 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 145 [53/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 145 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.07>
ST_24 : Operation 146 [15/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 146 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 147 [52/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 147 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.07>
ST_25 : Operation 148 [14/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 148 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 149 [51/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 149 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.07>
ST_26 : Operation 150 [13/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 150 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 151 [50/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 151 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.07>
ST_27 : Operation 152 [12/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 152 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 153 [49/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 153 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.07>
ST_28 : Operation 154 [11/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 154 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 155 [48/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 155 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.07>
ST_29 : Operation 156 [10/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 156 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 157 [47/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 157 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.07>
ST_30 : Operation 158 [9/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 158 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 159 [46/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 159 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.07>
ST_31 : Operation 160 [8/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 160 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 161 [45/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 161 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 5.07>
ST_32 : Operation 162 [7/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 162 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 163 [44/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 163 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 5.07>
ST_33 : Operation 164 [6/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 164 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 165 [43/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 165 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.07>
ST_34 : Operation 166 [5/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 166 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 167 [42/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 167 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.07>
ST_35 : Operation 168 [4/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 168 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 169 [41/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 169 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.07>
ST_36 : Operation 170 [3/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 170 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 171 [40/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 171 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.07>
ST_37 : Operation 172 [2/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 172 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 173 [39/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 173 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.07>
ST_38 : Operation 174 [1/36] (5.07ns)   --->   "%udiv_ln13 = udiv i64 %zext_ln13, i64 %add_ln14" [dfg_199.c:13]   --->   Operation 174 'udiv' 'udiv_ln13' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 32> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 175 [38/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 175 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.91>
ST_39 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i32 %udiv_ln13" [dfg_199.c:13]   --->   Operation 176 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i32 %trunc_ln13" [dfg_199.c:13]   --->   Operation 177 'zext' 'zext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 178 [2/2] (6.91ns)   --->   "%mul_ln13 = mul i48 %zext_ln13_1, i48 60918" [dfg_199.c:13]   --->   Operation 178 'mul' 'mul_ln13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 179 [37/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 179 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.91>
ST_40 : Operation 180 [1/2] (6.91ns)   --->   "%mul_ln13 = mul i48 %zext_ln13_1, i48 60918" [dfg_199.c:13]   --->   Operation 180 'mul' 'mul_ln13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 181 [36/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 181 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 5.66>
ST_41 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i48 %mul_ln13" [dfg_199.c:14]   --->   Operation 182 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 183 [5/5] (5.66ns)   --->   "%mul_ln14 = mul i85 %zext_ln14, i85 339789457360387" [dfg_199.c:14]   --->   Operation 183 'mul' 'mul_ln14' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 184 [35/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 184 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 5.66>
ST_42 : Operation 185 [4/5] (5.66ns)   --->   "%mul_ln14 = mul i85 %zext_ln14, i85 339789457360387" [dfg_199.c:14]   --->   Operation 185 'mul' 'mul_ln14' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 186 [34/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 186 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 5.66>
ST_43 : Operation 187 [3/5] (5.66ns)   --->   "%mul_ln14 = mul i85 %zext_ln14, i85 339789457360387" [dfg_199.c:14]   --->   Operation 187 'mul' 'mul_ln14' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 188 [33/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 188 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 5.66>
ST_44 : Operation 189 [2/5] (5.66ns)   --->   "%mul_ln14 = mul i85 %zext_ln14, i85 339789457360387" [dfg_199.c:14]   --->   Operation 189 'mul' 'mul_ln14' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 190 [32/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 190 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 5.66>
ST_45 : Operation 191 [1/5] (5.66ns)   --->   "%mul_ln14 = mul i85 %zext_ln14, i85 339789457360387" [dfg_199.c:14]   --->   Operation 191 'mul' 'mul_ln14' <Predicate = true> <Delay = 5.66> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 192 [1/1] (0.00ns)   --->   "%result = partselect i4 @_ssdm_op_PartSelect.i4.i85.i32.i32, i85 %mul_ln14, i32 81, i32 84" [dfg_199.c:13]   --->   Operation 192 'partselect' 'result' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 193 [31/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 193 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 5.72>
ST_46 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16)   --->   "%zext_ln16 = zext i16 %p_read" [dfg_199.c:16]   --->   Operation 194 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 195 [1/1] (1.73ns)   --->   "%sub_ln16 = sub i4 5, i4 %result" [dfg_199.c:16]   --->   Operation 195 'sub' 'sub_ln16' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16)   --->   "%zext_ln16_1 = zext i4 %sub_ln16" [dfg_199.c:16]   --->   Operation 196 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16)   --->   "%lshr_ln16 = lshr i23 %zext_ln16, i23 %zext_ln16_1" [dfg_199.c:16]   --->   Operation 197 'lshr' 'lshr_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln16)   --->   "%trunc_ln16 = trunc i23 %lshr_ln16" [dfg_199.c:16]   --->   Operation 198 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 199 [30/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 199 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 200 [1/1] (3.98ns) (out node of the LUT)   --->   "%xor_ln16 = xor i8 %trunc_ln16, i8 255" [dfg_199.c:16]   --->   Operation 200 'xor' 'xor_ln16' <Predicate = true> <Delay = 3.98> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 5.07>
ST_47 : Operation 201 [29/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 201 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 5.07>
ST_48 : Operation 202 [28/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 202 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.07>
ST_49 : Operation 203 [27/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 203 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.07>
ST_50 : Operation 204 [26/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 204 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.07>
ST_51 : Operation 205 [25/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 205 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.07>
ST_52 : Operation 206 [24/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 206 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.07>
ST_53 : Operation 207 [23/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 207 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.07>
ST_54 : Operation 208 [22/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 208 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.07>
ST_55 : Operation 209 [21/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 209 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.07>
ST_56 : Operation 210 [20/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 210 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.07>
ST_57 : Operation 211 [19/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 211 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.07>
ST_58 : Operation 212 [18/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 212 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 5.07>
ST_59 : Operation 213 [17/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 213 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 5.07>
ST_60 : Operation 214 [16/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 214 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 5.07>
ST_61 : Operation 215 [15/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 215 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 5.07>
ST_62 : Operation 216 [14/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 216 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 5.07>
ST_63 : Operation 217 [13/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 217 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 5.07>
ST_64 : Operation 218 [12/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 218 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 5.07>
ST_65 : Operation 219 [11/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 219 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 5.07>
ST_66 : Operation 220 [10/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 220 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 5.07>
ST_67 : Operation 221 [9/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 221 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 5.07>
ST_68 : Operation 222 [8/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 222 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 5.07>
ST_69 : Operation 223 [7/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 223 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 5.07>
ST_70 : Operation 224 [6/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 224 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 5.07>
ST_71 : Operation 225 [5/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 225 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 5.07>
ST_72 : Operation 226 [4/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 226 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 5.07>
ST_73 : Operation 227 [3/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 227 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 5.07>
ST_74 : Operation 228 [2/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 228 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 5.07>
ST_75 : Operation 229 [1/68] (5.07ns)   --->   "%udiv_ln18 = udiv i64 %sub_ln17, i64 %zext_ln18_1" [dfg_199.c:18]   --->   Operation 229 'udiv' 'udiv_ln18' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 67> <II = 8> <Delay = 5.07> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 4.17>
ST_76 : Operation 230 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0"   --->   Operation 230 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 231 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 231 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 232 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p"   --->   Operation 232 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 233 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 233 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 234 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_4"   --->   Operation 234 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 235 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 235 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 236 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_6"   --->   Operation 236 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 238 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_9"   --->   Operation 238 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 240 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_11, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 240 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 241 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_11"   --->   Operation 241 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = trunc i8 %udiv_ln18" [dfg_199.c:16]   --->   Operation 242 'trunc' 'trunc_ln16_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 243 [1/1] (4.17ns)   --->   "%result_1 = mul i8 %trunc_ln16_1, i8 %xor_ln16" [dfg_199.c:16]   --->   Operation 243 'mul' 'result_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 244 [1/1] (0.00ns)   --->   "%ret_ln20 = ret i8 %result_1" [dfg_199.c:20]   --->   Operation 244 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_11_addr         (getelementptr ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000]
p_11_addr_1       (getelementptr ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000]
p_6_read          (read          ) [ 00011110000000000000000000000000000000000000000000000000000000000000000000000]
p_read            (read          ) [ 00011111111111111111111111111111111111111111111000000000000000000000000000000]
p_11_load         (load          ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000]
p_11_load_1       (load          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln14        (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln14           (or            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp               (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln             (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln14          (add           ) [ 00011111111111111111111111111111111111100000000000000000000000000000000000000]
zext_ln18         (zext          ) [ 00011110000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln13         (zext          ) [ 00001111111111111111111111111111111111100000000000000000000000000000000000000]
mul_ln18          (mul           ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000]
p_9_read          (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_4_read          (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln15        (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
v                 (add           ) [ 00000000100000000000000000000000000000000000000000000000000000000000000000000]
zext_ln17         (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln17          (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln18         (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln18_2       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln17          (sub           ) [ 00000000111111111111111111111111111111111111111111111111111111111111111111110]
sext_ln19         (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln19          (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln18_1       (zext          ) [ 00000000011111111111111111111111111111111111111111111111111111111111111111110]
udiv_ln13         (udiv          ) [ 00000000000000000000000000000000000000010000000000000000000000000000000000000]
trunc_ln13        (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln13_1       (zext          ) [ 00000000000000000000000000000000000000001000000000000000000000000000000000000]
mul_ln13          (mul           ) [ 00000000000000000000000000000000000000000100000000000000000000000000000000000]
zext_ln14         (zext          ) [ 00000000000000000000000000000000000000000011110000000000000000000000000000000]
mul_ln14          (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
result            (partselect    ) [ 00000000000000000000000000000000000000000000001000000000000000000000000000000]
zext_ln16         (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln16          (sub           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln16_1       (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
lshr_ln16         (lshr          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln16        (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln16          (xor           ) [ 00000000000000000000000000000000000000000000000111111111111111111111111111111]
udiv_ln18         (udiv          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln16_1      (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
result_1          (mul           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln20          (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_11"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i85.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="p_6_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_6_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_9_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_9_read/7 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_4_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_4_read/7 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_11_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_11_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_11_addr_1_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_11_addr_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="0"/>
<pin id="115" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="116" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="0"/>
<pin id="118" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_11_load/1 p_11_load_1/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="trunc_ln14_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="or_ln14_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="0"/>
<pin id="134" dir="0" index="2" bw="7" slack="0"/>
<pin id="135" dir="0" index="3" bw="7" slack="0"/>
<pin id="136" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="or_ln_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="add_ln14_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="10" slack="0"/>
<pin id="152" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln18_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="0"/>
<pin id="162" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln13_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="1"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln13/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln15_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/7 "/>
</bind>
</comp>

<comp id="177" class="1004" name="v_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="0"/>
<pin id="180" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/7 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln17_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/7 "/>
</bind>
</comp>

<comp id="187" class="1004" name="xor_ln17_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="27" slack="0"/>
<pin id="190" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="sext_ln18_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="27" slack="0"/>
<pin id="195" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/7 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln18_2_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="27" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/7 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sub_ln17_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="30" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="1"/>
<pin id="204" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln17/7 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext_ln19_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="1"/>
<pin id="208" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/8 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln19_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="9" slack="0"/>
<pin id="212" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/8 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln18_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/8 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="1"/>
<pin id="221" dir="0" index="1" bw="9" slack="0"/>
<pin id="222" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="udiv_ln18/8 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln13_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/39 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln13_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/39 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="17" slack="0"/>
<pin id="234" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/39 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln14_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="48" slack="1"/>
<pin id="239" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/41 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="48" slack="0"/>
<pin id="242" dir="0" index="1" bw="50" slack="0"/>
<pin id="243" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14/41 "/>
</bind>
</comp>

<comp id="246" class="1004" name="result_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="85" slack="0"/>
<pin id="249" dir="0" index="2" bw="8" slack="0"/>
<pin id="250" dir="0" index="3" bw="8" slack="0"/>
<pin id="251" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="result/45 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln16_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="44"/>
<pin id="258" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/46 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sub_ln16_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="1"/>
<pin id="262" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/46 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln16_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/46 "/>
</bind>
</comp>

<comp id="268" class="1004" name="lshr_ln16_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln16/46 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln16_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="23" slack="0"/>
<pin id="276" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/46 "/>
</bind>
</comp>

<comp id="278" class="1004" name="xor_ln16_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="8" slack="30"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln16/46 "/>
</bind>
</comp>

<comp id="284" class="1004" name="trunc_ln16_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="1"/>
<pin id="286" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16_1/76 "/>
</bind>
</comp>

<comp id="287" class="1004" name="result_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="30"/>
<pin id="290" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="result_1/76 "/>
</bind>
</comp>

<comp id="292" class="1005" name="p_11_addr_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="1"/>
<pin id="294" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_11_addr "/>
</bind>
</comp>

<comp id="297" class="1005" name="p_11_addr_1_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="1"/>
<pin id="299" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_11_addr_1 "/>
</bind>
</comp>

<comp id="302" class="1005" name="p_6_read_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="1"/>
<pin id="304" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_6_read "/>
</bind>
</comp>

<comp id="307" class="1005" name="p_read_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="44"/>
<pin id="309" dir="1" index="1" bw="16" slack="44"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="312" class="1005" name="p_11_load_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_11_load "/>
</bind>
</comp>

<comp id="317" class="1005" name="add_ln14_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="1"/>
<pin id="319" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="322" class="1005" name="zext_ln18_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="1"/>
<pin id="324" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="327" class="1005" name="zext_ln13_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="1"/>
<pin id="329" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="332" class="1005" name="mul_ln18_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="1"/>
<pin id="334" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18 "/>
</bind>
</comp>

<comp id="337" class="1005" name="v_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="1"/>
<pin id="339" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="342" class="1005" name="sub_ln17_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="1"/>
<pin id="344" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln17 "/>
</bind>
</comp>

<comp id="347" class="1005" name="zext_ln18_1_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="1"/>
<pin id="349" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_1 "/>
</bind>
</comp>

<comp id="352" class="1005" name="udiv_ln13_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln13 "/>
</bind>
</comp>

<comp id="357" class="1005" name="zext_ln13_1_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="48" slack="1"/>
<pin id="359" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13_1 "/>
</bind>
</comp>

<comp id="362" class="1005" name="mul_ln13_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="48" slack="1"/>
<pin id="364" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13 "/>
</bind>
</comp>

<comp id="367" class="1005" name="zext_ln14_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="85" slack="1"/>
<pin id="369" dir="1" index="1" bw="85" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="372" class="1005" name="result_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="4" slack="1"/>
<pin id="374" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="377" class="1005" name="xor_ln16_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="30"/>
<pin id="379" dir="1" index="1" bw="8" slack="30"/>
</pin_list>
<bind>
<opset="xor_ln16 "/>
</bind>
</comp>

<comp id="382" class="1005" name="udiv_ln18_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="1"/>
<pin id="384" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="udiv_ln18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="119"><net_src comp="94" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="120"><net_src comp="102" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="124"><net_src comp="70" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="110" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="121" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="70" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="131" pin="4"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="125" pin="2"/><net_sink comp="141" pin=2"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="76" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="70" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="172"><net_src comp="165" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="88" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="82" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="88" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="32" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="36" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="244"><net_src comp="237" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="40" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="263"><net_src comp="46" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="259" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="256" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="264" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="291"><net_src comp="284" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="94" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="300"><net_src comp="102" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="305"><net_src comp="70" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="310"><net_src comp="76" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="315"><net_src comp="110" pin="7"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="320"><net_src comp="149" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="325"><net_src comp="155" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="330"><net_src comp="165" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="335"><net_src comp="159" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="340"><net_src comp="177" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="345"><net_src comp="201" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="350"><net_src comp="215" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="355"><net_src comp="168" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="360"><net_src comp="227" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="365"><net_src comp="231" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="370"><net_src comp="237" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="375"><net_src comp="246" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="380"><net_src comp="278" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="385"><net_src comp="219" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="284" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {2 }
	Port: fn1 : p_4 | {7 }
	Port: fn1 : p_6 | {2 }
	Port: fn1 : p_9 | {7 }
	Port: fn1 : p_11 | {1 2 }
  - Chain level:
	State 1
		p_11_load : 1
		p_11_load_1 : 1
	State 2
		or_ln14 : 1
		or_ln : 1
		add_ln14 : 2
		mul_ln18 : 1
	State 3
		udiv_ln13 : 1
	State 4
	State 5
	State 6
	State 7
		v : 1
		xor_ln17 : 1
		sext_ln18 : 1
		zext_ln18_2 : 2
		sub_ln17 : 3
	State 8
		add_ln19 : 1
		zext_ln18_1 : 2
		udiv_ln18 : 3
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		zext_ln13_1 : 1
		mul_ln13 : 2
	State 40
	State 41
		mul_ln14 : 1
	State 42
	State 43
	State 44
	State 45
		result : 1
	State 46
		zext_ln16_1 : 1
		lshr_ln16 : 2
		trunc_ln16 : 3
		xor_ln16 : 4
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
		result_1 : 1
		ret_ln20 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   udiv   |      grp_fu_168     |    0    |   779   |   469   |
|          |      grp_fu_219     |    0    |   779   |   469   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_159     |    2    |   441   |   256   |
|    mul   |      grp_fu_231     |    1    |   165   |    50   |
|          |      grp_fu_240     |    1    |   340   |    86   |
|          |   result_1_fu_287   |    0    |    0    |    41   |
|----------|---------------------|---------|---------|---------|
|          |   add_ln14_fu_149   |    0    |    0    |    71   |
|    add   |       v_fu_177      |    0    |    0    |    15   |
|          |   add_ln19_fu_209   |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln17_fu_201   |    0    |    0    |    71   |
|          |   sub_ln16_fu_259   |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|    xor   |   xor_ln17_fu_187   |    0    |    0    |    27   |
|          |   xor_ln16_fu_278   |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|   lshr   |   lshr_ln16_fu_268  |    0    |    0    |    35   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln14_fu_125   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          | p_6_read_read_fu_70 |    0    |    0    |    0    |
|   read   |  p_read_read_fu_76  |    0    |    0    |    0    |
|          | p_9_read_read_fu_82 |    0    |    0    |    0    |
|          | p_4_read_read_fu_88 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln14_fu_121  |    0    |    0    |    0    |
|          |  trunc_ln15_fu_173  |    0    |    0    |    0    |
|   trunc  |  trunc_ln13_fu_224  |    0    |    0    |    0    |
|          |  trunc_ln16_fu_274  |    0    |    0    |    0    |
|          | trunc_ln16_1_fu_284 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_131     |    0    |    0    |    0    |
|          |    result_fu_246    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|     or_ln_fu_141    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln18_fu_155  |    0    |    0    |    0    |
|          |   zext_ln13_fu_165  |    0    |    0    |    0    |
|          |   zext_ln17_fu_183  |    0    |    0    |    0    |
|          |  zext_ln18_2_fu_197 |    0    |    0    |    0    |
|   zext   |  zext_ln18_1_fu_215 |    0    |    0    |    0    |
|          |  zext_ln13_1_fu_227 |    0    |    0    |    0    |
|          |   zext_ln14_fu_237  |    0    |    0    |    0    |
|          |   zext_ln16_fu_256  |    0    |    0    |    0    |
|          |  zext_ln16_1_fu_264 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |   sext_ln18_fu_193  |    0    |    0    |    0    |
|          |   sext_ln19_fu_206  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    4    |   2504  |   1657  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln14_reg_317 |   64   |
|  mul_ln13_reg_362 |   48   |
|  mul_ln18_reg_332 |   64   |
|p_11_addr_1_reg_297|    4   |
| p_11_addr_reg_292 |    4   |
| p_11_load_reg_312 |   32   |
|  p_6_read_reg_302 |   64   |
|   p_read_reg_307  |   16   |
|   result_reg_372  |    4   |
|  sub_ln17_reg_342 |   64   |
| udiv_ln13_reg_352 |   32   |
| udiv_ln18_reg_382 |    8   |
|     v_reg_337     |    8   |
|  xor_ln16_reg_377 |    8   |
|zext_ln13_1_reg_357|   48   |
| zext_ln13_reg_327 |   64   |
| zext_ln14_reg_367 |   85   |
|zext_ln18_1_reg_347|   64   |
| zext_ln18_reg_322 |   64   |
+-------------------+--------+
|       Total       |   745  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_110 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_159    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_159    |  p1  |   2  |  64  |   128  ||    9    |
|     grp_fu_168    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_219    |  p1  |   2  |   9  |   18   ||    9    |
|     grp_fu_231    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_240    |  p0  |   2  |  48  |   96   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   410  ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |  2504  |  1657  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   72   |
|  Register |    -   |    -   |   745  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   12   |  3249  |  1729  |
+-----------+--------+--------+--------+--------+
