{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522852235285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522852235285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 04 16:30:35 2018 " "Processing started: Wed Apr 04 16:30:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522852235285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522852235285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HardwareInvaders -c HardwareInvaders " "Command: quartus_map --read_settings_files=on --write_settings_files=off HardwareInvaders -c HardwareInvaders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522852235285 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1522852235702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_view_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hi_view_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hi_View_Control_Unit-RTL " "Found design unit 1: Hi_View_Control_Unit-RTL" {  } { { "HI_View_Control_Unit.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View_Control_Unit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522852236149 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hi_View_Control_Unit " "Found entity 1: Hi_View_Control_Unit" {  } { { "HI_View_Control_Unit.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View_Control_Unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522852236149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522852236149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_view.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hi_view.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HI_View-RTL " "Found design unit 1: HI_View-RTL" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522852236152 ""} { "Info" "ISGN_ENTITY_NAME" "1 HI_View " "Found entity 1: HI_View" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522852236152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522852236152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hi_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HI_Datapath-RTL " "Found design unit 1: HI_Datapath-RTL" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522852236155 ""} { "Info" "ISGN_ENTITY_NAME" "1 HI_Datapath " "Found entity 1: HI_Datapath" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522852236155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522852236155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hi_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HI_package " "Found design unit 1: HI_package" {  } { { "hi_package.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/hi_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522852236159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522852236159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hi_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hi_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HI_Controller-RTL " "Found design unit 1: HI_Controller-RTL" {  } { { "HI_Controller.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Controller.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522852236162 ""} { "Info" "ISGN_ENTITY_NAME" "1 HI_Controller " "Found entity 1: HI_Controller" {  } { { "HI_Controller.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522852236162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522852236162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/PLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522852236166 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522852236166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522852236166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_timing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Timing-RTL " "Found design unit 1: VGA_Timing-RTL" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_Timing.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522852236169 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Timing " "Found entity 1: VGA_Timing" {  } { { "VGA_Timing.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_Timing.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522852236169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522852236169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ramdac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_ramdac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_RAMDAC-RTL " "Found design unit 1: VGA_RAMDAC-RTL" {  } { { "VGA_RAMDAC.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_RAMDAC.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522852236172 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_RAMDAC " "Found entity 1: VGA_RAMDAC" {  } { { "VGA_RAMDAC.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_RAMDAC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522852236172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522852236172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vga_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_package " "Found design unit 1: vga_package" {  } { { "vga_package.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/vga_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522852236175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522852236175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_framebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_framebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Framebuffer-RTL " "Found design unit 1: VGA_Framebuffer-RTL" {  } { { "VGA_FrameBuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_FrameBuffer.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522852236178 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Framebuffer " "Found entity 1: VGA_Framebuffer" {  } { { "VGA_FrameBuffer.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_FrameBuffer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522852236178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522852236178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardwareinvaders.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hardwareinvaders.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HardwareInvaders-RTL " "Found design unit 1: HardwareInvaders-RTL" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522852236182 ""} { "Info" "ISGN_ENTITY_NAME" "1 HardwareInvaders " "Found entity 1: HardwareInvaders" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522852236182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522852236182 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HardwareInvaders " "Elaborating entity \"HardwareInvaders\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1522852236222 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR HardwareInvaders.vhd(28) " "VHDL Signal Declaration warning at HardwareInvaders.vhd(28): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522852236224 "|HardwareInvaders"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG HardwareInvaders.vhd(29) " "VHDL Signal Declaration warning at HardwareInvaders.vhd(29): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1522852236225 "|HardwareInvaders"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "HardwareInvaders.vhd" "pll" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/PLL.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/PLL.vhd" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236334 ""}  } { { "PLL.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/PLL.vhd" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1522852236334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Framebuffer VGA_Framebuffer:vga " "Elaborating entity \"VGA_Framebuffer\" for hierarchy \"VGA_Framebuffer:vga\"" {  } { { "HardwareInvaders.vhd" "vga" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Timing VGA_Framebuffer:vga\|VGA_Timing:vga_timing " "Elaborating entity \"VGA_Timing\" for hierarchy \"VGA_Framebuffer:vga\|VGA_Timing:vga_timing\"" {  } { { "VGA_FrameBuffer.vhd" "vga_timing" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_FrameBuffer.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_RAMDAC VGA_Framebuffer:vga\|VGA_RAMDAC:vga_fb " "Elaborating entity \"VGA_RAMDAC\" for hierarchy \"VGA_Framebuffer:vga\|VGA_RAMDAC:vga_fb\"" {  } { { "VGA_FrameBuffer.vhd" "vga_fb" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/VGA_FrameBuffer.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hi_View_Control_Unit Hi_View_Control_Unit:view_control_unit " "Elaborating entity \"Hi_View_Control_Unit\" for hierarchy \"Hi_View_Control_Unit:view_control_unit\"" {  } { { "HardwareInvaders.vhd" "view_control_unit" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HI_View HI_View:view " "Elaborating entity \"HI_View\" for hierarchy \"HI_View:view\"" {  } { { "HardwareInvaders.vhd" "view" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HI_Datapath HI_Datapath:datapath " "Elaborating entity \"HI_Datapath\" for hierarchy \"HI_Datapath:datapath\"" {  } { { "HardwareInvaders.vhd" "datapath" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1522852236600 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alien HI_Datapath.vhd(28) " "VHDL Process Statement warning at HI_Datapath.vhd(28): inferring latch(es) for signal or variable \"alien\", which holds its previous value in one or more paths through the process" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1522852236610 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.current_index\[0\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.current_index\[0\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236614 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.current_index\[1\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.current_index\[1\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236614 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[0\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[0\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236615 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[1\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[1\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236615 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[2\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[2\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236615 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[3\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[3\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236615 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[4\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[4\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236615 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[5\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[5\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236615 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[6\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[6\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236615 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[7\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[7\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236615 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[8\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[8\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236615 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[9\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[9\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236615 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[10\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[10\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236615 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[11\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[11\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236615 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[12\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[12\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236615 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[13\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[13\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236616 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[14\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[14\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236616 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[15\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[15\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236616 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[16\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[16\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236616 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[17\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[17\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236616 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[18\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[18\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236616 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[19\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[19\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236616 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[20\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[20\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236616 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[21\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[21\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236616 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[22\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[22\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236616 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[23\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[23\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236616 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[24\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[24\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236616 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[25\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[25\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236617 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[26\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[26\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236617 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[27\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[27\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236617 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[28\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[28\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236617 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[29\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[29\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236617 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[30\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[30\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236617 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_y\[31\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_y\[31\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236617 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[0\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[0\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236617 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[1\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[1\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236617 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[2\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[2\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236617 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[3\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[3\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236617 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[4\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[4\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236617 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[5\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[5\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236617 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[6\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[6\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236617 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[7\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[7\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236618 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[8\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[8\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236618 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[9\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[9\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236618 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[10\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[10\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236618 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[11\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[11\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236618 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[12\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[12\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236618 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[13\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[13\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236618 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[14\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[14\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236618 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[15\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[15\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236618 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[16\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[16\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236618 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[17\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[17\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236618 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[18\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[18\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236618 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[19\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[19\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236618 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[20\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[20\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236618 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[21\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[21\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236619 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[22\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[22\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236619 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[23\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[23\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236619 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[24\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[24\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236619 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[25\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[25\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236619 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[26\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[26\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236619 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[27\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[27\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236619 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[28\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[28\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236619 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[29\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[29\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236619 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[30\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[30\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236619 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.size_x\[31\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.size_x\[31\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236619 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[0\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[0\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236619 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[1\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[1\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236619 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[2\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[2\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236620 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[3\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[3\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236620 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[4\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[4\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236620 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[5\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[5\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236620 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[6\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[6\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236620 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[7\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[7\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236620 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[8\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[8\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236620 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[9\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[9\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236620 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[10\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[10\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236620 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[11\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[11\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236620 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[12\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[12\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236620 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[13\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[13\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236620 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[14\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[14\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236621 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[15\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[15\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236621 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[16\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[16\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236621 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[17\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[17\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236621 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[18\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[18\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236621 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[19\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[19\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236621 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[20\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[20\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236621 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[21\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[21\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236621 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[22\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[22\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236621 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[23\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[23\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236621 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[24\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[24\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236621 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[25\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[25\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236621 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[26\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[26\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236621 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[27\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[27\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236622 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[28\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[28\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236622 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[29\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[29\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236622 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[30\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[30\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236622 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_y\[31\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_y\[31\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236622 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[0\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[0\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236622 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[1\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[1\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236622 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[2\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[2\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236622 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[3\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[3\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236622 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[4\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[4\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236622 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[5\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[5\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236622 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[6\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[6\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236622 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[7\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[7\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236622 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[8\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[8\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236622 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[9\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[9\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236623 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[10\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[10\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236623 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[11\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[11\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236623 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[12\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[12\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236623 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[13\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[13\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236623 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[14\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[14\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236623 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[15\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[15\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236623 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[16\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[16\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236623 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[17\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[17\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236623 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[18\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[18\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236623 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[19\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[19\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236623 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[20\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[20\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236623 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[21\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[21\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236623 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[22\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[22\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236624 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[23\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[23\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236624 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[24\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[24\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236624 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[25\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[25\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236624 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[26\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[26\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236624 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[27\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[27\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236624 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[28\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[28\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236624 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[29\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[29\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236624 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[30\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[30\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236624 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.hitbox.up_left_x\[31\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.hitbox.up_left_x\[31\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236624 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.sprite_indexes\[2\]\[0\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.sprite_indexes\[2\]\[0\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236624 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.sprite_indexes\[1\]\[0\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.sprite_indexes\[1\]\[0\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236624 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alien.sprite_indexes\[0\]\[0\] HI_Datapath.vhd(28) " "Inferred latch for \"alien.sprite_indexes\[0\]\[0\]\" at HI_Datapath.vhd(28)" {  } { { "HI_Datapath.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_Datapath.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1522852236624 "|HardwareInvaders|HI_Datapath:datapath"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522852238334 "|HardwareInvaders|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522852238334 "|HardwareInvaders|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522852238334 "|HardwareInvaders|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522852238334 "|HardwareInvaders|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522852238334 "|HardwareInvaders|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522852238334 "|HardwareInvaders|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522852238334 "|HardwareInvaders|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522852238334 "|HardwareInvaders|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522852238334 "|HardwareInvaders|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522852238334 "|HardwareInvaders|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522852238334 "|HardwareInvaders|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522852238334 "|HardwareInvaders|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522852238334 "|HardwareInvaders|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522852238334 "|HardwareInvaders|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522852238334 "|HardwareInvaders|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522852238334 "|HardwareInvaders|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522852238334 "|HardwareInvaders|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522852238334 "|HardwareInvaders|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1522852238334 "|HardwareInvaders|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1522852238334 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "HI_View:view\|column\[0\] Low " "Register HI_View:view\|column\[0\] will power up to Low" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1522852238342 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "HI_View:view\|row\[0\] Low " "Register HI_View:view\|row\[0\] will power up to Low" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1522852238342 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "HI_View:view\|row\[31\] Low " "Register HI_View:view\|row\[31\] will power up to Low" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1522852238342 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "HI_View:view\|column\[31\] Low " "Register HI_View:view\|column\[31\] will power up to Low" {  } { { "HI_View.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View.vhd" 47 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1522852238342 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Hi_View_Control_Unit:view_control_unit\|render_counter\[31\] Low " "Register Hi_View_Control_Unit:view_control_unit\|render_counter\[31\] will power up to Low" {  } { { "HI_View_Control_Unit.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View_Control_Unit.vhd" 48 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1522852238342 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Hi_View_Control_Unit:view_control_unit\|render_counter\[0\] Low " "Register Hi_View_Control_Unit:view_control_unit\|render_counter\[0\] will power up to Low" {  } { { "HI_View_Control_Unit.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HI_View_Control_Unit.vhd" 48 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1522852238342 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1522852238342 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1522852238893 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1522852239139 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522852239139 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522852239285 "|HardwareInvaders|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522852239285 "|HardwareInvaders|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522852239285 "|HardwareInvaders|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522852239285 "|HardwareInvaders|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522852239285 "|HardwareInvaders|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522852239285 "|HardwareInvaders|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522852239285 "|HardwareInvaders|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522852239285 "|HardwareInvaders|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522852239285 "|HardwareInvaders|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522852239285 "|HardwareInvaders|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522852239285 "|HardwareInvaders|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522852239285 "|HardwareInvaders|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "HardwareInvaders.vhd" "" { Text "C:/Users/Luca/Documents/unlimitedrepositoryworks_master/Project_VHDL/HardwareInvaders.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1522852239285 "|HardwareInvaders|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1522852239285 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "724 " "Implemented 724 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1522852239286 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1522852239286 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1522852239286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "637 " "Implemented 637 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1522852239286 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1522852239286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1522852239286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "592 " "Peak virtual memory: 592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522852239340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 04 16:30:39 2018 " "Processing ended: Wed Apr 04 16:30:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522852239340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522852239340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522852239340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522852239340 ""}
