;redcode
;assert 1
	SPL 0, <-461
	CMP -207, <-120
	MOV -1, <-26
	MOV -8, <-20
	DJN -1, @-20
	SUB @-121, @506
	SUB @-121, @506
	MOV @-127, 100
	SPL 12, <10
	MOV @-127, 100
	ADD <-210, -60
	SUB #13, 0
	SUB #13, 0
	SUB 3, @610
	SUB #13, 0
	SUB @900, @972
	SUB 3, @610
	MOV 300, 90
	JMP @13
	MOV -1, <-26
	JMP @13
	MOV @121, 106
	SUB @900, @972
	MOV <-1, <-20
	MOV @-127, 100
	SPL 12, <80
	SUB @900, @972
	MOV 300, 90
	MOV 300, 90
	JMP 3, #610
	SUB @900, @972
	ADD <-210, -60
	MOV @-127, 100
	SUB 3, @610
	ADD 280, 60
	MOV -1, <-26
	MOV -8, <-20
	SUB 31, 100
	MOV <-1, <-20
	CMP @126, <356
	MOV <-1, <-20
	MOV -1, <-26
	SUB @-121, @506
	MOV -1, <-26
	CMP @126, <356
	SUB @-121, @506
	SPL 0, <-461
	CMP -207, <-120
	MOV -1, <-26
	MOV -8, <-20
	DJN -1, @-20
	SUB @-121, @506
