Timing Analyzer report for de0_nano
Mon Oct 28 17:24:20 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'adc_process:adc|virtual_clock:vclock|virt_clk'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'adc_process:adc|virtual_clock:vclock|virt_clk'
 16. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 17. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 26. Slow 1200mV 0C Model Setup: 'adc_process:adc|virtual_clock:vclock|virt_clk'
 27. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 28. Slow 1200mV 0C Model Hold: 'adc_process:adc|virtual_clock:vclock|virt_clk'
 29. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 30. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 38. Fast 1200mV 0C Model Setup: 'adc_process:adc|virtual_clock:vclock|virt_clk'
 39. Fast 1200mV 0C Model Hold: 'adc_process:adc|virtual_clock:vclock|virt_clk'
 40. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 41. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 42. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Recovery Transfers
 53. Removal Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths Summary
 57. Clock Status Summary
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. Unconstrained Input Ports
 61. Unconstrained Output Ports
 62. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; de0_nano                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.6%      ;
;     Processors 3-16        ;   0.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                       ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; Clock Name                                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                           ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+
; adc_process:adc|virtual_clock:vclock|virt_clk ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { adc_process:adc|virtual_clock:vclock|virt_clk } ;
; CLOCK_50                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                      ;
+-----------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                  ;
+------------+-----------------+-----------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                    ; Note ;
+------------+-----------------+-----------------------------------------------+------+
; 229.46 MHz ; 229.46 MHz      ; CLOCK_50                                      ;      ;
; 437.06 MHz ; 437.06 MHz      ; adc_process:adc|virtual_clock:vclock|virt_clk ;      ;
+------------+-----------------+-----------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                    ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -3.358 ; -352.334      ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; -1.288 ; -27.688       ;
+-----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                    ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; CLOCK_50                                      ; 0.343 ; 0.000         ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.343 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -0.582 ; -7.914             ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 0.941 ; 0.000              ;
+----------+-------+--------------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                      ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -3.000 ; -172.000      ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; -1.000 ; -38.000       ;
+-----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.358 ; mcp4725_dac:dac|wait_cnt[26]                                    ; mcp4725_dac:dac|ena                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 4.298      ;
; -3.352 ; mcp4725_dac:dac|wait_cnt[27]                                    ; mcp4725_dac:dac|ena                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 4.292      ;
; -3.305 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.235      ;
; -3.305 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.235      ;
; -3.305 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.235      ;
; -3.305 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.235      ;
; -3.305 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.235      ;
; -3.305 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.235      ;
; -3.305 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.235      ;
; -3.305 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.235      ;
; -3.305 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.235      ;
; -3.305 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.235      ;
; -3.305 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.235      ;
; -3.301 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.231      ;
; -3.301 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.231      ;
; -3.301 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.231      ;
; -3.301 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.231      ;
; -3.301 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.231      ;
; -3.301 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.231      ;
; -3.301 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.231      ;
; -3.301 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.231      ;
; -3.301 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.231      ;
; -3.301 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.231      ;
; -3.301 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.231      ;
; -3.250 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.180      ;
; -3.250 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.180      ;
; -3.250 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.180      ;
; -3.250 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.180      ;
; -3.250 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.180      ;
; -3.250 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.180      ;
; -3.250 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.180      ;
; -3.250 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.180      ;
; -3.250 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.180      ;
; -3.250 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.180      ;
; -3.250 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.180      ;
; -3.239 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.184      ;
; -3.239 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.184      ;
; -3.239 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.184      ;
; -3.239 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.184      ;
; -3.239 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.184      ;
; -3.239 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.184      ;
; -3.239 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.184      ;
; -3.239 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.184      ;
; -3.239 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.184      ;
; -3.239 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.184      ;
; -3.239 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.184      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.221 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 4.166      ;
; -3.202 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.765      ;
; -3.202 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.765      ;
; -3.202 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.765      ;
; -3.202 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.765      ;
; -3.202 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.765      ;
; -3.202 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.765      ;
; -3.202 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.765      ;
; -3.202 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.765      ;
; -3.202 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.765      ;
; -3.202 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.765      ;
; -3.202 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.432     ; 3.765      ;
; -3.195 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 3.774      ;
; -3.195 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 3.774      ;
; -3.195 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 3.774      ;
; -3.195 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 3.774      ;
; -3.195 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 3.774      ;
; -3.195 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 3.774      ;
; -3.195 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 3.774      ;
; -3.195 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 3.774      ;
; -3.195 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 3.774      ;
; -3.195 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 3.774      ;
; -3.195 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 3.774      ;
; -3.193 ; mcp4725_dac:dac|wait_cnt[25]                                    ; mcp4725_dac:dac|ena                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 4.133      ;
; -3.193 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[22] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 3.772      ;
; -3.193 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[22] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 3.772      ;
; -3.193 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[22] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 3.772      ;
; -3.193 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[22] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 3.772      ;
; -3.193 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[22] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 3.772      ;
; -3.193 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[22] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 3.772      ;
; -3.193 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[22] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 3.772      ;
; -3.193 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[22] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 3.772      ;
; -3.193 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[22] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.416     ; 3.772      ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'adc_process:adc|virtual_clock:vclock|virt_clk'                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.288 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.396     ; 1.887      ;
; -1.231 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.396     ; 1.830      ;
; -1.231 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.396     ; 1.830      ;
; -1.231 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.396     ; 1.830      ;
; -1.231 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.396     ; 1.830      ;
; -1.231 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.396     ; 1.830      ;
; -1.231 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.396     ; 1.830      ;
; -1.231 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.396     ; 1.830      ;
; -1.231 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.396     ; 1.830      ;
; -1.231 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.396     ; 1.830      ;
; -1.231 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.396     ; 1.830      ;
; -1.218 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.397     ; 1.816      ;
; -1.171 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 2.103      ;
; -1.149 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 2.081      ;
; -1.125 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 2.057      ;
; -1.122 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 2.054      ;
; -1.113 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.258      ; 2.366      ;
; -1.107 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.258      ; 2.360      ;
; -1.100 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.258      ; 2.353      ;
; -1.099 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.258      ; 2.352      ;
; -1.077 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.396     ; 1.676      ;
; -1.074 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 2.006      ;
; -1.061 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.993      ;
; -1.039 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.258      ; 2.292      ;
; -1.038 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.258      ; 2.291      ;
; -1.021 ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.954      ;
; -1.019 ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.952      ;
; -0.994 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.926      ;
; -0.981 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.913      ;
; -0.974 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.077     ; 1.892      ;
; -0.967 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.077     ; 1.885      ;
; -0.959 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.258      ; 2.212      ;
; -0.958 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.258      ; 2.211      ;
; -0.925 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.857      ;
; -0.920 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.852      ;
; -0.919 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.851      ;
; -0.917 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.849      ;
; -0.911 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.843      ;
; -0.875 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.807      ;
; -0.867 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.398     ; 1.464      ;
; -0.867 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.398     ; 1.464      ;
; -0.867 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.398     ; 1.464      ;
; -0.859 ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.062     ; 1.792      ;
; -0.853 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.785      ;
; -0.847 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.779      ;
; -0.845 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.777      ;
; -0.842 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.774      ;
; -0.839 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.771      ;
; -0.839 ; adc_process:adc|adc_run                               ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.771      ;
; -0.829 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.258      ; 2.082      ;
; -0.829 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.761      ;
; -0.828 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.258      ; 2.081      ;
; -0.827 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.759      ;
; -0.825 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.757      ;
; -0.812 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.744      ;
; -0.811 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.743      ;
; -0.809 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.741      ;
; -0.807 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.077     ; 1.725      ;
; -0.806 ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.738      ;
; -0.804 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.736      ;
; -0.803 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.735      ;
; -0.802 ; adc_process:adc|sleep[3]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.734      ;
; -0.801 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.733      ;
; -0.800 ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.732      ;
; -0.799 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.258      ; 2.052      ;
; -0.798 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.258      ; 2.051      ;
; -0.795 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.258      ; 2.048      ;
; -0.785 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.717      ;
; -0.783 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.715      ;
; -0.781 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.713      ;
; -0.780 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.258      ; 2.033      ;
; -0.773 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.705      ;
; -0.759 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.691      ;
; -0.732 ; adc_process:adc|sleep[3]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.664      ;
; -0.729 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.661      ;
; -0.729 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.661      ;
; -0.726 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.658      ;
; -0.720 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.652      ;
; -0.719 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.258      ; 1.972      ;
; -0.703 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.635      ;
; -0.694 ; adc_process:adc|sleep[6]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.626      ;
; -0.693 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.625      ;
; -0.690 ; adc_process:adc|sleep[5]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.622      ;
; -0.690 ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.622      ;
; -0.688 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.620      ;
; -0.688 ; adc_process:adc|sleep[6]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.620      ;
; -0.687 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.619      ;
; -0.686 ; adc_process:adc|sleep[3]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.618      ;
; -0.685 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.617      ;
; -0.684 ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.616      ;
; -0.677 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.398     ; 1.274      ;
; -0.677 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.398     ; 1.274      ;
; -0.677 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.398     ; 1.274      ;
; -0.677 ; adc_process:adc|sleep[8]                              ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.609      ;
; -0.677 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.609      ;
; -0.672 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.398     ; 1.269      ;
; -0.672 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.398     ; 1.269      ;
; -0.672 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.398     ; 1.269      ;
; -0.672 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.398     ; 1.269      ;
; -0.669 ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.063     ; 1.601      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.343 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|sclk           ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|sclk           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|assert_data    ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|assert_data    ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.357 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                 ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|data_wr[7]                                           ; mcp4725_dac:dac|data_wr[7]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|data_wr[4]                                           ; mcp4725_dac:dac|data_wr[4]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|data_wr[5]                                           ; mcp4725_dac:dac|data_wr[5]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|data_wr[6]                                           ; mcp4725_dac:dac|data_wr[6]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|state.ST_WR_2                                        ; mcp4725_dac:dac|state.ST_WR_2                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                   ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.363 ; adc_process:adc|virtual_clock:vclock|virt_clk                        ; adc_process:adc|virtual_clock:vclock|virt_clk                        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 2.163      ; 2.912      ;
; 0.391 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.076      ; 0.624      ;
; 0.394 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11]  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.614      ;
; 0.398 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|busy                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.618      ;
; 0.400 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.620      ;
; 0.401 ; mcp4725_dac:dac|state.ST_START                                       ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.620      ;
; 0.402 ; mcp4725_dac:dac|busy_prev[0]                                         ; mcp4725_dac:dac|busy_prev[1]                                         ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.621      ;
; 0.412 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.632      ;
; 0.417 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.637      ;
; 0.417 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.636      ;
; 0.420 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[4]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.639      ;
; 0.492 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.712      ;
; 0.493 ; mcp4725_dac:dac|state.ST_IDLE                                        ; mcp4725_dac:dac|state.ST_START                                       ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.712      ;
; 0.504 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.724      ;
; 0.532 ; adc_process:adc|DATA_RECEIVE[11]                                     ; mcp4725_dac:dac|data_buffer[11]                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.010      ; 0.729      ;
; 0.536 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.755      ;
; 0.537 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.756      ;
; 0.537 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.756      ;
; 0.537 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.756      ;
; 0.537 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk_prev             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.757      ;
; 0.537 ; adc_process:adc|DATA_RECEIVE[3]                                      ; mcp4725_dac:dac|data_buffer[3]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.011      ; 0.735      ;
; 0.538 ; adc_process:adc|DATA_RECEIVE[8]                                      ; mcp4725_dac:dac|data_buffer[8]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.011      ; 0.736      ;
; 0.538 ; adc_process:adc|DATA_RECEIVE[10]                                     ; mcp4725_dac:dac|data_buffer[10]                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.010      ; 0.735      ;
; 0.538 ; adc_process:adc|DATA_RECEIVE[1]                                      ; mcp4725_dac:dac|data_buffer[1]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.010      ; 0.735      ;
; 0.538 ; adc_process:adc|DATA_RECEIVE[4]                                      ; mcp4725_dac:dac|data_buffer[4]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.010      ; 0.735      ;
; 0.539 ; adc_process:adc|DATA_RECEIVE[2]                                      ; mcp4725_dac:dac|data_buffer[2]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.010      ; 0.736      ;
; 0.539 ; adc_process:adc|DATA_RECEIVE[7]                                      ; mcp4725_dac:dac|data_buffer[7]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.010      ; 0.736      ;
; 0.540 ; adc_process:adc|DATA_RECEIVE[0]                                      ; mcp4725_dac:dac|data_buffer[0]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.011      ; 0.738      ;
; 0.540 ; adc_process:adc|DATA_RECEIVE[6]                                      ; mcp4725_dac:dac|data_buffer[6]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.010      ; 0.737      ;
; 0.542 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.428      ; 1.127      ;
; 0.548 ; adc_process:adc|DATA_RECEIVE[9]                                      ; mcp4725_dac:dac|data_buffer[9]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.010      ; 0.745      ;
; 0.559 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.076      ; 0.792      ;
; 0.560 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.076      ; 0.793      ;
; 0.568 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.788      ;
; 0.571 ; mcp4725_dac:dac|state.ST_WR_2                                        ; mcp4725_dac:dac|state.ST_STOP                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.790      ;
; 0.574 ; adc_process:adc|DATA_RECEIVE[5]                                      ; mcp4725_dac:dac|data_buffer[5]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.010      ; 0.771      ;
; 0.582 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.076      ; 0.815      ;
; 0.594 ; mcp4725_dac:dac|state.ST_WR_2                                        ; mcp4725_dac:dac|state.ST_IDLE                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.813      ;
; 0.595 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.076      ; 0.828      ;
; 0.597 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.817      ;
; 0.618 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|state.ST_WR_2                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.837      ;
; 0.620 ; mcp4725_dac:dac|state.ST_START                                       ; mcp4725_dac:dac|ena                                                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.839      ;
; 0.622 ; mcp4725_dac:dac|busy_prev[0]                                         ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.841      ;
; 0.625 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.844      ;
; 0.642 ; mcp4725_dac:dac|busy_prev[1]                                         ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.861      ;
; 0.644 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.864      ;
; 0.645 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[5]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.864      ;
; 0.649 ; mcp4725_dac:dac|state.ST_STOP                                        ; mcp4725_dac:dac|state.ST_IDLE                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.868      ;
; 0.686 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.906      ;
; 0.694 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.914      ;
; 0.695 ; mcp4725_dac:dac|data_buffer[6]                                       ; mcp4725_dac:dac|data_wr[6]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.087      ; 0.939      ;
; 0.719 ; mcp4725_dac:dac|data_buffer[3]                                       ; mcp4725_dac:dac|data_wr[3]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.938      ;
; 0.720 ; mcp4725_dac:dac|data_buffer[5]                                       ; mcp4725_dac:dac|data_wr[5]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.087      ; 0.964      ;
; 0.720 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.940      ;
; 0.721 ; mcp4725_dac:dac|data_buffer[0]                                       ; mcp4725_dac:dac|data_wr[0]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.940      ;
; 0.727 ; mcp4725_dac:dac|data_buffer[8]                                       ; mcp4725_dac:dac|data_wr[0]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.946      ;
; 0.733 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.953      ;
; 0.749 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.969      ;
; 0.754 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.974      ;
; 0.755 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.975      ;
; 0.756 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.976      ;
; 0.761 ; mcp4725_dac:dac|data_buffer[4]                                       ; mcp4725_dac:dac|data_wr[4]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.087      ; 1.005      ;
; 0.762 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|data_wr[1]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.982      ;
; 0.765 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|data_wr[2]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.985      ;
; 0.765 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.062      ; 0.984      ;
; 0.766 ; mcp4725_dac:dac|ena                                                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.066      ; 0.989      ;
; 0.769 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; -0.314     ; 0.612      ;
; 0.770 ; mcp4725_dac:dac|ena                                                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.066      ; 0.993      ;
; 0.773 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[3]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.993      ;
; 0.775 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[5]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.995      ;
; 0.778 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 0.998      ;
; 0.781 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[5]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.063      ; 1.001      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'adc_process:adc|virtual_clock:vclock|virt_clk'                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                               ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.343 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.077      ; 0.577      ;
; 0.355 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|DATA_RECEIVE[4]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.181      ; 0.723      ;
; 0.356 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|DATA_RECEIVE[10]                      ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.181      ; 0.724      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|init_delay[2]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[0]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.577      ;
; 0.359 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|DATA_RECEIVE[7]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.181      ; 0.727      ;
; 0.360 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.580      ;
; 0.360 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.580      ;
; 0.375 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|DATA_RECEIVE[6]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.181      ; 0.743      ;
; 0.376 ; adc_process:adc|sleep[10]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.596      ;
; 0.378 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|DATA_RECEIVE[2]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.181      ; 0.746      ;
; 0.390 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.610      ;
; 0.469 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|DATA_RECEIVE[1]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.181      ; 0.837      ;
; 0.505 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|DATA_RECEIVE[5]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.181      ; 0.873      ;
; 0.533 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|DATA_RECEIVE[11]                      ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.181      ; 0.901      ;
; 0.539 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|DATA_RECEIVE[9]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.181      ; 0.907      ;
; 0.556 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.776      ;
; 0.558 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.778      ;
; 0.558 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.778      ;
; 0.558 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.778      ;
; 0.559 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.779      ;
; 0.559 ; adc_process:adc|sleep[9]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.779      ;
; 0.559 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.779      ;
; 0.562 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.782      ;
; 0.562 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.782      ;
; 0.566 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.786      ;
; 0.569 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.789      ;
; 0.571 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.791      ;
; 0.572 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.792      ;
; 0.577 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.797      ;
; 0.578 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.798      ;
; 0.582 ; adc_process:adc|adc_run                                           ; adc_process:adc|sleep[0]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.802      ;
; 0.590 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|DATA_RECEIVE[8]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.190      ; 0.967      ;
; 0.591 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|DATA_RECEIVE[3]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.190      ; 0.968      ;
; 0.599 ; adc_process:adc|sleep[10]                                         ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.819      ;
; 0.605 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|DATA_RECEIVE[0]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.190      ; 0.982      ;
; 0.623 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.843      ;
; 0.623 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.843      ;
; 0.640 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.398      ; 1.195      ;
; 0.688 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.396      ; 1.241      ;
; 0.713 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.933      ;
; 0.717 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.077      ; 0.951      ;
; 0.723 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.943      ;
; 0.731 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.951      ;
; 0.735 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.396      ; 1.288      ;
; 0.748 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.968      ;
; 0.751 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.398      ; 1.306      ;
; 0.771 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.077      ; 1.005      ;
; 0.778 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 0.998      ;
; 0.818 ; adc_process:adc|de0nano_adc:adc|reset                             ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.038      ;
; 0.831 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.051      ;
; 0.832 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.052      ;
; 0.833 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.053      ;
; 0.845 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.065      ;
; 0.846 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.066      ;
; 0.846 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.066      ;
; 0.847 ; adc_process:adc|sleep[9]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.067      ;
; 0.847 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.067      ;
; 0.847 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.067      ;
; 0.848 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.068      ;
; 0.849 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.069      ;
; 0.849 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.069      ;
; 0.849 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.069      ;
; 0.851 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.071      ;
; 0.851 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.071      ;
; 0.872 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.092      ;
; 0.877 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.097      ;
; 0.884 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.396      ; 1.437      ;
; 0.890 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.110      ;
; 0.917 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.398      ; 1.472      ;
; 0.919 ; adc_process:adc|de0nano_adc:adc|init_delay[2]                     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.398      ; 1.474      ;
; 0.920 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.398      ; 1.475      ;
; 0.929 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.398      ; 1.484      ;
; 0.941 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.398      ; 1.496      ;
; 0.941 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.161      ;
; 0.942 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.162      ;
; 0.943 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.163      ;
; 0.943 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.163      ;
; 0.944 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.164      ;
; 0.945 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.165      ;
; 0.946 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.398      ; 1.501      ;
; 0.956 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.176      ;
; 0.957 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.398      ; 1.512      ;
; 0.957 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.177      ;
; 0.958 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.178      ;
; 0.959 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.179      ;
; 0.959 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.179      ;
; 0.960 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.180      ;
; 0.961 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.181      ;
; 0.961 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.181      ;
; 0.961 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.181      ;
; 0.963 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.063      ; 1.183      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                           ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -0.582 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; 0.176      ; 1.743      ;
; -0.582 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; 0.176      ; 1.743      ;
; -0.501 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|busy        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; 0.200      ; 1.686      ;
; -0.501 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; 0.200      ; 1.686      ;
; -0.479 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.181     ; 1.283      ;
; -0.479 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.181     ; 1.283      ;
; -0.479 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.181     ; 1.283      ;
; -0.479 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.181     ; 1.283      ;
; -0.479 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.181     ; 1.283      ;
; -0.479 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.181     ; 1.283      ;
; -0.479 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.181     ; 1.283      ;
; -0.479 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.181     ; 1.283      ;
; -0.479 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.181     ; 1.283      ;
; -0.479 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.181     ; 1.283      ;
; -0.479 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.181     ; 1.283      ;
; -0.479 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.181     ; 1.283      ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                           ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.941 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|busy        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.407      ; 1.535      ;
; 0.941 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.407      ; 1.535      ;
; 0.942 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.010      ; 1.139      ;
; 0.942 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.010      ; 1.139      ;
; 0.942 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.010      ; 1.139      ;
; 0.942 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.010      ; 1.139      ;
; 0.942 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.010      ; 1.139      ;
; 0.942 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.010      ; 1.139      ;
; 0.942 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.010      ; 1.139      ;
; 0.942 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.010      ; 1.139      ;
; 0.942 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.010      ; 1.139      ;
; 0.942 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.010      ; 1.139      ;
; 0.942 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.010      ; 1.139      ;
; 0.942 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.010      ; 1.139      ;
; 1.014 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.382      ; 1.583      ;
; 1.014 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.382      ; 1.583      ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                            ;
+------------+-----------------+-----------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                    ; Note                                                          ;
+------------+-----------------+-----------------------------------------------+---------------------------------------------------------------+
; 251.76 MHz ; 250.0 MHz       ; CLOCK_50                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 491.4 MHz  ; 491.4 MHz       ; adc_process:adc|virtual_clock:vclock|virt_clk ;                                                               ;
+------------+-----------------+-----------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                     ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -2.972 ; -300.474      ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; -1.035 ; -21.834       ;
+-----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                     ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; CLOCK_50                                      ; 0.298 ; 0.000         ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.300 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -0.413 ; -5.186            ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.831 ; 0.000             ;
+----------+-------+-------------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                       ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -3.000 ; -172.000      ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; -1.000 ; -38.000       ;
+-----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.972 ; mcp4725_dac:dac|wait_cnt[26]                                    ; mcp4725_dac:dac|ena                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 3.920      ;
; -2.967 ; mcp4725_dac:dac|wait_cnt[27]                                    ; mcp4725_dac:dac|ena                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 3.915      ;
; -2.860 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.798      ;
; -2.860 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.798      ;
; -2.860 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.798      ;
; -2.860 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.798      ;
; -2.860 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.798      ;
; -2.860 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.798      ;
; -2.860 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.798      ;
; -2.860 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.798      ;
; -2.860 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.798      ;
; -2.860 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.798      ;
; -2.860 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.798      ;
; -2.856 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.794      ;
; -2.856 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.794      ;
; -2.856 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.794      ;
; -2.856 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.794      ;
; -2.856 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.794      ;
; -2.856 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.794      ;
; -2.856 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.794      ;
; -2.856 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.794      ;
; -2.856 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.794      ;
; -2.856 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.794      ;
; -2.856 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.794      ;
; -2.834 ; mcp4725_dac:dac|wait_cnt[25]                                    ; mcp4725_dac:dac|ena                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 3.782      ;
; -2.824 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.774      ;
; -2.824 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.774      ;
; -2.824 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.774      ;
; -2.824 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.774      ;
; -2.824 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.774      ;
; -2.824 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.774      ;
; -2.824 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.774      ;
; -2.824 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.774      ;
; -2.824 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.774      ;
; -2.824 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.774      ;
; -2.824 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[24] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.774      ;
; -2.819 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 3.443      ;
; -2.819 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 3.443      ;
; -2.819 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 3.443      ;
; -2.819 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 3.443      ;
; -2.819 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 3.443      ;
; -2.819 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 3.443      ;
; -2.819 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 3.443      ;
; -2.819 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 3.443      ;
; -2.819 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 3.443      ;
; -2.819 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 3.443      ;
; -2.819 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 3.443      ;
; -2.809 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.747      ;
; -2.809 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.747      ;
; -2.809 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.747      ;
; -2.809 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.747      ;
; -2.809 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.747      ;
; -2.809 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.747      ;
; -2.809 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.747      ;
; -2.809 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.747      ;
; -2.809 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.747      ;
; -2.809 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.747      ;
; -2.809 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.747      ;
; -2.808 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 3.418      ;
; -2.808 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 3.418      ;
; -2.808 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 3.418      ;
; -2.808 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 3.418      ;
; -2.808 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 3.418      ;
; -2.808 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 3.418      ;
; -2.808 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 3.418      ;
; -2.808 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 3.418      ;
; -2.808 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 3.418      ;
; -2.808 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 3.418      ;
; -2.808 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.385     ; 3.418      ;
; -2.794 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.744      ;
; -2.794 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.744      ;
; -2.794 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.744      ;
; -2.794 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.744      ;
; -2.794 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.744      ;
; -2.794 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.744      ;
; -2.794 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.744      ;
; -2.794 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.744      ;
; -2.794 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.744      ;
; -2.794 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.744      ;
; -2.794 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.744      ;
; -2.789 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.739      ;
; -2.789 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.739      ;
; -2.789 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.739      ;
; -2.789 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.739      ;
; -2.789 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.739      ;
; -2.789 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.739      ;
; -2.789 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.739      ;
; -2.789 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.739      ;
; -2.789 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.739      ;
; -2.789 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.739      ;
; -2.789 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 3.739      ;
; -2.784 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[22] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 3.408      ;
; -2.784 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[22] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 3.408      ;
; -2.784 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[22] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 3.408      ;
; -2.784 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[22] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 3.408      ;
; -2.784 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[22] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 3.408      ;
; -2.784 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[22] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 3.408      ;
; -2.784 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[22] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 3.408      ;
; -2.784 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[22] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 3.408      ;
; -2.784 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[22] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.371     ; 3.408      ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'adc_process:adc|virtual_clock:vclock|virt_clk'                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.035 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.349     ; 1.681      ;
; -1.007 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.352     ; 1.650      ;
; -0.999 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.349     ; 1.645      ;
; -0.999 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.349     ; 1.645      ;
; -0.999 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.349     ; 1.645      ;
; -0.999 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.349     ; 1.645      ;
; -0.999 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.349     ; 1.645      ;
; -0.999 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.349     ; 1.645      ;
; -0.999 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.349     ; 1.645      ;
; -0.999 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.349     ; 1.645      ;
; -0.999 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.349     ; 1.645      ;
; -0.999 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.349     ; 1.645      ;
; -0.967 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.907      ;
; -0.946 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.886      ;
; -0.913 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.230      ; 2.138      ;
; -0.911 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.230      ; 2.136      ;
; -0.905 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.845      ;
; -0.900 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.840      ;
; -0.884 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.230      ; 2.109      ;
; -0.875 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.230      ; 2.100      ;
; -0.873 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.813      ;
; -0.866 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.349     ; 1.512      ;
; -0.852 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.792      ;
; -0.821 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.230      ; 2.046      ;
; -0.819 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.230      ; 2.044      ;
; -0.801 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.741      ;
; -0.791 ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.731      ;
; -0.790 ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.730      ;
; -0.780 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.720      ;
; -0.777 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.067     ; 1.705      ;
; -0.775 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.067     ; 1.703      ;
; -0.749 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.230      ; 1.974      ;
; -0.747 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.230      ; 1.972      ;
; -0.717 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.657      ;
; -0.700 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.640      ;
; -0.696 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.636      ;
; -0.695 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.635      ;
; -0.694 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.634      ;
; -0.682 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.622      ;
; -0.674 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.614      ;
; -0.669 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.609      ;
; -0.667 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.352     ; 1.310      ;
; -0.667 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.352     ; 1.310      ;
; -0.667 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.352     ; 1.310      ;
; -0.652 ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.592      ;
; -0.648 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.588      ;
; -0.641 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.230      ; 1.866      ;
; -0.640 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.580      ;
; -0.639 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.230      ; 1.864      ;
; -0.635 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.575      ;
; -0.633 ; adc_process:adc|adc_run                               ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.573      ;
; -0.630 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.067     ; 1.558      ;
; -0.629 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.569      ;
; -0.628 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.230      ; 1.853      ;
; -0.626 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.566      ;
; -0.626 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.566      ;
; -0.624 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.564      ;
; -0.616 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.556      ;
; -0.615 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.230      ; 1.840      ;
; -0.613 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.230      ; 1.838      ;
; -0.600 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.540      ;
; -0.599 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.539      ;
; -0.596 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.536      ;
; -0.596 ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.536      ;
; -0.595 ; adc_process:adc|sleep[3]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.535      ;
; -0.594 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.534      ;
; -0.590 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.230      ; 1.815      ;
; -0.583 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.523      ;
; -0.583 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.523      ;
; -0.582 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.522      ;
; -0.578 ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.518      ;
; -0.573 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.513      ;
; -0.554 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.494      ;
; -0.540 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.480      ;
; -0.538 ; adc_process:adc|sleep[3]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.478      ;
; -0.536 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.476      ;
; -0.535 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.475      ;
; -0.534 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.230      ; 1.759      ;
; -0.529 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.469      ;
; -0.517 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.457      ;
; -0.511 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.451      ;
; -0.504 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.352     ; 1.147      ;
; -0.504 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.352     ; 1.147      ;
; -0.504 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.352     ; 1.147      ;
; -0.502 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.352     ; 1.145      ;
; -0.502 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.352     ; 1.145      ;
; -0.502 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.352     ; 1.145      ;
; -0.502 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.352     ; 1.145      ;
; -0.500 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.440      ;
; -0.500 ; adc_process:adc|sleep[6]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.440      ;
; -0.499 ; adc_process:adc|sleep[8]                              ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.439      ;
; -0.498 ; adc_process:adc|sleep[5]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.438      ;
; -0.496 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.436      ;
; -0.496 ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.436      ;
; -0.495 ; adc_process:adc|sleep[3]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.435      ;
; -0.494 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.434      ;
; -0.486 ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.426      ;
; -0.484 ; adc_process:adc|sleep[3]                              ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.424      ;
; -0.482 ; adc_process:adc|sleep[6]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.422      ;
; -0.482 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.055     ; 1.422      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.298 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|assert_data    ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|assert_data    ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|sclk           ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|sclk           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.311 ; mcp4725_dac:dac|data_wr[7]                                           ; mcp4725_dac:dac|data_wr[7]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mcp4725_dac:dac|data_wr[4]                                           ; mcp4725_dac:dac|data_wr[4]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mcp4725_dac:dac|data_wr[5]                                           ; mcp4725_dac:dac|data_wr[5]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mcp4725_dac:dac|data_wr[6]                                           ; mcp4725_dac:dac|data_wr[6]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mcp4725_dac:dac|state.ST_WR_2                                        ; mcp4725_dac:dac|state.ST_WR_2                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                 ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                   ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.339 ; adc_process:adc|virtual_clock:vclock|virt_clk                        ; adc_process:adc|virtual_clock:vclock|virt_clk                        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 1.949      ; 2.642      ;
; 0.347 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.559      ;
; 0.355 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|busy                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.554      ;
; 0.357 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11]  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.557      ;
; 0.361 ; mcp4725_dac:dac|state.ST_START                                       ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.561      ;
; 0.364 ; mcp4725_dac:dac|busy_prev[0]                                         ; mcp4725_dac:dac|busy_prev[1]                                         ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.564      ;
; 0.364 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.563      ;
; 0.372 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.572      ;
; 0.374 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.573      ;
; 0.374 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[4]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.574      ;
; 0.376 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.575      ;
; 0.436 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.635      ;
; 0.438 ; mcp4725_dac:dac|state.ST_IDLE                                        ; mcp4725_dac:dac|state.ST_START                                       ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.638      ;
; 0.455 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.654      ;
; 0.470 ; adc_process:adc|DATA_RECEIVE[8]                                      ; mcp4725_dac:dac|data_buffer[8]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 0.665      ;
; 0.470 ; adc_process:adc|DATA_RECEIVE[3]                                      ; mcp4725_dac:dac|data_buffer[3]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 0.665      ;
; 0.470 ; adc_process:adc|DATA_RECEIVE[10]                                     ; mcp4725_dac:dac|data_buffer[10]                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.020      ; 0.664      ;
; 0.470 ; adc_process:adc|DATA_RECEIVE[1]                                      ; mcp4725_dac:dac|data_buffer[1]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.020      ; 0.664      ;
; 0.471 ; adc_process:adc|DATA_RECEIVE[2]                                      ; mcp4725_dac:dac|data_buffer[2]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.020      ; 0.665      ;
; 0.471 ; adc_process:adc|DATA_RECEIVE[4]                                      ; mcp4725_dac:dac|data_buffer[4]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.020      ; 0.665      ;
; 0.472 ; adc_process:adc|DATA_RECEIVE[0]                                      ; mcp4725_dac:dac|data_buffer[0]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 0.667      ;
; 0.472 ; adc_process:adc|DATA_RECEIVE[7]                                      ; mcp4725_dac:dac|data_buffer[7]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.020      ; 0.666      ;
; 0.472 ; adc_process:adc|DATA_RECEIVE[6]                                      ; mcp4725_dac:dac|data_buffer[6]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.020      ; 0.666      ;
; 0.478 ; adc_process:adc|DATA_RECEIVE[11]                                     ; mcp4725_dac:dac|data_buffer[11]                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 0.673      ;
; 0.483 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.682      ;
; 0.484 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.683      ;
; 0.484 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.683      ;
; 0.485 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.684      ;
; 0.485 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk_prev             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.685      ;
; 0.487 ; adc_process:adc|DATA_RECEIVE[9]                                      ; mcp4725_dac:dac|data_buffer[9]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 0.682      ;
; 0.492 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.381      ; 1.017      ;
; 0.501 ; adc_process:adc|DATA_RECEIVE[5]                                      ; mcp4725_dac:dac|data_buffer[5]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.020      ; 0.695      ;
; 0.503 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.715      ;
; 0.503 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.715      ;
; 0.509 ; mcp4725_dac:dac|state.ST_WR_2                                        ; mcp4725_dac:dac|state.ST_STOP                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.709      ;
; 0.516 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.715      ;
; 0.520 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.732      ;
; 0.526 ; mcp4725_dac:dac|state.ST_WR_2                                        ; mcp4725_dac:dac|state.ST_IDLE                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.726      ;
; 0.531 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.068      ; 0.743      ;
; 0.536 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.735      ;
; 0.553 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|state.ST_WR_2                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.753      ;
; 0.555 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.755      ;
; 0.557 ; mcp4725_dac:dac|state.ST_START                                       ; mcp4725_dac:dac|ena                                                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.757      ;
; 0.558 ; mcp4725_dac:dac|busy_prev[0]                                         ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.758      ;
; 0.571 ; mcp4725_dac:dac|busy_prev[1]                                         ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.771      ;
; 0.574 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[5]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.774      ;
; 0.579 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.778      ;
; 0.587 ; mcp4725_dac:dac|state.ST_STOP                                        ; mcp4725_dac:dac|state.ST_IDLE                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.056      ; 0.787      ;
; 0.627 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.826      ;
; 0.627 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.826      ;
; 0.638 ; mcp4725_dac:dac|data_buffer[6]                                       ; mcp4725_dac:dac|data_wr[6]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.078      ; 0.860      ;
; 0.652 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.851      ;
; 0.656 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.855      ;
; 0.657 ; mcp4725_dac:dac|data_buffer[0]                                       ; mcp4725_dac:dac|data_wr[0]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.856      ;
; 0.657 ; mcp4725_dac:dac|data_buffer[3]                                       ; mcp4725_dac:dac|data_wr[3]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.856      ;
; 0.663 ; mcp4725_dac:dac|data_buffer[8]                                       ; mcp4725_dac:dac|data_wr[0]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.862      ;
; 0.664 ; mcp4725_dac:dac|data_buffer[5]                                       ; mcp4725_dac:dac|data_wr[5]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.078      ; 0.886      ;
; 0.682 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.881      ;
; 0.685 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.884      ;
; 0.685 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.884      ;
; 0.688 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.887      ;
; 0.693 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; -0.282     ; 0.555      ;
; 0.698 ; mcp4725_dac:dac|data_buffer[4]                                       ; mcp4725_dac:dac|data_wr[4]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.078      ; 0.920      ;
; 0.698 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.897      ;
; 0.699 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[5]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.898      ;
; 0.702 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[3]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.901      ;
; 0.703 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|data_wr[1]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.057      ; 0.904      ;
; 0.704 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[5]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.903      ;
; 0.706 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|data_wr[2]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.057      ; 0.907      ;
; 0.707 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.055      ; 0.906      ;
; 0.707 ; adc_process:adc|de0nano_adc:adc|enable                               ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|assert_data    ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.359      ; 1.240      ;
; 0.713 ; mcp4725_dac:dac|ena                                                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.058      ; 0.915      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'adc_process:adc|virtual_clock:vclock|virt_clk'                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                               ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.300 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.067      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|init_delay[2]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[0]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.519      ;
; 0.335 ; adc_process:adc|sleep[10]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.534      ;
; 0.339 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|DATA_RECEIVE[4]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.150      ; 0.663      ;
; 0.340 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|DATA_RECEIVE[10]                      ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.150      ; 0.664      ;
; 0.342 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|DATA_RECEIVE[7]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.150      ; 0.666      ;
; 0.348 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.547      ;
; 0.356 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|DATA_RECEIVE[6]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.150      ; 0.680      ;
; 0.358 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|DATA_RECEIVE[2]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.150      ; 0.682      ;
; 0.444 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|DATA_RECEIVE[1]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.150      ; 0.768      ;
; 0.476 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|DATA_RECEIVE[5]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.150      ; 0.800      ;
; 0.495 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|DATA_RECEIVE[11]                      ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.150      ; 0.819      ;
; 0.501 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; adc_process:adc|sleep[9]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|DATA_RECEIVE[9]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.150      ; 0.830      ;
; 0.506 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.705      ;
; 0.507 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.706      ;
; 0.509 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.708      ;
; 0.510 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.709      ;
; 0.514 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.715      ;
; 0.523 ; adc_process:adc|adc_run                                           ; adc_process:adc|sleep[0]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.722      ;
; 0.533 ; adc_process:adc|sleep[10]                                         ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.732      ;
; 0.554 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.753      ;
; 0.554 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.753      ;
; 0.556 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|DATA_RECEIVE[8]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.159      ; 0.889      ;
; 0.556 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|DATA_RECEIVE[3]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.159      ; 0.889      ;
; 0.565 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|DATA_RECEIVE[0]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.159      ; 0.898      ;
; 0.568 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.352      ; 1.064      ;
; 0.635 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.349      ; 1.128      ;
; 0.652 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.067      ; 0.863      ;
; 0.653 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.852      ;
; 0.660 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.859      ;
; 0.670 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.869      ;
; 0.676 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.349      ; 1.169      ;
; 0.687 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.886      ;
; 0.692 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.352      ; 1.188      ;
; 0.699 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.067      ; 0.910      ;
; 0.711 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.910      ;
; 0.742 ; adc_process:adc|de0nano_adc:adc|reset                             ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.056      ; 0.942      ;
; 0.745 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.944      ;
; 0.747 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.946      ;
; 0.749 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.948      ;
; 0.751 ; adc_process:adc|sleep[9]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.950      ;
; 0.751 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.950      ;
; 0.752 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.951      ;
; 0.753 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.952      ;
; 0.754 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.954      ;
; 0.758 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.957      ;
; 0.759 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.961      ;
; 0.782 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.981      ;
; 0.785 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.984      ;
; 0.791 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 0.990      ;
; 0.813 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.349      ; 1.306      ;
; 0.834 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.033      ;
; 0.836 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.035      ;
; 0.838 ; adc_process:adc|de0nano_adc:adc|init_delay[2]                     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.352      ; 1.334      ;
; 0.838 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.037      ;
; 0.840 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.352      ; 1.336      ;
; 0.841 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.040      ;
; 0.842 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.352      ; 1.338      ;
; 0.843 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.042      ;
; 0.845 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.044      ;
; 0.847 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.046      ;
; 0.848 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.047      ;
; 0.849 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.352      ; 1.345      ;
; 0.849 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.048      ;
; 0.849 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.048      ;
; 0.850 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.049      ;
; 0.851 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.050      ;
; 0.854 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.053      ;
; 0.855 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.352      ; 1.351      ;
; 0.855 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.054      ;
; 0.856 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.352      ; 1.352      ;
; 0.856 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.352      ; 1.352      ;
; 0.856 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.055      ;
; 0.858 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.055      ; 1.057      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                 ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                           ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -0.413 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; 0.168      ; 1.566      ;
; -0.413 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; 0.168      ; 1.566      ;
; -0.338 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|busy        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; 0.191      ; 1.514      ;
; -0.338 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; 0.191      ; 1.514      ;
; -0.307 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.150     ; 1.142      ;
; -0.307 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.150     ; 1.142      ;
; -0.307 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.150     ; 1.142      ;
; -0.307 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.150     ; 1.142      ;
; -0.307 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.150     ; 1.142      ;
; -0.307 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.150     ; 1.142      ;
; -0.307 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.150     ; 1.142      ;
; -0.307 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.150     ; 1.142      ;
; -0.307 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.150     ; 1.142      ;
; -0.307 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.150     ; 1.142      ;
; -0.307 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.150     ; 1.142      ;
; -0.307 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.150     ; 1.142      ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                 ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                           ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.831 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 1.026      ;
; 0.831 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 1.026      ;
; 0.831 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 1.026      ;
; 0.831 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 1.026      ;
; 0.831 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 1.026      ;
; 0.831 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 1.026      ;
; 0.831 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 1.026      ;
; 0.831 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 1.026      ;
; 0.831 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 1.026      ;
; 0.831 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 1.026      ;
; 0.831 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 1.026      ;
; 0.831 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.021      ; 1.026      ;
; 0.851 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|busy        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.377      ; 1.402      ;
; 0.851 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.377      ; 1.402      ;
; 0.916 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.352      ; 1.442      ;
; 0.916 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.352      ; 1.442      ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                     ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -1.512 ; -130.764      ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; -0.297 ; -4.087        ;
+-----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                     ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.061 ; 0.000         ;
; CLOCK_50                                      ; 0.178 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -0.057 ; -0.132            ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.602 ; 0.000             ;
+----------+-------+-------------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                       ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; CLOCK_50                                      ; -3.000 ; -219.313      ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; -1.000 ; -38.000       ;
+-----------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.512 ; mcp4725_dac:dac|wait_cnt[26]                                    ; mcp4725_dac:dac|ena                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.473      ;
; -1.512 ; mcp4725_dac:dac|wait_cnt[27]                                    ; mcp4725_dac:dac|ena                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.473      ;
; -1.427 ; mcp4725_dac:dac|wait_cnt[25]                                    ; mcp4725_dac:dac|ena                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.388      ;
; -1.422 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.374      ;
; -1.422 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.374      ;
; -1.422 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.374      ;
; -1.422 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.374      ;
; -1.422 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.374      ;
; -1.422 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.374      ;
; -1.422 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.374      ;
; -1.422 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.374      ;
; -1.422 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.374      ;
; -1.422 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.374      ;
; -1.422 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[28] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.374      ;
; -1.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.371      ;
; -1.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.371      ;
; -1.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.371      ;
; -1.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.371      ;
; -1.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.371      ;
; -1.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.371      ;
; -1.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.371      ;
; -1.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.371      ;
; -1.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.371      ;
; -1.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.371      ;
; -1.419 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.371      ;
; -1.402 ; mcp4725_dac:dac|wait_cnt[26]                                    ; mcp4725_dac:dac|wait_cnt[19]                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.350      ;
; -1.402 ; mcp4725_dac:dac|wait_cnt[27]                                    ; mcp4725_dac:dac|wait_cnt[19]                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.350      ;
; -1.401 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[29]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.352      ;
; -1.401 ; mcp4725_dac:dac|wait_cnt[26]                                    ; mcp4725_dac:dac|wait_cnt[18]                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.349      ;
; -1.401 ; mcp4725_dac:dac|wait_cnt[27]                                    ; mcp4725_dac:dac|wait_cnt[18]                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.349      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[12] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[13] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.360      ;
; -1.400 ; mcp4725_dac:dac|wait_cnt[26]                                    ; mcp4725_dac:dac|wait_cnt[30]                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.348      ;
; -1.400 ; mcp4725_dac:dac|wait_cnt[27]                                    ; mcp4725_dac:dac|wait_cnt[30]                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.348      ;
; -1.397 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[1]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[30]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.348      ;
; -1.396 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[30]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.347      ;
; -1.396 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[3]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[30]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.347      ;
; -1.395 ; mcp4725_dac:dac|wait_cnt[26]                                    ; mcp4725_dac:dac|wait_cnt[28]                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.343      ;
; -1.395 ; mcp4725_dac:dac|wait_cnt[27]                                    ; mcp4725_dac:dac|wait_cnt[28]                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.343      ;
; -1.391 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.343      ;
; -1.391 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.343      ;
; -1.391 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.343      ;
; -1.391 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.343      ;
; -1.391 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.343      ;
; -1.391 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.343      ;
; -1.391 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.343      ;
; -1.391 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.343      ;
; -1.391 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.343      ;
; -1.391 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.343      ;
; -1.391 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[0]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.343      ;
; -1.379 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.224     ; 2.142      ;
; -1.379 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.224     ; 2.142      ;
; -1.379 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.224     ; 2.142      ;
; -1.379 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.224     ; 2.142      ;
; -1.379 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.224     ; 2.142      ;
; -1.379 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.224     ; 2.142      ;
; -1.379 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.224     ; 2.142      ;
; -1.379 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.224     ; 2.142      ;
; -1.379 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.224     ; 2.142      ;
; -1.379 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.224     ; 2.142      ;
; -1.379 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[15] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.224     ; 2.142      ;
; -1.372 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[31] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.332      ;
; -1.372 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[31] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.332      ;
; -1.372 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[31] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.332      ;
; -1.372 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[31] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.332      ;
; -1.372 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[31] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.332      ;
; -1.372 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[31] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.332      ;
; -1.372 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[31] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.332      ;
; -1.372 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[31] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.332      ;
; -1.372 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[31] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.332      ;
; -1.372 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[31] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.332      ;
; -1.372 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[31] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 2.332      ;
; -1.369 ; mcp4725_dac:dac|wait_cnt[24]                                    ; mcp4725_dac:dac|ena                                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.330      ;
; -1.367 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 2.120      ;
; -1.367 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 2.120      ;
; -1.367 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 2.120      ;
; -1.367 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 2.120      ;
; -1.367 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 2.120      ;
; -1.367 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 2.120      ;
; -1.367 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|count[8]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.234     ; 2.120      ;
+--------+-----------------------------------------------------------------+---------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'adc_process:adc|virtual_clock:vclock|virt_clk'                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.297 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.215     ; 1.069      ;
; -0.264 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.215     ; 1.036      ;
; -0.264 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.215     ; 1.036      ;
; -0.264 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.215     ; 1.036      ;
; -0.264 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.215     ; 1.036      ;
; -0.264 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.215     ; 1.036      ;
; -0.264 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.215     ; 1.036      ;
; -0.264 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.215     ; 1.036      ;
; -0.264 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.215     ; 1.036      ;
; -0.264 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.215     ; 1.036      ;
; -0.264 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.215     ; 1.036      ;
; -0.201 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.217     ; 0.971      ;
; -0.194 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.145      ;
; -0.191 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.142      ;
; -0.190 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.141      ;
; -0.187 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.138      ;
; -0.172 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.138      ; 1.297      ;
; -0.169 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.138      ; 1.294      ;
; -0.166 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.138      ; 1.291      ;
; -0.165 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.116      ;
; -0.163 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.138      ; 1.288      ;
; -0.161 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.112      ;
; -0.159 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.215     ; 0.931      ;
; -0.150 ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.101      ;
; -0.144 ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.095      ;
; -0.143 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.138      ; 1.268      ;
; -0.137 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.138      ; 1.262      ;
; -0.127 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.078      ;
; -0.123 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.074      ;
; -0.105 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.138      ; 1.230      ;
; -0.099 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.138      ; 1.224      ;
; -0.088 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.038      ;
; -0.084 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.034      ;
; -0.079 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.043     ; 1.023      ;
; -0.076 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.043     ; 1.020      ;
; -0.074 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.024      ;
; -0.073 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 1.023      ;
; -0.054 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.005      ;
; -0.052 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.003      ;
; -0.050 ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 1.001      ;
; -0.048 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.999      ;
; -0.041 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.217     ; 0.811      ;
; -0.041 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.217     ; 0.811      ;
; -0.041 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.217     ; 0.811      ;
; -0.039 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.990      ;
; -0.039 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.990      ;
; -0.037 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.987      ;
; -0.037 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.987      ;
; -0.036 ; adc_process:adc|adc_run                               ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.986      ;
; -0.035 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.986      ;
; -0.034 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.985      ;
; -0.030 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.138      ; 1.155      ;
; -0.024 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.138      ; 1.149      ;
; -0.020 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.970      ;
; -0.017 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.138      ; 1.142      ;
; -0.016 ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.966      ;
; -0.015 ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.965      ;
; -0.011 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.138      ; 1.136      ;
; -0.011 ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.961      ;
; -0.009 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.960      ;
; -0.006 ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.956      ;
; -0.005 ; adc_process:adc|sleep[3]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.955      ;
; -0.005 ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.955      ;
; -0.004 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.955      ;
; -0.004 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.955      ;
; -0.004 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.955      ;
; -0.002 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.953      ;
; -0.002 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.953      ;
; -0.001 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.952      ;
; 0.002  ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.043     ; 0.942      ;
; 0.005  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.138      ; 1.120      ;
; 0.008  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.138      ; 1.117      ;
; 0.013  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.938      ;
; 0.028  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.923      ;
; 0.029  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.922      ;
; 0.031  ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.919      ;
; 0.031  ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.919      ;
; 0.032  ; adc_process:adc|sleep[3]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.918      ;
; 0.034  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.138      ; 1.091      ;
; 0.042  ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.909      ;
; 0.048  ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.902      ;
; 0.048  ; adc_process:adc|sleep[6]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.902      ;
; 0.052  ; adc_process:adc|sleep[2]                              ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.898      ;
; 0.052  ; adc_process:adc|sleep[6]                              ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.898      ;
; 0.053  ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.897      ;
; 0.057  ; adc_process:adc|sleep[4]                              ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.893      ;
; 0.062  ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.036     ; 0.889      ;
; 0.062  ; adc_process:adc|sleep[1]                              ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.888      ;
; 0.063  ; adc_process:adc|sleep[5]                              ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.887      ;
; 0.063  ; adc_process:adc|sleep[3]                              ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.887      ;
; 0.063  ; adc_process:adc|sleep[0]                              ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.887      ;
; 0.064  ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; 0.138      ; 1.061      ;
; 0.066  ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.217     ; 0.704      ;
; 0.066  ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.217     ; 0.704      ;
; 0.066  ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.217     ; 0.704      ;
; 0.068  ; adc_process:adc|sleep[8]                              ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.037     ; 0.882      ;
; 0.070  ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.217     ; 0.700      ;
; 0.070  ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.217     ; 0.700      ;
; 0.070  ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.217     ; 0.700      ;
; 0.070  ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 1.000        ; -0.217     ; 0.700      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'adc_process:adc|virtual_clock:vclock|virt_clk'                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                               ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.061 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|DATA_RECEIVE[10]                      ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.204      ; 0.379      ;
; 0.062 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|DATA_RECEIVE[4]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.204      ; 0.380      ;
; 0.063 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|DATA_RECEIVE[7]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.204      ; 0.381      ;
; 0.070 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|DATA_RECEIVE[2]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.204      ; 0.388      ;
; 0.071 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|DATA_RECEIVE[6]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.204      ; 0.389      ;
; 0.124 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|DATA_RECEIVE[1]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.204      ; 0.442      ;
; 0.137 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|DATA_RECEIVE[5]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.204      ; 0.455      ;
; 0.149 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|DATA_RECEIVE[11]                      ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.204      ; 0.467      ;
; 0.163 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|DATA_RECEIVE[9]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.204      ; 0.481      ;
; 0.180 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0                ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0             ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.043      ; 0.307      ;
; 0.184 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|DATA_RECEIVE[8]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.210      ; 0.508      ;
; 0.185 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|DATA_RECEIVE[3]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.210      ; 0.509      ;
; 0.186 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[0]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_process:adc|de0nano_adc:adc|init_delay[2]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|DATA_RECEIVE[0]                       ; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.210      ; 0.516      ;
; 0.194 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[0]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; adc_process:adc|sleep[10]                                         ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.317      ;
; 0.206 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[4]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.326      ;
; 0.293 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.413      ;
; 0.295 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; adc_process:adc|sleep[9]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.421      ;
; 0.305 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[1]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.427      ;
; 0.309 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[1]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; adc_process:adc|adc_run                                           ; adc_process:adc|sleep[0]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.431      ;
; 0.313 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|init_delay[2]         ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.433      ;
; 0.321 ; adc_process:adc|sleep[10]                                         ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.442      ;
; 0.336 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.456      ;
; 0.339 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.459      ;
; 0.351 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.217      ; 0.652      ;
; 0.367 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.215      ; 0.666      ;
; 0.377 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.043      ; 0.504      ;
; 0.378 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.498      ;
; 0.383 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[1]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[3]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.503      ;
; 0.386 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|enable                ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.506      ;
; 0.393 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.513      ;
; 0.395 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.215      ; 0.694      ;
; 0.397 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.217      ; 0.698      ;
; 0.410 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0                  ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.043      ; 0.537      ;
; 0.413 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.036      ; 0.533      ;
; 0.432 ; adc_process:adc|de0nano_adc:adc|reset                             ; adc_process:adc|de0nano_adc:adc|reset                 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.553      ;
; 0.446 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.568      ;
; 0.455 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.576      ;
; 0.457 ; adc_process:adc|sleep[9]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[2]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.579      ;
; 0.460 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[3]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.582      ;
; 0.471 ; adc_process:adc|adc_run                                           ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.215      ; 0.770      ;
; 0.472 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.593      ;
; 0.474 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.595      ;
; 0.476 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.217      ; 0.777      ;
; 0.479 ; adc_process:adc|de0nano_adc:adc|init_delay[1]                     ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.217      ; 0.780      ;
; 0.482 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[2]                 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.217      ; 0.783      ;
; 0.490 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|adc_run                               ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.611      ;
; 0.490 ; adc_process:adc|de0nano_adc:adc|init_delay[2]                     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.217      ; 0.791      ;
; 0.504 ; adc_process:adc|de0nano_adc:adc|init_delay[0]                     ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.217      ; 0.805      ;
; 0.509 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.630      ;
; 0.510 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.631      ;
; 0.510 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.631      ;
; 0.512 ; adc_process:adc|sleep[4]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; adc_process:adc|sleep[2]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; adc_process:adc|sleep[6]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.634      ;
; 0.515 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[5]                 ; adc_process:adc|de0nano_adc:adc|state.ready~reg0      ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.217      ; 0.816      ;
; 0.518 ; adc_process:adc|sleep[8]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.639      ;
; 0.521 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|state.initialize~reg0 ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.217      ; 0.822      ;
; 0.523 ; adc_process:adc|de0nano_adc:adc|spi_comm_delay[0]                 ; adc_process:adc|de0nano_adc:adc|state.execute~reg0    ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.217      ; 0.824      ;
; 0.523 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[6]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[8]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; adc_process:adc|sleep[7]                                          ; adc_process:adc|sleep[10]                             ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; adc_process:adc|sleep[0]                                          ; adc_process:adc|sleep[4]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.645      ;
; 0.526 ; adc_process:adc|sleep[3]                                          ; adc_process:adc|sleep[7]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; adc_process:adc|sleep[1]                                          ; adc_process:adc|sleep[5]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; adc_process:adc|sleep[5]                                          ; adc_process:adc|sleep[9]                              ; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 0.000        ; 0.037      ; 0.647      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.178 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|sclk           ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|sclk           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|assert_data    ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|assert_data    ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; adc_process:adc|virtual_clock:vclock|virt_clk                        ; adc_process:adc|virtual_clock:vclock|virt_clk                        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 1.163      ; 1.561      ;
; 0.186 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|state.ST_WR_2                                        ; mcp4725_dac:dac|state.ST_WR_2                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|ack_error                 ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                   ; mcp4725_dac:dac|i2c_master:i2c_master_inst|stretch                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|data_wr[7]                                           ; mcp4725_dac:dac|data_wr[7]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|data_wr[4]                                           ; mcp4725_dac:dac|data_wr[4]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|data_wr[5]                                           ; mcp4725_dac:dac|data_wr[5]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; mcp4725_dac:dac|data_wr[6]                                           ; mcp4725_dac:dac|data_wr[6]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.205 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[3]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[4] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.044      ; 0.333      ;
; 0.206 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[11]  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[6]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[2]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.327      ;
; 0.208 ; mcp4725_dac:dac|state.ST_START                                       ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.330      ;
; 0.212 ; mcp4725_dac:dac|busy_prev[0]                                         ; mcp4725_dac:dac|busy_prev[1]                                         ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.333      ;
; 0.213 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|busy                      ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.334      ;
; 0.216 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.command             ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.337      ;
; 0.220 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.341      ;
; 0.225 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.346      ;
; 0.228 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[4]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.349      ;
; 0.263 ; mcp4725_dac:dac|state.ST_IDLE                                        ; mcp4725_dac:dac|state.ST_START                                       ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.384      ;
; 0.267 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.wr                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.388      ;
; 0.277 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[4]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[5]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[9]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[10]  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[7]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[8]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.400      ;
; 0.285 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|data_clk_prev             ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.406      ;
; 0.292 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_ratio[0]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.234      ; 0.610      ;
; 0.294 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.415      ;
; 0.300 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[2] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.044      ; 0.428      ;
; 0.300 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[1] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.044      ; 0.428      ;
; 0.305 ; mcp4725_dac:dac|state.ST_WR_2                                        ; mcp4725_dac:dac|state.ST_STOP                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.426      ;
; 0.312 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[3] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.044      ; 0.440      ;
; 0.316 ; mcp4725_dac:dac|state.ST_WR_2                                        ; mcp4725_dac:dac|state.ST_IDLE                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.437      ;
; 0.320 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|clk_toggles[0] ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.044      ; 0.448      ;
; 0.321 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.442      ;
; 0.330 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|state.ST_WR_2                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.451      ;
; 0.333 ; mcp4725_dac:dac|state.ST_START                                       ; mcp4725_dac:dac|ena                                                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.454      ;
; 0.335 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[1]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[2]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.456      ;
; 0.337 ; mcp4725_dac:dac|busy_prev[0]                                         ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.458      ;
; 0.341 ; mcp4725_dac:dac|state.ST_STOP                                        ; mcp4725_dac:dac|state.ST_IDLE                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.462      ;
; 0.344 ; mcp4725_dac:dac|busy_prev[1]                                         ; mcp4725_dac:dac|state.ST_WR_1                                        ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.465      ;
; 0.346 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[0]                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|count[5]                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.467      ;
; 0.350 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.stop                ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.471      ;
; 0.358 ; adc_process:adc|DATA_RECEIVE[11]                                     ; mcp4725_dac:dac|data_buffer[11]                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.090     ; 0.382      ;
; 0.359 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.479      ;
; 0.362 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.483      ;
; 0.363 ; adc_process:adc|DATA_RECEIVE[3]                                      ; mcp4725_dac:dac|data_buffer[3]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.090     ; 0.387      ;
; 0.363 ; adc_process:adc|DATA_RECEIVE[2]                                      ; mcp4725_dac:dac|data_buffer[2]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.090     ; 0.387      ;
; 0.363 ; adc_process:adc|DATA_RECEIVE[10]                                     ; mcp4725_dac:dac|data_buffer[10]                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.090     ; 0.387      ;
; 0.363 ; adc_process:adc|DATA_RECEIVE[1]                                      ; mcp4725_dac:dac|data_buffer[1]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.090     ; 0.387      ;
; 0.363 ; adc_process:adc|DATA_RECEIVE[4]                                      ; mcp4725_dac:dac|data_buffer[4]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.090     ; 0.387      ;
; 0.364 ; adc_process:adc|DATA_RECEIVE[9]                                      ; mcp4725_dac:dac|data_buffer[9]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.090     ; 0.388      ;
; 0.364 ; adc_process:adc|DATA_RECEIVE[7]                                      ; mcp4725_dac:dac|data_buffer[7]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.090     ; 0.388      ;
; 0.364 ; adc_process:adc|DATA_RECEIVE[6]                                      ; mcp4725_dac:dac|data_buffer[6]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.090     ; 0.388      ;
; 0.365 ; mcp4725_dac:dac|data_buffer[6]                                       ; mcp4725_dac:dac|data_wr[6]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.052      ; 0.501      ;
; 0.365 ; adc_process:adc|DATA_RECEIVE[8]                                      ; mcp4725_dac:dac|data_buffer[8]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.090     ; 0.389      ;
; 0.366 ; adc_process:adc|DATA_RECEIVE[0]                                      ; mcp4725_dac:dac|data_buffer[0]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.090     ; 0.390      ;
; 0.376 ; mcp4725_dac:dac|data_buffer[5]                                       ; mcp4725_dac:dac|data_wr[5]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.052      ; 0.512      ;
; 0.376 ; mcp4725_dac:dac|data_buffer[0]                                       ; mcp4725_dac:dac|data_wr[0]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.497      ;
; 0.376 ; mcp4725_dac:dac|data_buffer[3]                                       ; mcp4725_dac:dac|data_wr[3]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.497      ;
; 0.380 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[2]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.501      ;
; 0.383 ; mcp4725_dac:dac|data_buffer[8]                                       ; mcp4725_dac:dac|data_wr[0]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.504      ;
; 0.389 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[2]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.510      ;
; 0.390 ; adc_process:adc|DATA_RECEIVE[5]                                      ; mcp4725_dac:dac|data_buffer[5]                                       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.090     ; 0.414      ;
; 0.392 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.rd                  ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.038      ; 0.514      ;
; 0.399 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|data_wr[1]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.520      ;
; 0.399 ; mcp4725_dac:dac|ena                                                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.039      ; 0.522      ;
; 0.402 ; mcp4725_dac:dac|ena                                                  ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.ready               ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.039      ; 0.525      ;
; 0.402 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack1            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.522      ;
; 0.403 ; mcp4725_dac:dac|state.ST_WR_1                                        ; mcp4725_dac:dac|data_wr[2]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.524      ;
; 0.403 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.start               ; mcp4725_dac:dac|i2c_master:i2c_master_inst|scl_ena                   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.524      ;
; 0.404 ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[0]   ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_buffer[1]   ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; -0.163     ; 0.325      ;
; 0.404 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.slv_ack2            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.524      ;
; 0.405 ; mcp4725_dac:dac|data_buffer[4]                                       ; mcp4725_dac:dac|data_wr[4]                                           ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.052      ; 0.541      ;
; 0.405 ; mcp4725_dac:dac|i2c_master:i2c_master_inst|bit_cnt[0]                ; mcp4725_dac:dac|i2c_master:i2c_master_inst|state.mstr_ack            ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.036      ; 0.525      ;
; 0.409 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[5]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.530      ;
; 0.409 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[3]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.530      ;
; 0.413 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[0]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[1]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.534      ;
; 0.414 ; adc_process:adc|virtual_clock:vclock|vclk_cnt[4]                     ; adc_process:adc|virtual_clock:vclock|vclk_cnt[5]                     ; CLOCK_50                                      ; CLOCK_50    ; 0.000        ; 0.037      ; 0.535      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                 ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                           ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -0.057 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.014     ; 1.020      ;
; -0.057 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.014     ; 1.020      ;
; -0.009 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|busy        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.003     ; 0.983      ;
; -0.009 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.003     ; 0.983      ;
; 0.051  ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.204     ; 0.722      ;
; 0.051  ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.204     ; 0.722      ;
; 0.051  ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.204     ; 0.722      ;
; 0.051  ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.204     ; 0.722      ;
; 0.051  ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.204     ; 0.722      ;
; 0.051  ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.204     ; 0.722      ;
; 0.051  ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.204     ; 0.722      ;
; 0.051  ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.204     ; 0.722      ;
; 0.051  ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.204     ; 0.722      ;
; 0.051  ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.204     ; 0.722      ;
; 0.051  ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.204     ; 0.722      ;
; 0.051  ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 1.000        ; -0.204     ; 0.722      ;
+--------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                 ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                           ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.602 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[8]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.091     ; 0.625      ;
; 0.602 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[0]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.091     ; 0.625      ;
; 0.602 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[3]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.091     ; 0.625      ;
; 0.602 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[11] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.091     ; 0.625      ;
; 0.602 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[2]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.091     ; 0.625      ;
; 0.602 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[10] ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.091     ; 0.625      ;
; 0.602 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[1]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.091     ; 0.625      ;
; 0.602 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[9]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.091     ; 0.625      ;
; 0.602 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[7]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.091     ; 0.625      ;
; 0.602 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[4]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.091     ; 0.625      ;
; 0.602 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[5]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.091     ; 0.625      ;
; 0.602 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|rx_data[6]  ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; -0.091     ; 0.625      ;
; 0.611 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|busy        ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.119      ; 0.844      ;
; 0.611 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|state       ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.119      ; 0.844      ;
; 0.650 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|mosi~en     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.108      ; 0.872      ;
; 0.650 ; adc_process:adc|de0nano_adc:adc|reset ; adc_process:adc|de0nano_adc:adc|spi_master:spi_driver|ss_n[0]     ; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50    ; 0.000        ; 0.108      ; 0.872      ;
+-------+---------------------------------------+-------------------------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.607 ns




+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                          ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                               ; -3.358   ; 0.061 ; -0.582   ; 0.602   ; -3.000              ;
;  CLOCK_50                                      ; -3.358   ; 0.178 ; -0.582   ; 0.602   ; -3.000              ;
;  adc_process:adc|virtual_clock:vclock|virt_clk ; -1.288   ; 0.061 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                ; -380.022 ; 0.0   ; -7.914   ; 0.0     ; -257.313            ;
;  CLOCK_50                                      ; -352.334 ; 0.000 ; -7.914   ; 0.000   ; -219.313            ;
;  adc_process:adc|virtual_clock:vclock|virt_clk ; -27.688  ; 0.000 ; N/A      ; N/A     ; -38.000             ;
+------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCL           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDA                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SCL                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RST                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDA           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SCL           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDA           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SCL           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_SADDR     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ADC_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDA           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SCL           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                           ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 258      ; 0        ; 0        ; 0        ;
; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 12       ; 0        ; 0        ; 0        ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50                                      ; 107      ; 1        ; 0        ; 0        ;
; CLOCK_50                                      ; CLOCK_50                                      ; 5285     ; 0        ; 0        ; 0        ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                            ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                                    ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; 258      ; 0        ; 0        ; 0        ;
; CLOCK_50                                      ; adc_process:adc|virtual_clock:vclock|virt_clk ; 12       ; 0        ; 0        ; 0        ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50                                      ; 107      ; 1        ; 0        ; 0        ;
; CLOCK_50                                      ; CLOCK_50                                      ; 5285     ; 0        ; 0        ; 0        ;
+-----------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                   ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                    ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50 ; 16       ; 0        ; 0        ; 0        ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                    ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                    ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
; adc_process:adc|virtual_clock:vclock|virt_clk ; CLOCK_50 ; 16       ; 0        ; 0        ; 0        ;
+-----------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 105   ; 105  ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                               ;
+-----------------------------------------------+-----------------------------------------------+------+-------------+
; Target                                        ; Clock                                         ; Type ; Status      ;
+-----------------------------------------------+-----------------------------------------------+------+-------------+
; CLOCK_50                                      ; CLOCK_50                                      ; Base ; Constrained ;
; adc_process:adc|virtual_clock:vclock|virt_clk ; adc_process:adc|virtual_clock:vclock|virt_clk ; Base ; Constrained ;
+-----------------------------------------------+-----------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ADC_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADC_CS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ADC_SDAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; ADC_CS_N    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SADDR   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Oct 28 17:24:19 2024
Info: Command: quartus_sta de0_nano -c de0_nano
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'de0_nano.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name adc_process:adc|virtual_clock:vclock|virt_clk adc_process:adc|virtual_clock:vclock|virt_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.358            -352.334 CLOCK_50 
    Info (332119):    -1.288             -27.688 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332146): Worst-case hold slack is 0.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.343               0.000 CLOCK_50 
    Info (332119):     0.343               0.000 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332146): Worst-case recovery slack is -0.582
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.582              -7.914 CLOCK_50 
Info (332146): Worst-case removal slack is 0.941
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.941               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -172.000 CLOCK_50 
    Info (332119):    -1.000             -38.000 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.972
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.972            -300.474 CLOCK_50 
    Info (332119):    -1.035             -21.834 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 CLOCK_50 
    Info (332119):     0.300               0.000 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332146): Worst-case recovery slack is -0.413
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.413              -5.186 CLOCK_50 
Info (332146): Worst-case removal slack is 0.831
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.831               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -172.000 CLOCK_50 
    Info (332119):    -1.000             -38.000 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.512
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.512            -130.764 CLOCK_50 
    Info (332119):    -0.297              -4.087 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332146): Worst-case hold slack is 0.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.061               0.000 adc_process:adc|virtual_clock:vclock|virt_clk 
    Info (332119):     0.178               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.057              -0.132 CLOCK_50 
Info (332146): Worst-case removal slack is 0.602
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.602               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -219.313 CLOCK_50 
    Info (332119):    -1.000             -38.000 adc_process:adc|virtual_clock:vclock|virt_clk 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.607 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4938 megabytes
    Info: Processing ended: Mon Oct 28 17:24:20 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


