Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 973b187326964de684fc9e761b72d546 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AUDIO_FX_TOP_behav xil_defaultlib.AUDIO_FX_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port freq_input [C:/Users/Jason/Documents/MyWork/EE2020_Project_Template.xpr/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:36]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 27 for port freq [C:/Users/Jason/Documents/MyWork/EE2020_Project_Template.xpr/audio_effects/audio_effects.srcs/sources_1/new/clock.v:30]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port freq_input [C:/Users/Jason/Documents/MyWork/EE2020_Project_Template.xpr/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.freq_to_m
Compiling module xil_defaultlib.general_clock
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.SPI
Compiling architecture da2 of entity xil_defaultlib.DA2RefComp [da2refcomp_default]
Compiling module xil_defaultlib.AUDIO_FX_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot AUDIO_FX_TOP_behav
