Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4c4556c4c4fe469dbdddf48d62100cc6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture async of entity xil_defaultlib.flopr [\flopr(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=5)\]
Compiling architecture rtl of entity xil_defaultlib.MUX2X1 [\MUX2X1(width=32)\]
Compiling architecture rtl of entity xil_defaultlib.reg_file [reg_file_default]
Compiling architecture rtl of entity xil_defaultlib.alu [alu_default]
Compiling architecture rtl of entity xil_defaultlib.adder [adder_default]
Compiling architecture rtl of entity xil_defaultlib.sign_extend [sign_extend_default]
Compiling architecture structural of entity xil_defaultlib.mips [mips_default]
Compiling architecture rtl of entity xil_defaultlib.imem [imem_default]
Compiling architecture rtl of entity xil_defaultlib.dmem [dmem_default]
Compiling architecture struct of entity xil_defaultlib.top_module [top_module_default]
Compiling architecture test of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
