m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FPGA-selfLearning/full_adder/quartus_prj/simulation/modelsim
vfull_adder
Z1 !s110 1625454125
!i10b 1
!s100 gH_K6aC;8YbG@b>2oFgmN0
IU^PT]70d@1nVXhefQ9Q`l0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1625452954
8D:/FPGA-selfLearning/full_adder/rtl/full_adder.v
FD:/FPGA-selfLearning/full_adder/rtl/full_adder.v
L0 1
Z3 OV;L;10.4b;61
r1
!s85 0
31
Z4 !s108 1625454125.000000
!s107 D:/FPGA-selfLearning/full_adder/rtl/full_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA-selfLearning/full_adder/rtl|D:/FPGA-selfLearning/full_adder/rtl/full_adder.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+D:/FPGA-selfLearning/full_adder/rtl
vhalf_adder
R1
!i10b 1
!s100 BB`?ZAiZ59WDM2;JV5e]A0
IKbL`_YoVnR?1:iTd;EB@_1
R2
R0
w1625448784
8D:/FPGA-selfLearning/full_adder/rtl/half_adder.v
FD:/FPGA-selfLearning/full_adder/rtl/half_adder.v
L0 1
R3
r1
!s85 0
31
!s108 1625454124.000000
!s107 D:/FPGA-selfLearning/full_adder/rtl/half_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA-selfLearning/full_adder/rtl|D:/FPGA-selfLearning/full_adder/rtl/half_adder.v|
!i113 1
R5
R6
vtb_full_adder
R1
!i10b 1
!s100 O5=VbHEE6[OB@LLoA2ZR[2
IZ>Y8Z>zVF3B38nEAM_azK1
R2
R0
w1625454113
8D:/FPGA-selfLearning/full_adder/quartus_prj/../sim/tb_full_adder.v
FD:/FPGA-selfLearning/full_adder/quartus_prj/../sim/tb_full_adder.v
L0 2
R3
r1
!s85 0
31
R4
!s107 D:/FPGA-selfLearning/full_adder/quartus_prj/../sim/tb_full_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA-selfLearning/full_adder/quartus_prj/../sim|D:/FPGA-selfLearning/full_adder/quartus_prj/../sim/tb_full_adder.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+D:/FPGA-selfLearning/full_adder/quartus_prj/../sim
