{
  "design": {
    "design_info": {
      "boundary_crc": "0xCC6CFA535221FB6E",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../vivado_step4_team4.gen/sources_1/bd/fpga",
      "name": "fpga",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "proc_sys_reset_0": "",
      "smartconnect_0": "",
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_1": "",
      "axi_bram_ctrl_2": "",
      "axi_bram_ctrl_3": "",
      "SP_bram": "",
      "A_bram": "",
      "W_bram": "",
      "O_bram": "",
      "xlconstant_0": "",
      "mat_mul_system_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "fpga_processing_system7_0_0",
        "xci_path": "ip/fpga_processing_system7_0_0/fpga_processing_system7_0_0.xci",
        "inst_hier_path": "processing_system7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "1.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_CLK0_FREQ": {
            "value": "1000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "1"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          }
        },
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "arm > fpga axi_bram_ctrl_0 fpga axi_bram_ctrl_1 fpga axi_bram_ctrl_2 fpga axi_bram_ctrl_3",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "fpga_proc_sys_reset_0_0",
        "xci_path": "ip/fpga_proc_sys_reset_0_0/fpga_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "fpga_smartconnect_0_0",
        "xci_path": "ip/fpga_smartconnect_0_0/fpga_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "16"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "16"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "16"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "16"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "fpga_axi_bram_ctrl_0_0",
        "xci_path": "ip/fpga_axi_bram_ctrl_0_0/fpga_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x40000000 32 > fpga SP_bram",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_1": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "fpga_axi_bram_ctrl_1_0",
        "xci_path": "ip/fpga_axi_bram_ctrl_1_0/fpga_axi_bram_ctrl_1_0.xci",
        "inst_hier_path": "axi_bram_ctrl_1",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x42000000 32 > fpga A_bram",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_2": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "fpga_axi_bram_ctrl_2_0",
        "xci_path": "ip/fpga_axi_bram_ctrl_2_0/fpga_axi_bram_ctrl_2_0.xci",
        "inst_hier_path": "axi_bram_ctrl_2",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x44000000 32 > fpga W_bram",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_3": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "fpga_axi_bram_ctrl_3_0",
        "xci_path": "ip/fpga_axi_bram_ctrl_3_0/fpga_axi_bram_ctrl_3_0.xci",
        "inst_hier_path": "axi_bram_ctrl_3",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x46000000 32 > fpga O_bram",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "SP_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "fpga_axi_bram_ctrl_0_bram_0",
        "xci_path": "ip/fpga_axi_bram_ctrl_0_bram_0/fpga_axi_bram_ctrl_0_bram_0.xci",
        "inst_hier_path": "SP_bram",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "A_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "fpga_axi_bram_ctrl_1_bram_0",
        "xci_path": "ip/fpga_axi_bram_ctrl_1_bram_0/fpga_axi_bram_ctrl_1_bram_0.xci",
        "inst_hier_path": "A_bram",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "W_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "fpga_axi_bram_ctrl_2_bram_0",
        "xci_path": "ip/fpga_axi_bram_ctrl_2_bram_0/fpga_axi_bram_ctrl_2_bram_0.xci",
        "inst_hier_path": "W_bram",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "O_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "fpga_axi_bram_ctrl_3_bram_0",
        "xci_path": "ip/fpga_axi_bram_ctrl_3_bram_0/fpga_axi_bram_ctrl_3_bram_0.xci",
        "inst_hier_path": "O_bram",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "fpga_xlconstant_0_0",
        "xci_path": "ip/fpga_xlconstant_0_0/fpga_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "mat_mul_system_0": {
        "vlnv": "xilinx.com:module_ref:mat_mul_system:1.0",
        "xci_name": "fpga_mat_mul_system_0_0",
        "xci_path": "ip/fpga_mat_mul_system_0_0/fpga_mat_mul_system_0_0.xci",
        "inst_hier_path": "mat_mul_system_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mat_mul_system",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "1000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "fpga_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            }
          },
          "addr_sp_bram": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "enable_sp_bram": {
            "direction": "O"
          },
          "data_out_sp_bram": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "w_enable_sp_bram": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "data_in_sp_bram": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "addr_a_bram": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "enable_a_bram": {
            "direction": "O"
          },
          "data_out_a_bram": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr_w_bram": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "enable_w_bram": {
            "direction": "O"
          },
          "data_out_w_bram": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "addr_o_bram": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "enable_o_bram": {
            "direction": "O"
          },
          "w_enable_o_bram": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "data_in_o_bram": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "SP_bram/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_1_BRAM_PORTA": {
        "interface_ports": [
          "A_bram/BRAM_PORTA",
          "axi_bram_ctrl_1/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_2_BRAM_PORTA": {
        "interface_ports": [
          "W_bram/BRAM_PORTA",
          "axi_bram_ctrl_2/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_3_BRAM_PORTA": {
        "interface_ports": [
          "O_bram/BRAM_PORTA",
          "axi_bram_ctrl_3/BRAM_PORTA"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "smartconnect_0/S00_AXI"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "smartconnect_0/M00_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "smartconnect_0_M01_AXI": {
        "interface_ports": [
          "smartconnect_0/M01_AXI",
          "axi_bram_ctrl_1/S_AXI"
        ]
      },
      "smartconnect_0_M02_AXI": {
        "interface_ports": [
          "smartconnect_0/M02_AXI",
          "axi_bram_ctrl_2/S_AXI"
        ]
      },
      "smartconnect_0_M03_AXI": {
        "interface_ports": [
          "smartconnect_0/M03_AXI",
          "axi_bram_ctrl_3/S_AXI"
        ]
      }
    },
    "nets": {
      "A_bram_doutb": {
        "ports": [
          "A_bram/doutb",
          "mat_mul_system_0/data_out_a_bram"
        ]
      },
      "SP_bram_doutb": {
        "ports": [
          "SP_bram/doutb",
          "mat_mul_system_0/data_out_sp_bram"
        ]
      },
      "W_bram_doutb": {
        "ports": [
          "W_bram/doutb",
          "mat_mul_system_0/data_out_w_bram"
        ]
      },
      "mat_mul_system_0_addr_a_bram": {
        "ports": [
          "mat_mul_system_0/addr_a_bram",
          "A_bram/addrb"
        ]
      },
      "mat_mul_system_0_addr_o_bram": {
        "ports": [
          "mat_mul_system_0/addr_o_bram",
          "O_bram/addrb"
        ]
      },
      "mat_mul_system_0_addr_sp_bram": {
        "ports": [
          "mat_mul_system_0/addr_sp_bram",
          "SP_bram/addrb"
        ]
      },
      "mat_mul_system_0_addr_w_bram": {
        "ports": [
          "mat_mul_system_0/addr_w_bram",
          "W_bram/addrb"
        ]
      },
      "mat_mul_system_0_data_in_o_bram": {
        "ports": [
          "mat_mul_system_0/data_in_o_bram",
          "O_bram/dinb"
        ]
      },
      "mat_mul_system_0_data_in_sp_bram": {
        "ports": [
          "mat_mul_system_0/data_in_sp_bram",
          "SP_bram/dinb"
        ]
      },
      "mat_mul_system_0_enable_a_bram": {
        "ports": [
          "mat_mul_system_0/enable_a_bram",
          "A_bram/enb"
        ]
      },
      "mat_mul_system_0_enable_o_bram": {
        "ports": [
          "mat_mul_system_0/enable_o_bram",
          "O_bram/enb"
        ]
      },
      "mat_mul_system_0_enable_sp_bram": {
        "ports": [
          "mat_mul_system_0/enable_sp_bram",
          "SP_bram/enb"
        ]
      },
      "mat_mul_system_0_enable_w_bram": {
        "ports": [
          "mat_mul_system_0/enable_w_bram",
          "W_bram/enb"
        ]
      },
      "mat_mul_system_0_w_enable_o_bram": {
        "ports": [
          "mat_mul_system_0/w_enable_o_bram",
          "O_bram/web"
        ]
      },
      "mat_mul_system_0_w_enable_sp_bram": {
        "ports": [
          "mat_mul_system_0/w_enable_sp_bram",
          "SP_bram/web"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "smartconnect_0/aresetn",
          "axi_bram_ctrl_1/s_axi_aresetn",
          "axi_bram_ctrl_2/s_axi_aresetn",
          "axi_bram_ctrl_3/s_axi_aresetn"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "proc_sys_reset_0/slowest_sync_clk",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "smartconnect_0/aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "axi_bram_ctrl_1/s_axi_aclk",
          "axi_bram_ctrl_2/s_axi_aclk",
          "axi_bram_ctrl_3/s_axi_aclk",
          "SP_bram/clkb",
          "A_bram/clkb",
          "W_bram/clkb",
          "O_bram/clkb",
          "mat_mul_system_0/clk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "A_bram/rstb",
          "W_bram/rstb",
          "O_bram/rstb",
          "SP_bram/rstb"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x40000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_1_Mem0": {
                "address_block": "/axi_bram_ctrl_1/S_AXI/Mem0",
                "offset": "0x42000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_2_Mem0": {
                "address_block": "/axi_bram_ctrl_2/S_AXI/Mem0",
                "offset": "0x44000000",
                "range": "8K"
              },
              "SEG_axi_bram_ctrl_3_Mem0": {
                "address_block": "/axi_bram_ctrl_3/S_AXI/Mem0",
                "offset": "0x46000000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}