# Reading pref.tcl
# do FullAdder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/QUARTUS/FullAdder {D:/QUARTUS/FullAdder/HalfAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:17:03 on Sep 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QUARTUS/FullAdder" D:/QUARTUS/FullAdder/HalfAdder.v 
# -- Compiling module HalfAdder
# 
# Top level modules:
# 	HalfAdder
# End time: 10:17:03 on Sep 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QUARTUS/FullAdder {D:/QUARTUS/FullAdder/FullAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:17:04 on Sep 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QUARTUS/FullAdder" D:/QUARTUS/FullAdder/FullAdder.v 
# -- Compiling module FullAdder
# 
# Top level modules:
# 	FullAdder
# End time: 10:17:04 on Sep 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/QUARTUS/FullAdder {D:/QUARTUS/FullAdder/tb_FullAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:17:04 on Sep 20,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QUARTUS/FullAdder" D:/QUARTUS/FullAdder/tb_FullAdder.v 
# -- Compiling module tb_FullAdder
# 
# Top level modules:
# 	tb_FullAdder
# End time: 10:17:04 on Sep 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_FullAdder
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_FullAdder 
# Start time: 10:17:04 on Sep 20,2022
# Loading work.tb_FullAdder
# Loading work.FullAdder
# Loading work.HalfAdder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/QUARTUS/FullAdder/tb_FullAdder.v(21)
#    Time: 100 ns  Iteration: 0  Instance: /tb_FullAdder
# Break in Module tb_FullAdder at D:/QUARTUS/FullAdder/tb_FullAdder.v line 21
# End time: 10:43:29 on Sep 20,2022, Elapsed time: 0:26:25
# Errors: 0, Warnings: 0
