$date
	Thu Nov  8 05:13:34 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module twobyonemux_tb $end
$var wire 1 ! out $end
$var reg 1 " a1 $end
$var reg 1 # b1 $end
$var reg 1 $ s1 $end
$scope module n $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' gnd $end
$var wire 1 ( s $end
$var wire 1 ) vdd $end
$var wire 1 * w $end
$var wire 1 + w1 $end
$var wire 1 , w2 $end
$var wire 1 - w3 $end
$var wire 1 . w4 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x.
x-
x,
x+
x*
1)
x(
0'
x&
x%
x$
x#
x"
x!
$end
#20
0#
z,
0&
0"
0!
1.
z*
1-
0%
0$
1+
0(
#40
1#
0,
1&
#60
0#
z,
0&
1"
0*
1!
0.
z-
1%
#80
1#
0,
1&
#100
0#
z,
0!
1.
0&
0"
z*
0%
1$
1-
0+
1(
#120
1#
0,
1!
0.
1&
#140
0#
z,
0!
1.
0&
1"
0*
1%
#160
1#
0,
1!
0.
1&
#180
