// Seed: 4180514958
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout tri1 id_18;
  inout uwire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_17 = ~id_20 * -1;
  wire id_24;
  assign id_18 = 1 && id_3;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    output wand id_2,
    input tri1 id_3,
    input wire id_4,
    input wor id_5,
    input wire id_6,
    output tri0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    output logic id_10
);
  wire id_12;
  always @(posedge id_3 or posedge -1) id_10 <= 1;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13,
      id_13,
      id_12,
      id_12,
      id_12,
      id_12,
      id_13,
      id_12,
      id_13
  );
endmodule
