#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Aug 24 13:58:12 2020
# Process ID: 11560
# Current directory: D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_hdmi_display_0_0_synth_1
# Command line: vivado.exe -log ov_carplate_hdmi_display_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ov_carplate_hdmi_display_0_0.tcl
# Log file: D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_hdmi_display_0_0_synth_1/ov_carplate_hdmi_display_0_0.vds
# Journal file: D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_hdmi_display_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ov_carplate_hdmi_display_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 461.879 ; gain = 173.059
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Project/ov_carplate/Vivado/ip_hdmi_driver'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Project/ov_carplate/Vivado/ip_hls_box'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Project/ov_carplate/Vivado/ip_hls_lenet'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Project/ov_carplate/Vivado/ip_hls_top'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_Files/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top ov_carplate_hdmi_display_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11612 
WARNING: [Synth 8-6901] identifier 'sccb_sclk_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:59]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:60]
WARNING: [Synth 8-6901] identifier 'wr_ack_1' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:61]
WARNING: [Synth 8-6901] identifier 'wr_ack_2' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:62]
WARNING: [Synth 8-6901] identifier 'wr_ack_3' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:63]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:66]
WARNING: [Synth 8-6901] identifier 'sccb_sclk_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:67]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:69]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:70]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:71]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:72]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:73]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:74]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:75]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:76]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:77]
WARNING: [Synth 8-6901] identifier 'wr_ack_1' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:79]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:80]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:82]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:83]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:84]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:85]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:86]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:87]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:88]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:89]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:90]
WARNING: [Synth 8-6901] identifier 'wr_ack_2' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:92]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:93]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:95]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:96]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:97]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:98]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:99]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:100]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:101]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:102]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:103]
WARNING: [Synth 8-6901] identifier 'wr_ack_3' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:106]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:107]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:110]
WARNING: [Synth 8-6901] identifier 'sccb_sclk_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:111]
WARNING: [Synth 8-6901] identifier 'sccb_sclk_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:113]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:115]
WARNING: [Synth 8-6901] identifier 'sccb_sclk_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:118]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:118]
WARNING: [Synth 8-6901] identifier 'sccb_sclk_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:122]
WARNING: [Synth 8-6901] identifier 'sccb_data_reg' is used before its declaration [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:123]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 740.059 ; gain = 240.195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ov_carplate_hdmi_display_0_0' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_hdmi_display_0_0/synth/ov_carplate_hdmi_display_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'hdmi_display' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/hdmi_display.v:19]
INFO: [Synth 8-6157] synthesizing module 'convert_444_422' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/convert_444_422.v:21]
INFO: [Synth 8-4471] merging register 'd_a_last_reg' into 'de_out_r_reg' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/convert_444_422.v:66]
WARNING: [Synth 8-6014] Unused sequential element d_a_last_reg was removed.  [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/convert_444_422.v:66]
INFO: [Synth 8-6155] done synthesizing module 'convert_444_422' (1#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/convert_444_422.v:21]
INFO: [Synth 8-6157] synthesizing module 'colour_space_conversion' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/colour_space_conversion.v:21]
	Parameter b_r1 bound to: 18'b001000001111000000 
	Parameter b_g1 bound to: 18'b010000000010100100 
	Parameter b_b1 bound to: 18'b000011000110100000 
	Parameter c1 bound to: 48'b000000000010000000000000000000000000000000000000 
	Parameter c2 bound to: 48'b000000010000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'DSP48E1' [D:/Program_Files/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:12448]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: FALSE - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1' (2#1) [D:/Program_Files/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:12448]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1__parameterized0' [D:/Program_Files/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:12448]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: FALSE - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1__parameterized0' (2#1) [D:/Program_Files/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:12448]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1__parameterized1' [D:/Program_Files/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:12448]
	Parameter ACASCREG bound to: 2 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 2 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: FALSE - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1__parameterized1' (2#1) [D:/Program_Files/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:12448]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1__parameterized2' [D:/Program_Files/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:12448]
	Parameter ACASCREG bound to: 0 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 0 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 0 - type: integer 
	Parameter BREG bound to: 0 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: FALSE - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1__parameterized2' (2#1) [D:/Program_Files/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:12448]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1__parameterized3' [D:/Program_Files/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:12448]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: FALSE - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1__parameterized3' (2#1) [D:/Program_Files/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:12448]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1__parameterized4' [D:/Program_Files/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:12448]
	Parameter ACASCREG bound to: 2 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 2 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 2 - type: integer 
	Parameter BREG bound to: 2 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 0 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 1 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: FALSE - type: string 
	Parameter USE_MULT bound to: MULTIPLY - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1__parameterized4' (2#1) [D:/Program_Files/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:12448]
INFO: [Synth 8-6155] done synthesizing module 'colour_space_conversion' (3#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/colour_space_conversion.v:21]
INFO: [Synth 8-6157] synthesizing module 'hdmi_ddr_output' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/hdmi_ddr_output.v:21]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Program_Files/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (4#1) [D:/Program_Files/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_ddr_output' (5#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/hdmi_ddr_output.v:21]
INFO: [Synth 8-6157] synthesizing module 'sccb' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb.v:21]
	Parameter initial_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'I2C_OV7670_RGB565_Config' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/I2C_OV7670_RGB565_Config.v:21]
INFO: [Synth 8-6155] done synthesizing module 'I2C_OV7670_RGB565_Config' (6#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/I2C_OV7670_RGB565_Config.v:21]
INFO: [Synth 8-6157] synthesizing module 'sccb_control' [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:21]
INFO: [Synth 8-6155] done synthesizing module 'sccb_control' (7#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb_control.v:21]
INFO: [Synth 8-6155] done synthesizing module 'sccb' (8#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/sccb.v:21]
WARNING: [Synth 8-7023] instance 'my_sccb' of module 'sccb' has 4 connections declared, but only 3 given [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/hdmi_display.v:129]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_display' (9#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ipshared/d9e4/IPSRC/hdmi_display.v:19]
INFO: [Synth 8-6155] done synthesizing module 'ov_carplate_hdmi_display_0_0' (10#1) [d:/Project/ov_carplate/Vivado/ov_carplate.srcs/sources_1/bd/ov_carplate/ip/ov_carplate_hdmi_display_0_0/synth/ov_carplate_hdmi_display_0_0.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 789.133 ; gain = 289.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 789.133 ; gain = 289.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 789.133 ; gain = 289.270
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 789.133 ; gain = 289.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	  40 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module convert_444_422 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 8     
Module colour_space_conversion 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 3     
Module hdmi_ddr_output 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module I2C_OV7670_RGB565_Config 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module sccb_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  40 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 1     
Module sccb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design ov_carplate_hdmi_display_0_0 has port hdmi_d[7] driven by constant 0
INFO: [Synth 8-3917] design ov_carplate_hdmi_display_0_0 has port hdmi_d[6] driven by constant 0
INFO: [Synth 8-3917] design ov_carplate_hdmi_display_0_0 has port hdmi_d[5] driven by constant 0
INFO: [Synth 8-3917] design ov_carplate_hdmi_display_0_0 has port hdmi_d[4] driven by constant 0
INFO: [Synth 8-3917] design ov_carplate_hdmi_display_0_0 has port hdmi_d[3] driven by constant 0
INFO: [Synth 8-3917] design ov_carplate_hdmi_display_0_0 has port hdmi_d[2] driven by constant 0
INFO: [Synth 8-3917] design ov_carplate_hdmi_display_0_0 has port hdmi_d[1] driven by constant 0
INFO: [Synth 8-3917] design ov_carplate_hdmi_display_0_0 has port hdmi_d[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'inst/my_convert_444_422/r2_out_r_reg[0]' (FDRE) to 'inst/my_convert_444_422/b2_out_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/my_convert_444_422/r1_out_r_reg[0]' (FDR) to 'inst/my_convert_444_422/b1_out_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/my_convert_444_422/g2_out_r_reg[0]' (FDRE) to 'inst/my_convert_444_422/b2_out_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/my_convert_444_422/g1_out_r_reg[0]' (FDR) to 'inst/my_convert_444_422/b1_out_r_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/my_convert_444_422/b2_out_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/my_convert_444_422/b1_out_r_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:01:00 . Memory (MB): peak = 985.148 ; gain = 485.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------------+---------------------------------------------------+---------------+----------------+
|Module Name                  | RTL Object                                        | Depth x Width | Implemented As | 
+-----------------------------+---------------------------------------------------+---------------+----------------+
|I2C_OV7670_RGB565_Config     | LUT_DATA                                          | 64x16         | LUT            | 
|ov_carplate_hdmi_display_0_0 | inst/my_sccb/my_I2C_OV7670_RGB565_Config/LUT_DATA | 64x16         | LUT            | 
+-----------------------------+---------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:01:01 . Memory (MB): peak = 990.621 ; gain = 490.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:01:01 . Memory (MB): peak = 990.801 ; gain = 490.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'insti_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:01:08 . Memory (MB): peak = 990.801 ; gain = 490.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:01:09 . Memory (MB): peak = 990.801 ; gain = 490.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:01:09 . Memory (MB): peak = 990.801 ; gain = 490.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:01:09 . Memory (MB): peak = 990.801 ; gain = 490.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:01:10 . Memory (MB): peak = 990.801 ; gain = 490.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:01:10 . Memory (MB): peak = 990.801 ; gain = 490.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                  | RTL Name                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ov_carplate_hdmi_display_0_0 | inst/my_colour_space_conversion/de_out_r_reg | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ov_carplate_hdmi_display_0_0 | inst/my_hdmi_ddr_output/hdmi_hsync_r_reg     | 8      | 1     | NO           | YES                | YES               | 1      | 0       | 
|ov_carplate_hdmi_display_0_0 | inst/my_hdmi_ddr_output/hdmi_vsync_r_reg     | 8      | 1     | NO           | YES                | YES               | 1      | 0       | 
+-----------------------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     6|
|2     |LUT1    |     4|
|3     |LUT2    |     7|
|4     |LUT3    |     9|
|5     |LUT4    |    11|
|6     |LUT5    |    12|
|7     |LUT6    |    45|
|8     |ODDR    |     8|
|9     |SRL16E  |     3|
|10    |FDRE    |   131|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------+------------------------+------+
|      |Instance                       |Module                  |Cells |
+------+-------------------------------+------------------------+------+
|1     |top                            |                        |   236|
|2     |  inst                         |hdmi_display            |   236|
|3     |    my_colour_space_conversion |colour_space_conversion |    26|
|4     |    my_convert_444_422         |convert_444_422         |    81|
|5     |    my_hdmi_ddr_output         |hdmi_ddr_output         |    10|
|6     |    my_sccb                    |sccb                    |   119|
|7     |      my_sccb_control          |sccb_control            |    73|
+------+-------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:01:10 . Memory (MB): peak = 990.801 ; gain = 490.938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 990.801 ; gain = 490.938
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:01:11 . Memory (MB): peak = 990.801 ; gain = 490.938
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1002.785 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1104.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 50 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:02:23 . Memory (MB): peak = 1104.414 ; gain = 609.742
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1104.414 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_hdmi_display_0_0_synth_1/ov_carplate_hdmi_display_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:46 . Memory (MB): peak = 1472.227 ; gain = 367.813
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ov_carplate_hdmi_display_0_0, cache-ID = c079b7066a66b897
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1472.367 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Project/ov_carplate/Vivado/ov_carplate.runs/ov_carplate_hdmi_display_0_0_synth_1/ov_carplate_hdmi_display_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ov_carplate_hdmi_display_0_0_utilization_synth.rpt -pb ov_carplate_hdmi_display_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 24 14:02:01 2020...
