<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/fpu_denorm_3to1.v.html" target="file-frame">third_party/tests/utd-sv/fpu_denorm_3to1.v</a>
time_elapsed: 0.004s
ram usage: 9644 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/utd-sv -e fpu_denorm_3to1 <a href="../../../../third_party/tests/utd-sv/fpu_denorm_3to1.v.html" target="file-frame">third_party/tests/utd-sv/fpu_denorm_3to1.v</a>
entity @fpu_denorm_3to1 (i1$ %din2_din1_nz_hi, i1$ %din2_din1_denorm_hi, i1$ %din2_din1_nz_mid, i1$ %din2_din1_denorm_mid, i1$ %din2_din1_nz_lo, i1$ %din2_din1_denorm_lo) -&gt; (i1$ %din2_din1_nz, i1$ %din2_din1_denorm) {
    %0 = const i1 0
    %din2_din1_nz1 = sig i1 %0
    %1 = const i1 0
    %din2_din1_denorm1 = sig i1 %1
    %din2_din1_nz_hi1 = prb i1$ %din2_din1_nz_hi
    %din2_din1_nz_mid1 = prb i1$ %din2_din1_nz_mid
    %2 = or i1 %din2_din1_nz_hi1, %din2_din1_nz_mid1
    %din2_din1_nz_lo1 = prb i1$ %din2_din1_nz_lo
    %3 = or i1 %2, %din2_din1_nz_lo1
    %4 = const time 0s 1e
    drv i1$ %din2_din1_nz1, %3, %4
    %din2_din1_nz_hi2 = prb i1$ %din2_din1_nz_hi
    %din2_din1_denorm_hi1 = prb i1$ %din2_din1_denorm_hi
    %5 = and i1 %din2_din1_nz_hi2, %din2_din1_denorm_hi1
    %din2_din1_nz_hi3 = prb i1$ %din2_din1_nz_hi
    %6 = not i1 %din2_din1_nz_hi3
    %din2_din1_nz_mid2 = prb i1$ %din2_din1_nz_mid
    %7 = and i1 %6, %din2_din1_nz_mid2
    %din2_din1_denorm_mid1 = prb i1$ %din2_din1_denorm_mid
    %8 = and i1 %7, %din2_din1_denorm_mid1
    %9 = or i1 %5, %8
    %din2_din1_nz_hi4 = prb i1$ %din2_din1_nz_hi
    %10 = not i1 %din2_din1_nz_hi4
    %din2_din1_nz_mid3 = prb i1$ %din2_din1_nz_mid
    %11 = not i1 %din2_din1_nz_mid3
    %12 = and i1 %10, %11
    %din2_din1_denorm_lo1 = prb i1$ %din2_din1_denorm_lo
    %13 = and i1 %12, %din2_din1_denorm_lo1
    %14 = or i1 %9, %13
    %15 = const time 0s 1e
    drv i1$ %din2_din1_denorm1, %14, %15
    %16 = const i1 0
    %17 = const time 0s
    drv i1$ %din2_din1_nz, %16, %17
    %18 = const i1 0
    %19 = const time 0s
    drv i1$ %din2_din1_denorm, %18, %19
}

</pre>
</body>