<?xml version="1.0" encoding="UTF-8"?>
<efxpt:design_db name="aprecv" device_def="T20Q144" location="/home/rio/code/rocketry/aprecv/fpga" version="2023.1.150" db_version="20231999" last_change_date="Thu Sep 14 23:25:52 2023" xmlns:efxpt="http://www.efinixinc.com/peri_design_db" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.efinixinc.com/peri_design_db peri_design_db.xsd ">
    <efxpt:device_info>
        <efxpt:iobank_info>
            <efxpt:iobank name="1A" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="1B" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="1C_1D" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="1E" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="3A" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="3B_3C" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="3D" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="3E" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4A" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="4B" iostd="3.3 V LVTTL / LVCMOS"/>
            <efxpt:iobank name="BR" iostd="1.2 V"/>
            <efxpt:iobank name="TL" iostd="1.2 V"/>
            <efxpt:iobank name="TR" iostd="1.2 V"/>
        </efxpt:iobank_info>
        <efxpt:ctrl_info>
            <efxpt:ctrl name="cfg" ctrl_def="CONFIG_CTRL0" clock_name="" is_clk_invert="false" cbsel_bus_name="cfg_CBSEL" config_ctrl_name="cfg_CONFIG" ena_capture_name="cfg_ENA" error_status_name="cfg_ERROR" um_signal_status_name="cfg_USR_STATUS" is_remote_update_enable="false" is_user_mode_enable="false"/>
        </efxpt:ctrl_info>
    </efxpt:device_info>
    <efxpt:gpio_info device_def="T20Q144">
        <efxpt:gpio name="cs_i" gpio_def="GPIOL_40" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="cs_i" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="nrst_i" gpio_def="GPIOR_116" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="nrst_i" name_ddio_lo="" conn_type="gctrl" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="pll_clk_i" gpio_def="GPIOB_CLKP0" mode="input" bus_name="" is_lvds_gpio="true" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="pll_clk_i" name_ddio_lo="" conn_type="pll_clkin" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="sclk_i" gpio_def="GPIOL_31" mode="input" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:input_config name="sclk_i" name_ddio_lo="" conn_type="normal" is_register="false" clock_name="" is_clock_inverted="false" pull_option="none" is_schmitt_trigger="false" ddio_type="none"/>
        </efxpt:gpio>
        <efxpt:gpio name="sdo_o" gpio_def="GPIOL_25" mode="output" bus_name="" is_lvds_gpio="false" io_standard="3.3 V LVTTL / LVCMOS">
            <efxpt:output_config name="sdo_o" name_ddio_lo="" register_option="none" clock_name="" is_clock_inverted="false" is_slew_rate="false" tied_option="none" ddio_type="none" drive_strength="1"/>
        </efxpt:gpio>
        <efxpt:global_unused_config state="input with weak pullup"/>
    </efxpt:gpio_info>
    <efxpt:pll_info>
        <efxpt:pll name="main_pll" pll_def="PLL_BR0" ref_clock_name="" ref_clock_freq="90.0000" multiplier="8" pre_divider="1" post_divider="4" reset_name="pll_rst_o" locked_name="pll_locked_i" is_ipfrz="false" is_bypass_lock="true">
            <efxpt:output_clock name="main_clk" number="0" out_divider="1" adv_out_phase_shift="0"/>
            <efxpt:adv_prop ref_clock_mode="external" ref_clock1_name="" ext_ref_clock_id="2" clksel_name="" feedback_clock_name="clk0_o" feedback_mode="internal"/>
        </efxpt:pll>
    </efxpt:pll_info>
    <efxpt:lvds_info>
        <efxpt:lvds name="rf_i" lvds_def="GPIOB_RX00" ops_type="rx">
            <efxpt:lrx_info pll_instance="" fast_clock_name="" slow_clock_name="" in_bname="rf_i" reset_name="" conn_type="normal" termination="false" serialization="1" is_delay_ena="false" delay="0"/>
        </efxpt:lvds>
    </efxpt:lvds_info>
    <efxpt:jtag_info/>
</efxpt:design_db>
