<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: gpu-compute/gpu_tlb.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_9b9f65a371eef0a626f054199a6c3b57.html">gpu-compute</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">gpu_tlb.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="gpu__tlb_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2011-2015 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * For use for simulation and test purposes only</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * 3. Neither the name of the copyright holder nor the names of its contributors</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * may be used to endorse or promote products derived from this software</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * without specific prior written permission.</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * Author: Lisa Hsu</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="gpu__tlb_8hh.html">gpu-compute/gpu_tlb.hh</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &lt;cmath&gt;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &lt;cstring&gt;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2faults_8hh.html">arch/x86/faults.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="microldstop_8hh.html">arch/x86/insts/microldstop.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86_2pagetable_8hh.html">arch/x86/pagetable.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="pagetable__walker_8hh.html">arch/x86/pagetable_walker.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2regs_2misc_8hh.html">arch/x86/regs/misc.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86__traits_8hh.html">arch/x86/x86_traits.hh</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="bitfield_8hh.html">base/bitfield.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="logging_8hh.html">base/logging.hh</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="output_8hh.html">base/output.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;debug/GPUPrefetch.hh&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;debug/GPUTLB.hh&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="packet__access_8hh.html">mem/packet_access.hh</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="page__table_8hh.html">mem/page_table.hh</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="request_8hh.html">mem/request.hh</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2process_8hh.html">sim/process.hh</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceX86ISA.html">X86ISA</a></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;{</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a28d04173d750827c11b54bc560e557c7">   63</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#a28d04173d750827c11b54bc560e557c7">GpuTLB::GpuTLB</a>(<span class="keyword">const</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a26ef11bfa13f619e69b9d93a704cb982">Params</a> *<a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>)</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        : <a class="code" href="classClockedObject.html">ClockedObject</a>(p), configAddress(0), size(p-&gt;size),</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;          cleanupEvent([this]{ <a class="code" href="classX86ISA_1_1GpuTLB.html#ae826a32dbba497e22f770e3f602d68da">cleanup</a>(); }, <a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>(), <span class="keyword">false</span>,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                       <a class="code" href="classEventBase.html#abb0d9dd2d34c02c1d2f6cbdedcff3f2c">Event::Maximum_Pri</a>),</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;          <a class="code" href="classX86ISA_1_1GpuTLB.html#aaaea1c265e70f9ea534a8968630399fd">exitEvent</a>([<span class="keyword">this</span>]{ <a class="code" href="classX86ISA_1_1GpuTLB.html#a9bb52d3246e422189020aca8bc2f43e3">exitCallback</a>(); }, <a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>())</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    {</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#ae714014578d57d12951627e79c0fd23b">assoc</a> = <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>-&gt;assoc;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        assert(<a class="code" href="classX86ISA_1_1GpuTLB.html#ae714014578d57d12951627e79c0fd23b">assoc</a> &lt;= <a class="code" href="classX86ISA_1_1GpuTLB.html#a1f79045f85b4af74c3811ba6716cc5ae">size</a>);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a2f0b010291376064477312876de49d83">numSets</a> = <a class="code" href="classX86ISA_1_1GpuTLB.html#a1f79045f85b4af74c3811ba6716cc5ae">size</a>/<a class="code" href="classX86ISA_1_1GpuTLB.html#ae714014578d57d12951627e79c0fd23b">assoc</a>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#ab376e93df98631818310ec30ec05b0a6">allocationPolicy</a> = <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>-&gt;allocationPolicy;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a76507893b433c64b3bcc4c47458accbc">hasMemSidePort</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a408ae6240dc5444d3b0ec3965fa6a4a6">accessDistance</a> = <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>-&gt;accessDistance;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a09cdf41689fa5f128449f45c9def3539">clock</a> = <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>-&gt;clk_domain-&gt;clockPeriod();</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a419c17e6f1b486669ef17d43d4b78656">tlb</a>.assign(<a class="code" href="classX86ISA_1_1GpuTLB.html#a1f79045f85b4af74c3811ba6716cc5ae">size</a>, <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a>());</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a31d8a10f68b138a5e3fd044c6d771124">freeList</a>.resize(<a class="code" href="classX86ISA_1_1GpuTLB.html#a2f0b010291376064477312876de49d83">numSets</a>);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">entryList</a>.resize(<a class="code" href="classX86ISA_1_1GpuTLB.html#a2f0b010291376064477312876de49d83">numSets</a>);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <span class="keyword">set</span> = 0; <span class="keyword">set</span> &lt; <a class="code" href="classX86ISA_1_1GpuTLB.html#a2f0b010291376064477312876de49d83">numSets</a>; ++<span class="keyword">set</span>) {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> way = 0; way &lt; <a class="code" href="classX86ISA_1_1GpuTLB.html#ae714014578d57d12951627e79c0fd23b">assoc</a>; ++way) {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">x</a> = <span class="keyword">set</span> * assoc + way;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                <a class="code" href="classX86ISA_1_1GpuTLB.html#a31d8a10f68b138a5e3fd044c6d771124">freeList</a>[<span class="keyword">set</span>].push_back(&amp;<a class="code" href="classX86ISA_1_1GpuTLB.html#a419c17e6f1b486669ef17d43d4b78656">tlb</a>.at(x));</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;            }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        }</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a0a16248b87203888ed8a9f74bf8d01c4">FA</a> = (<a class="code" href="classX86ISA_1_1GpuTLB.html#a1f79045f85b4af74c3811ba6716cc5ae">size</a> == <a class="code" href="classX86ISA_1_1GpuTLB.html#ae714014578d57d12951627e79c0fd23b">assoc</a>);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#ae1de2e9abdf3ce5f0eb94856eb3cceae">setMask</a> = <a class="code" href="classX86ISA_1_1GpuTLB.html#a2f0b010291376064477312876de49d83">numSets</a> - 1;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a4370c360c79eac2c8ca2c45976a7c4f2">maxCoalescedReqs</a> = <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>-&gt;maxOutstandingReqs;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        <span class="comment">// Do not allow maxCoalescedReqs to be more than the TLB associativity</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1GpuTLB.html#a4370c360c79eac2c8ca2c45976a7c4f2">maxCoalescedReqs</a> &gt; <a class="code" href="classX86ISA_1_1GpuTLB.html#ae714014578d57d12951627e79c0fd23b">assoc</a>) {</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#a4370c360c79eac2c8ca2c45976a7c4f2">maxCoalescedReqs</a> = <a class="code" href="classX86ISA_1_1GpuTLB.html#ae714014578d57d12951627e79c0fd23b">assoc</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;            <a class="code" href="cprintf_8hh.html#afff2e732832f51f2e1fedb637e61fc76">cprintf</a>(<span class="stringliteral">&quot;Forcing maxCoalescedReqs to %d (TLB assoc.) \n&quot;</span>, <a class="code" href="classX86ISA_1_1GpuTLB.html#ae714014578d57d12951627e79c0fd23b">assoc</a>);</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        }</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a92badf578f5e3f43427dcd791f607865">outstandingReqs</a> = 0;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a9978683e7b3f188ecf26ec13ec71a17c">hitLatency</a> = <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>-&gt;hitLatency;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a0ca4722cf6bb7d5383c35caa20ba05b6">missLatency1</a> = <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>-&gt;missLatency1;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a51075d97597e89efaacdd1e4b7b92b5c">missLatency2</a> = <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>-&gt;missLatency2;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        <span class="comment">// create the slave ports based on the number of connected ports</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>-&gt;port_slave_connection_count; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#a80ac3c45f817884304351647537a078c">cpuSidePort</a>.push_back(<span class="keyword">new</span> <a class="code" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html">CpuSidePort</a>(<a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;%s-port%d&quot;</span>,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                  <a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>(), <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), <span class="keyword">this</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        }</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        <span class="comment">// create the master ports based on the number of connected ports</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>-&gt;port_master_connection_count; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#abf9602b1762ac25786bfbb784362e2a5">memSidePort</a>.push_back(<span class="keyword">new</span> <a class="code" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html">MemSidePort</a>(<a class="code" href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a>(<span class="stringliteral">&quot;%s-port%d&quot;</span>,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                  <a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>(), <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>), <span class="keyword">this</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>));</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        }</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="comment">// fixme: this is never called?</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a7cd8c97bf7a66307bb2b6a01a1e9cf5a">  128</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#a7cd8c97bf7a66307bb2b6a01a1e9cf5a">GpuTLB::~GpuTLB</a>()</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    {</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <span class="comment">// make sure all the hash-maps are empty</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        assert(<a class="code" href="classX86ISA_1_1GpuTLB.html#ab48d3abddbcbfaa2ef4e89df332ca581">translationReturnEvent</a>.empty());</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    }</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <a class="code" href="classPort.html">Port</a> &amp;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#aad5d2fd328df0f5c8873960156f96dc9">  135</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#aad5d2fd328df0f5c8873960156f96dc9">GpuTLB::getPort</a>(<span class="keyword">const</span> std::string &amp;if_name, <a class="code" href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a> idx)</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    {</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        <span class="keywordflow">if</span> (if_name == <span class="stringliteral">&quot;slave&quot;</span>) {</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;            <span class="keywordflow">if</span> (idx &gt;= static_cast&lt;PortID&gt;(<a class="code" href="classX86ISA_1_1GpuTLB.html#a80ac3c45f817884304351647537a078c">cpuSidePort</a>.size())) {</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TLBCoalescer::getPort: unknown index %d\n&quot;</span>, idx);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            }</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;            <span class="keywordflow">return</span> *<a class="code" href="classX86ISA_1_1GpuTLB.html#a80ac3c45f817884304351647537a078c">cpuSidePort</a>[idx];</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (if_name == <span class="stringliteral">&quot;master&quot;</span>) {</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;            <span class="keywordflow">if</span> (idx &gt;= static_cast&lt;PortID&gt;(<a class="code" href="classX86ISA_1_1GpuTLB.html#abf9602b1762ac25786bfbb784362e2a5">memSidePort</a>.size())) {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TLBCoalescer::getPort: unknown index %d\n&quot;</span>, idx);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;            }</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#a76507893b433c64b3bcc4c47458accbc">hasMemSidePort</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;            <span class="keywordflow">return</span> *<a class="code" href="classX86ISA_1_1GpuTLB.html#abf9602b1762ac25786bfbb784362e2a5">memSidePort</a>[idx];</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;TLBCoalescer::getPort: unknown port %s\n&quot;</span>, if_name);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        }</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    }</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a>*</div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#aa30faf2561a6f666941355c1f0183613">  157</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#aa30faf2561a6f666941355c1f0183613">GpuTLB::insert</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vpn, <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> &amp;entry)</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    {</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> *newEntry = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        <span class="keywordtype">int</span> <span class="keyword">set</span> = (vpn &gt;&gt; <a class="code" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">TheISA::PageShift</a>) &amp; <a class="code" href="classX86ISA_1_1GpuTLB.html#ae1de2e9abdf3ce5f0eb94856eb3cceae">setMask</a>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classX86ISA_1_1GpuTLB.html#a31d8a10f68b138a5e3fd044c6d771124">freeList</a>[<span class="keyword">set</span>].empty()) {</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;            newEntry = <a class="code" href="classX86ISA_1_1GpuTLB.html#a31d8a10f68b138a5e3fd044c6d771124">freeList</a>[<span class="keyword">set</span>].front();</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#a31d8a10f68b138a5e3fd044c6d771124">freeList</a>[<span class="keyword">set</span>].pop_front();</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;            newEntry = <a class="code" href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">entryList</a>[<span class="keyword">set</span>].back();</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">entryList</a>[<span class="keyword">set</span>].pop_back();</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        }</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        *newEntry = entry;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        newEntry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#a33008235d1fc683b8a833852b8d34c61">vaddr</a> = vpn;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">entryList</a>[<span class="keyword">set</span>].push_front(newEntry);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <span class="keywordflow">return</span> newEntry;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    }</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    GpuTLB::EntryList::iterator</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a6b267f474487d10496b35a23a11b028b">  183</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#a6b267f474487d10496b35a23a11b028b">GpuTLB::lookupIt</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">va</a>, <span class="keywordtype">bool</span> update_lru)</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    {</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        <span class="keywordtype">int</span> <span class="keyword">set</span> = (va &gt;&gt; <a class="code" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">TheISA::PageShift</a>) &amp; <a class="code" href="classX86ISA_1_1GpuTLB.html#ae1de2e9abdf3ce5f0eb94856eb3cceae">setMask</a>;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1GpuTLB.html#a0a16248b87203888ed8a9f74bf8d01c4">FA</a>) {</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;            assert(!<span class="keyword">set</span>);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        }</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        <span class="keyword">auto</span> entry = <a class="code" href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">entryList</a>[<span class="keyword">set</span>].begin();</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <span class="keywordflow">for</span> (; entry != <a class="code" href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">entryList</a>[<span class="keyword">set</span>].end(); ++entry) {</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;            <span class="keywordtype">int</span> page_size = (*entry)-&gt;size();</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;            <span class="keywordflow">if</span> ((*entry)-&gt;vaddr &lt;= va &amp;&amp; (*entry)-&gt;vaddr + page_size &gt; va) {</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Matched vaddr %#x to entry starting at %#x &quot;</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                        <span class="stringliteral">&quot;with size %#x.\n&quot;</span>, va, (*entry)-&gt;vaddr, page_size);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                <span class="keywordflow">if</span> (update_lru) {</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                    <a class="code" href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">entryList</a>[<span class="keyword">set</span>].push_front(*entry);</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                    <a class="code" href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">entryList</a>[<span class="keyword">set</span>].erase(entry);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                    entry = <a class="code" href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">entryList</a>[<span class="keyword">set</span>].begin();</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                }</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            }</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        }</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        <span class="keywordflow">return</span> entry;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    }</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a>*</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#af043f8415ebc5cbbaffeb268a6c5b9d0">  213</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#af043f8415ebc5cbbaffeb268a6c5b9d0">GpuTLB::lookup</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">va</a>, <span class="keywordtype">bool</span> update_lru)</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    {</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;        <span class="keywordtype">int</span> <span class="keyword">set</span> = (va &gt;&gt; <a class="code" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">TheISA::PageShift</a>) &amp; <a class="code" href="classX86ISA_1_1GpuTLB.html#ae1de2e9abdf3ce5f0eb94856eb3cceae">setMask</a>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <span class="keyword">auto</span> entry = <a class="code" href="classX86ISA_1_1GpuTLB.html#a6b267f474487d10496b35a23a11b028b">lookupIt</a>(va, update_lru);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        <span class="keywordflow">if</span> (entry == <a class="code" href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">entryList</a>[<span class="keyword">set</span>].end())</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;            <span class="keywordflow">return</span> *entry;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    }</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#add3de0172b431c3856d293066423a0be">  226</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#add3de0172b431c3856d293066423a0be">GpuTLB::invalidateAll</a>()</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    {</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Invalidating all entries.\n&quot;</span>);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classX86ISA_1_1GpuTLB.html#a2f0b010291376064477312876de49d83">numSets</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;            <span class="keywordflow">while</span> (!<a class="code" href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">entryList</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].empty()) {</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> *entry = <a class="code" href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">entryList</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].front();</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                <a class="code" href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">entryList</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].pop_front();</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                <a class="code" href="classX86ISA_1_1GpuTLB.html#a31d8a10f68b138a5e3fd044c6d771124">freeList</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].push_back(entry);</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;            }</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        }</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    }</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a7803d5c3c9da593e0dceea4b6a1ac18b">  240</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#a7803d5c3c9da593e0dceea4b6a1ac18b">GpuTLB::setConfigAddress</a>(uint32_t <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>)</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    {</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a42b7307d2f0150ee280b9b499969ecdd">configAddress</a> = <a class="code" href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">addr</a>;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    }</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#afa13265f12ed4282fdd652856c0db12c">  246</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#afa13265f12ed4282fdd652856c0db12c">GpuTLB::invalidateNonGlobal</a>()</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Invalidating all non global entries.\n&quot;</span>);</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classX86ISA_1_1GpuTLB.html#a2f0b010291376064477312876de49d83">numSets</a>; ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> entryIt = <a class="code" href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">entryList</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].begin();</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                 entryIt != <a class="code" href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">entryList</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].end();) {</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                <span class="keywordflow">if</span> (!(*entryIt)-&gt;global) {</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                    <a class="code" href="classX86ISA_1_1GpuTLB.html#a31d8a10f68b138a5e3fd044c6d771124">freeList</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].push_back(*entryIt);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                    <a class="code" href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">entryList</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].erase(entryIt++);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                    ++entryIt;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                }</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;            }</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        }</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    }</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#af8932bd755fb42e5bbdeddc72a1dc13a">  264</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#af8932bd755fb42e5bbdeddc72a1dc13a">GpuTLB::demapPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">va</a>, uint64_t asn)</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    {</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        <span class="keywordtype">int</span> <span class="keyword">set</span> = (va &gt;&gt; <a class="code" href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">TheISA::PageShift</a>) &amp; <a class="code" href="classX86ISA_1_1GpuTLB.html#ae1de2e9abdf3ce5f0eb94856eb3cceae">setMask</a>;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        <span class="keyword">auto</span> entry = <a class="code" href="classX86ISA_1_1GpuTLB.html#a6b267f474487d10496b35a23a11b028b">lookupIt</a>(va, <span class="keyword">false</span>);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        <span class="keywordflow">if</span> (entry != <a class="code" href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">entryList</a>[<span class="keyword">set</span>].end()) {</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#a31d8a10f68b138a5e3fd044c6d771124">freeList</a>[<span class="keyword">set</span>].push_back(*entry);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">entryList</a>[<span class="keyword">set</span>].erase(entry);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        }</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    }</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a2d99c3d9bf1518c2008bf8bee29191f6">  277</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#a2d99c3d9bf1518c2008bf8bee29191f6">GpuTLB::translateInt</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    {</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Addresses references internal memory.\n&quot;</span>);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = req-&gt;getVaddr();</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> prefix = (vaddr &gt;&gt; 3) &amp; <a class="code" href="namespaceX86ISA.html#a0945f0041ce4d2db0bdd6651ee0a6f71">IntAddrPrefixMask</a>;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        <span class="keywordflow">if</span> (prefix == <a class="code" href="namespaceX86ISA.html#ae07ab1d90116fc02676ecd498c60f8ff">IntAddrPrefixCPUID</a>) {</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;CPUID memory space not yet implemented!\n&quot;</span>);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (prefix == <a class="code" href="namespaceX86ISA.html#a1443ba2a3a09993c948627d33345b893">IntAddrPrefixMSR</a>) {</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;            vaddr = vaddr &gt;&gt; 3;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;            req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a450fdf86e23bd408c25aff98abcc242c">Request::MMAPPED_IPR</a>);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> regNum = 0;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;            <span class="keywordflow">switch</span> (vaddr &amp; ~<a class="code" href="namespaceX86ISA.html#a0945f0041ce4d2db0bdd6651ee0a6f71">IntAddrPrefixMask</a>) {</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;              <span class="keywordflow">case</span> 0x10:</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6a575a01da9d164f20083590324d9a0">MISCREG_TSC</a>;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;              <span class="keywordflow">case</span> 0x1B:</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6">MISCREG_APIC_BASE</a>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;              <span class="keywordflow">case</span> 0xFE:</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1ffce699ee95242c5fd696ab7048830b">MISCREG_MTRRCAP</a>;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;              <span class="keywordflow">case</span> 0x174:</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac8606e6077d31ac44860e3383bdbf116">MISCREG_SYSENTER_CS</a>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;              <span class="keywordflow">case</span> 0x175:</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dbaad7082c9bd98b00c0f405879a642">MISCREG_SYSENTER_ESP</a>;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;              <span class="keywordflow">case</span> 0x176:</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4e960f79c727317d6171656dcd8739a0">MISCREG_SYSENTER_EIP</a>;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;              <span class="keywordflow">case</span> 0x179:</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9277ac17f26c042b72106b29f67c902b">MISCREG_MCG_CAP</a>;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;              <span class="keywordflow">case</span> 0x17A:</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa37b07e53d69896fe8eb800f367138a33">MISCREG_MCG_STATUS</a>;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;              <span class="keywordflow">case</span> 0x17B:</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0c8ecd2a3cc7148a1f39ef2bac051cda">MISCREG_MCG_CTL</a>;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;              <span class="keywordflow">case</span> 0x1D9:</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa59a82a86e08fa11e282129ae8176ab63">MISCREG_DEBUG_CTL_MSR</a>;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;              <span class="keywordflow">case</span> 0x1DB:</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facb962b9c73308d93f7db3b490639da61">MISCREG_LAST_BRANCH_FROM_IP</a>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;              <span class="keywordflow">case</span> 0x1DC:</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae80ad4d9e2bc2d7198b0fdd54ae46aff">MISCREG_LAST_BRANCH_TO_IP</a>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;              <span class="keywordflow">case</span> 0x1DD:</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa17175f82a710b614d74f745fce50926">MISCREG_LAST_EXCEPTION_FROM_IP</a>;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;              <span class="keywordflow">case</span> 0x1DE:</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faacef5fb25ea7c41a7c1982b3500abee8">MISCREG_LAST_EXCEPTION_TO_IP</a>;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;              <span class="keywordflow">case</span> 0x200:</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fadac353aa565691a9bc9f2bc75eff3876">MISCREG_MTRR_PHYS_BASE_0</a>;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;              <span class="keywordflow">case</span> 0x201:</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3deeace622356de4714f13c27bf0dcdd">MISCREG_MTRR_PHYS_MASK_0</a>;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;              <span class="keywordflow">case</span> 0x202:</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8cd87b3540da71044183f0fc617a0981">MISCREG_MTRR_PHYS_BASE_1</a>;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;              <span class="keywordflow">case</span> 0x203:</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9d86b7dd0521599d6e3b2cf755828552">MISCREG_MTRR_PHYS_MASK_1</a>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;              <span class="keywordflow">case</span> 0x204:</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa00af8f3c59505ae225e03e0c352b12eb">MISCREG_MTRR_PHYS_BASE_2</a>;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;              <span class="keywordflow">case</span> 0x205:</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1ec14b4013c8d7b30c4cd2d92ddc9a6">MISCREG_MTRR_PHYS_MASK_2</a>;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;              <span class="keywordflow">case</span> 0x206:</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8fe9dfbbcf089cebd61dde16242cea3b">MISCREG_MTRR_PHYS_BASE_3</a>;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;              <span class="keywordflow">case</span> 0x207:</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa239a4968b6a554fa1c0f961c9729a895">MISCREG_MTRR_PHYS_MASK_3</a>;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;              <span class="keywordflow">case</span> 0x208:</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa31906dc12b40cd18de987db8c917eece">MISCREG_MTRR_PHYS_BASE_4</a>;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;              <span class="keywordflow">case</span> 0x209:</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faaf3cba2b459c745e1860a02e2fb866de">MISCREG_MTRR_PHYS_MASK_4</a>;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;              <span class="keywordflow">case</span> 0x20A:</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa1289568799cfb90f7a2da41120ad37d">MISCREG_MTRR_PHYS_BASE_5</a>;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;              <span class="keywordflow">case</span> 0x20B:</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fabeb73fe7ab739f17b528c3227e30786e">MISCREG_MTRR_PHYS_MASK_5</a>;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;              <span class="keywordflow">case</span> 0x20C:</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa79fd0693606e3d813026e87c2bf2e6a1">MISCREG_MTRR_PHYS_BASE_6</a>;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;              <span class="keywordflow">case</span> 0x20D:</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faad4495ebfec52ca566b6a4d81ac4f741">MISCREG_MTRR_PHYS_MASK_6</a>;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;              <span class="keywordflow">case</span> 0x20E:</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa10c9bdfe6ead2ad9d63564c8fc96700b">MISCREG_MTRR_PHYS_BASE_7</a>;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;              <span class="keywordflow">case</span> 0x20F:</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa32c01c473868277f381099c5492a2be4">MISCREG_MTRR_PHYS_MASK_7</a>;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;              <span class="keywordflow">case</span> 0x250:</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4ec3a23ac9842c39f5ec26a2d6b5d152">MISCREG_MTRR_FIX_64K_00000</a>;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;              <span class="keywordflow">case</span> 0x258:</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fabae8b6d37855646bf60dec1907adef30">MISCREG_MTRR_FIX_16K_80000</a>;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;              <span class="keywordflow">case</span> 0x259:</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa79a0ed67cfd51011d66246ee747993bc">MISCREG_MTRR_FIX_16K_A0000</a>;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;              <span class="keywordflow">case</span> 0x268:</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fabdc0b33c1579142374e1f1935a03d6de">MISCREG_MTRR_FIX_4K_C0000</a>;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;              <span class="keywordflow">case</span> 0x269:</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab05a0b6ebdca2f0ba9b53121e19e7443">MISCREG_MTRR_FIX_4K_C8000</a>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;              <span class="keywordflow">case</span> 0x26A:</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2f80c16fba2df5c4d1948c721b269a55">MISCREG_MTRR_FIX_4K_D0000</a>;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;              <span class="keywordflow">case</span> 0x26B:</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fafaad77e48fc37498503f754f1d3d2137">MISCREG_MTRR_FIX_4K_D8000</a>;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;              <span class="keywordflow">case</span> 0x26C:</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa16311c3fac2fc9f33660f8bb88a39cab">MISCREG_MTRR_FIX_4K_E0000</a>;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;              <span class="keywordflow">case</span> 0x26D:</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa31f22dc4d0fd7e05607c20fe198a835b">MISCREG_MTRR_FIX_4K_E8000</a>;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;              <span class="keywordflow">case</span> 0x26E:</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac30fe9b27c809fc28c999143619ad60d">MISCREG_MTRR_FIX_4K_F0000</a>;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;              <span class="keywordflow">case</span> 0x26F:</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa993d810f776d680658668313746fe858">MISCREG_MTRR_FIX_4K_F8000</a>;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;              <span class="keywordflow">case</span> 0x277:</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6b8117503a6a93c99b0daafee64bf77">MISCREG_PAT</a>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;              <span class="keywordflow">case</span> 0x2FF:</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa3b44541605c0f7fbf804beb325360ad">MISCREG_DEF_TYPE</a>;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;              <span class="keywordflow">case</span> 0x400:</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1c691b6af933c6ce2366f2da3efcd1ad">MISCREG_MC0_CTL</a>;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;              <span class="keywordflow">case</span> 0x404:</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab85a8f7d928af6db3c83d75722ec9cc3">MISCREG_MC1_CTL</a>;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;              <span class="keywordflow">case</span> 0x408:</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab25c3349f76f61e1670d8c698e309df4">MISCREG_MC2_CTL</a>;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;              <span class="keywordflow">case</span> 0x40C:</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa94530a95b81195eb2c4753c16365bb31">MISCREG_MC3_CTL</a>;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;              <span class="keywordflow">case</span> 0x410:</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa67aae3bca87abdb6355321cad228c434">MISCREG_MC4_CTL</a>;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;              <span class="keywordflow">case</span> 0x414:</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa8f959392fc91f056a9a6a827daeda52">MISCREG_MC5_CTL</a>;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;              <span class="keywordflow">case</span> 0x418:</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa5d8ffd97082f8f3d13dfe3e530acec15">MISCREG_MC6_CTL</a>;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;              <span class="keywordflow">case</span> 0x41C:</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad553d7892d52d00a836930fbd7b43977">MISCREG_MC7_CTL</a>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;              <span class="keywordflow">case</span> 0x401:</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa1a7d2742cdd65d8bda243d2f3ce1a6c">MISCREG_MC0_STATUS</a>;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;              <span class="keywordflow">case</span> 0x405:</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa261f9403e1789723f8e0adfac7463cbb">MISCREG_MC1_STATUS</a>;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;              <span class="keywordflow">case</span> 0x409:</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab54aa3bad77ae0162c829903c177e4bf">MISCREG_MC2_STATUS</a>;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;              <span class="keywordflow">case</span> 0x40D:</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799face23ee1acc87a2a3f7c6fc8f7094ede0">MISCREG_MC3_STATUS</a>;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;              <span class="keywordflow">case</span> 0x411:</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa285cf91361a0949ccd33bf5c5919c243">MISCREG_MC4_STATUS</a>;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;              <span class="keywordflow">case</span> 0x415:</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fadf8aaa080734ffa7701b0f4ac4360062">MISCREG_MC5_STATUS</a>;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;              <span class="keywordflow">case</span> 0x419:</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9fbe593a8acdf353df060b456340a1f3">MISCREG_MC6_STATUS</a>;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;              <span class="keywordflow">case</span> 0x41D:</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e2b0832854a91bcec1f1c695636acbb">MISCREG_MC7_STATUS</a>;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;              <span class="keywordflow">case</span> 0x402:</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa71e3b9012f0d485af121a4d034ce743b">MISCREG_MC0_ADDR</a>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;              <span class="keywordflow">case</span> 0x406:</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa193c067760d57d78351de5803d78ddb7">MISCREG_MC1_ADDR</a>;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;              <span class="keywordflow">case</span> 0x40A:</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa5667a0b0950275bee0d8f69870a0e8c5">MISCREG_MC2_ADDR</a>;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;              <span class="keywordflow">case</span> 0x40E:</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faea600be059662020780a8aba29ee51b2">MISCREG_MC3_ADDR</a>;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;              <span class="keywordflow">case</span> 0x412:</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf8ab33955053d6a205123c17d2accb50">MISCREG_MC4_ADDR</a>;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;              <span class="keywordflow">case</span> 0x416:</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa6666da00f2e9f2b344dc8ce57449852b">MISCREG_MC5_ADDR</a>;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;              <span class="keywordflow">case</span> 0x41A:</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab9e4958f6f2d93d0b2b7e54737bc7c2d">MISCREG_MC6_ADDR</a>;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;              <span class="keywordflow">case</span> 0x41E:</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facce0e370cbc8931ed67fe66f1ea20fda">MISCREG_MC7_ADDR</a>;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;              <span class="keywordflow">case</span> 0x403:</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa01abbf913fccfc2e818370b65dbcd8df">MISCREG_MC0_MISC</a>;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;              <span class="keywordflow">case</span> 0x407:</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faeadd9ff55e4bd433fe65ca45327e393c">MISCREG_MC1_MISC</a>;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;              <span class="keywordflow">case</span> 0x40B:</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facb7afdcbd9d3f13e3c19b2c006645411">MISCREG_MC2_MISC</a>;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;              <span class="keywordflow">case</span> 0x40F:</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3479fa44f7099c57989dcb74b643e36a">MISCREG_MC3_MISC</a>;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;              <span class="keywordflow">case</span> 0x413:</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa84d017a1dbdfcce250504a2d504ad216">MISCREG_MC4_MISC</a>;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;              <span class="keywordflow">case</span> 0x417:</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab42d8364b7bc57a2b19d55684a0674e9">MISCREG_MC5_MISC</a>;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;              <span class="keywordflow">case</span> 0x41B:</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa555632702449ad2207a4f979121d760">MISCREG_MC6_MISC</a>;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;              <span class="keywordflow">case</span> 0x41F:</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7d376eadd3771e5a42c7a9a82eb82aef">MISCREG_MC7_MISC</a>;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;              <span class="keywordflow">case</span> 0xC0000080:</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;              <span class="keywordflow">case</span> 0xC0000081:</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa47f9ee905ca88d7c1427ab8e3e60e9cc">MISCREG_STAR</a>;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;              <span class="keywordflow">case</span> 0xC0000082:</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa11179aa20a263f43010065b9b06cd65b">MISCREG_LSTAR</a>;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;              <span class="keywordflow">case</span> 0xC0000083:</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac1bf6e991ec1953d7c2a8d709c5d8dd1">MISCREG_CSTAR</a>;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;              <span class="keywordflow">case</span> 0xC0000084:</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8c853bf9c38a1d14954c054bc9e2b790">MISCREG_SF_MASK</a>;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;              <span class="keywordflow">case</span> 0xC0000100:</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3be7e89e896b89b1adfd234817e74891">MISCREG_FS_BASE</a>;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;              <span class="keywordflow">case</span> 0xC0000101:</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa5739dae7be26e48565eaac92aa9fd72b">MISCREG_GS_BASE</a>;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;              <span class="keywordflow">case</span> 0xC0000102:</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9a2deb0f73d8d12f3145e573c7ac2fac">MISCREG_KERNEL_GS_BASE</a>;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;              <span class="keywordflow">case</span> 0xC0000103:</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa47968d1cfaf6b7884cbb9a47f070c8d2">MISCREG_TSC_AUX</a>;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;              <span class="keywordflow">case</span> 0xC0010000:</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac82811e0bc76b6a8d65a5c2992e65cd7">MISCREG_PERF_EVT_SEL0</a>;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;              <span class="keywordflow">case</span> 0xC0010001:</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1e09f014a59d769bd69c3579aa5c422c">MISCREG_PERF_EVT_SEL1</a>;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;              <span class="keywordflow">case</span> 0xC0010002:</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa6c3e25ec30e478bf8e2be42c9629002f">MISCREG_PERF_EVT_SEL2</a>;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;              <span class="keywordflow">case</span> 0xC0010003:</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa350e989b38c96924ece8eadf6d8de356">MISCREG_PERF_EVT_SEL3</a>;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;              <span class="keywordflow">case</span> 0xC0010004:</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7512d00cfbbabbc3c71bd9547f483d0a">MISCREG_PERF_EVT_CTR0</a>;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;              <span class="keywordflow">case</span> 0xC0010005:</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa437871a96c1ce4ce90f7abdbd95a7c32">MISCREG_PERF_EVT_CTR1</a>;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;              <span class="keywordflow">case</span> 0xC0010006:</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1f9c6bb2e97348987a4618ca680f3739">MISCREG_PERF_EVT_CTR2</a>;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;              <span class="keywordflow">case</span> 0xC0010007:</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fabde963e44705e5c8035a9271da0805a1">MISCREG_PERF_EVT_CTR3</a>;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;              <span class="keywordflow">case</span> 0xC0010010:</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa88f9a3f79971117e356c08bc31136f7b">MISCREG_SYSCFG</a>;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;              <span class="keywordflow">case</span> 0xC0010016:</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa550a4c60a06f8dfd207fafeed8eed9e">MISCREG_IORR_BASE0</a>;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;              <span class="keywordflow">case</span> 0xC0010017:</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1b99ebf916be641d618ad64f3030825e">MISCREG_IORR_BASE1</a>;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;              <span class="keywordflow">case</span> 0xC0010018:</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fafe42c13d98ef65484be06e1130beb7f2">MISCREG_IORR_MASK0</a>;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;              <span class="keywordflow">case</span> 0xC0010019:</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4449ac45562cfed674357b58eb758155">MISCREG_IORR_MASK1</a>;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;              <span class="keywordflow">case</span> 0xC001001A:</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4e932b1ab3a732711daf73e02eec6298">MISCREG_TOP_MEM</a>;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;              <span class="keywordflow">case</span> 0xC001001D:</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad072d3a4b9b7f8db674c745301f69505">MISCREG_TOP_MEM2</a>;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;              <span class="keywordflow">case</span> 0xC0010114:</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa211137cbf08d6489dba89bc5a1aa23b1">MISCREG_VM_CR</a>;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;              <span class="keywordflow">case</span> 0xC0010115:</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fafa1ae6bcc1cff1adbbaa826b8e211731">MISCREG_IGNNE</a>;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;              <span class="keywordflow">case</span> 0xC0010116:</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa262fb5c7c2d5708f2c1a898c44e4af1e">MISCREG_SMM_CTL</a>;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;              <span class="keywordflow">case</span> 0xC0010117:</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;                regNum = <a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae32619ddca454cf31e7065a0c04e1f24">MISCREG_VM_HSAVE_PA</a>;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;              <span class="keywordflow">default</span>:</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;                <span class="keywordflow">return</span> std::make_shared&lt;GeneralProtection&gt;(0);</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;            }</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;            <span class="comment">//The index is multiplied by the size of a MiscReg so that</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;            <span class="comment">//any memory dependence calculations will not see these as</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;            <span class="comment">//overlapping.</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;            req-&gt;setPaddr(regNum * <span class="keyword">sizeof</span>(<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>));</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (prefix == <a class="code" href="namespaceX86ISA.html#acc5288e54e9aea4ad412ccc93203bed7">IntAddrPrefixIO</a>) {</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;            <span class="comment">// TODO If CPL &gt; IOPL or in virtual mode, check the I/O permission</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;            <span class="comment">// bitmap in the TSS.</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> IOPort = vaddr &amp; ~<a class="code" href="namespaceX86ISA.html#a0945f0041ce4d2db0bdd6651ee0a6f71">IntAddrPrefixMask</a>;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;            <span class="comment">// Make sure the address fits in the expected 16 bit IO address</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;            <span class="comment">// space.</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;            assert(!(IOPort &amp; ~0xFFFF));</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;            <span class="keywordflow">if</span> (IOPort == 0xCF8 &amp;&amp; req-&gt;getSize() == 4) {</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;                req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a450fdf86e23bd408c25aff98abcc242c">Request::MMAPPED_IPR</a>);</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;                req-&gt;setPaddr(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2586f2ee2642081584dc7b8662f08689">MISCREG_PCI_CONFIG_ADDRESS</a> * <span class="keyword">sizeof</span>(<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>));</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((IOPort &amp; ~<a class="code" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a>(2)) == 0xCFC) {</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a>);</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;                <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classX86ISA_1_1GpuTLB.html#a42b7307d2f0150ee280b9b499969ecdd">configAddress</a> =</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;                    tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2586f2ee2642081584dc7b8662f08689">MISCREG_PCI_CONFIG_ADDRESS</a>);</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;                <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(configAddress, 31, 31)) {</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;                    req-&gt;setPaddr(<a class="code" href="namespaceX86ISA.html#ad4b5f057325fa90658d5c6cc929d61e5">PhysAddrPrefixPciConfig</a> |</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;                                  <a class="code" href="bitfield_8hh.html#aa77220618e53d25e3f859c84b2809b39">mbits</a>(configAddress, 30, 2) |</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;                                  (IOPort &amp; <a class="code" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a>(2)));</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;                    req-&gt;setPaddr(<a class="code" href="namespaceX86ISA.html#aed845654338270e50f411474fdac11ff">PhysAddrPrefixIO</a> | IOPort);</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;                }</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;                req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a>);</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;                req-&gt;setPaddr(<a class="code" href="namespaceX86ISA.html#aed845654338270e50f411474fdac11ff">PhysAddrPrefixIO</a> | IOPort);</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;            }</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Access to unrecognized internal address space %#x.\n&quot;</span>,</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;                  prefix);</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;        }</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    }</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#ab731c00f16ed9cb4803c3071cdf67d0e">  652</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#ab731c00f16ed9cb4803c3071cdf67d0e">GpuTLB::tlbLookup</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req,</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                      <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">bool</span> update_stats)</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    {</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;        <span class="keywordtype">bool</span> tlb_hit = <span class="keyword">false</span>;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">    #ifndef NDEBUG</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;        uint32_t flags = req-&gt;getFlags();</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;        <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a> = flags &amp; <a class="code" href="namespaceX86ISA.html#aa5d6862414ee0e4ce359c70c0179d649">SegmentFlagMask</a>;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        assert(seg != <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aa949bb20bd1d9e85f9bd10323225efb1">SEGMENT_REG_MS</a>);</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = req-&gt;getVaddr();</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;TLB Lookup for vaddr %#x.\n&quot;</span>, vaddr);</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;        HandyM5Reg m5Reg = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>);</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;        <span class="keywordflow">if</span> (m5Reg.prot) {</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;In protected mode.\n&quot;</span>);</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;            <span class="comment">// make sure we are in 64-bit mode</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;            assert(m5Reg.mode == LongMode);</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;            <span class="comment">// If paging is enabled, do the translation.</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;            <span class="keywordflow">if</span> (m5Reg.paging) {</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Paging enabled.\n&quot;</span>);</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;                <span class="comment">//update LRU stack on a hit</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;                <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> *entry = <a class="code" href="classX86ISA_1_1GpuTLB.html#af043f8415ebc5cbbaffeb268a6c5b9d0">lookup</a>(vaddr, <span class="keyword">true</span>);</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;                <span class="keywordflow">if</span> (entry)</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;                    tlb_hit = <span class="keyword">true</span>;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;                <span class="keywordflow">if</span> (!update_stats) {</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;                    <span class="comment">// functional tlb access for memory initialization</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;                    <span class="comment">// i.e., memory seeding or instr. seeding -&gt; don&#39;t update</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;                    <span class="comment">// TLB and stats</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;                    <span class="keywordflow">return</span> tlb_hit;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;                }</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;                <a class="code" href="classX86ISA_1_1GpuTLB.html#a2fafba90843662eaa8b553ef9073b2be">localNumTLBAccesses</a>++;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;                <span class="keywordflow">if</span> (!entry) {</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;                    <a class="code" href="classX86ISA_1_1GpuTLB.html#a84a1c7dff15af77cfb8f5c8a40c1c96b">localNumTLBMisses</a>++;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;                    <a class="code" href="classX86ISA_1_1GpuTLB.html#ab86e11c4f0616a4fe4836499c6a70b84">localNumTLBHits</a>++;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;                }</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;            }</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;        }</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;        <span class="keywordflow">return</span> tlb_hit;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    }</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a097eb71aaea6f6c72b2b501ec6005301">  701</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#a097eb71aaea6f6c72b2b501ec6005301">GpuTLB::translate</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc,</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;                      <a class="code" href="classX86ISA_1_1GpuTLB_1_1Translation.html">Translation</a> *translation, <a class="code" href="classX86ISA_1_1GpuTLB.html#aee1d04445a8f1b7e10def8490d399215">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>,</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;                      <span class="keywordtype">bool</span> &amp;delayedResponse, <span class="keywordtype">bool</span> timing, <span class="keywordtype">int</span> &amp;latency)</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    {</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;        uint32_t flags = req-&gt;getFlags();</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;        <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a> = flags &amp; <a class="code" href="namespaceX86ISA.html#aa5d6862414ee0e4ce359c70c0179d649">SegmentFlagMask</a>;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;        <span class="keywordtype">bool</span> storeCheck = flags &amp; (<a class="code" href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a4b17b810f6bc1a5880a5ac0c353a5dae">StoreCheck</a> &lt;&lt; <a class="code" href="namespaceX86ISA.html#aa9a4d1399863269d35247363c0707927">FlagShift</a>);</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;        <span class="comment">// If this is true, we&#39;re dealing with a request</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        <span class="comment">// to a non-memory address space.</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;        <span class="keywordflow">if</span> (seg == <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aa949bb20bd1d9e85f9bd10323225efb1">SEGMENT_REG_MS</a>) {</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;            <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a2d99c3d9bf1518c2008bf8bee29191f6">translateInt</a>(req, tc);</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;        }</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;        delayedResponse = <span class="keyword">false</span>;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = req-&gt;getVaddr();</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Translating vaddr %#x.\n&quot;</span>, vaddr);</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;        HandyM5Reg m5Reg = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;        <span class="comment">// If protected mode has been enabled...</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;        <span class="keywordflow">if</span> (m5Reg.prot) {</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;In protected mode.\n&quot;</span>);</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;            <span class="comment">// If we&#39;re not in 64-bit mode, do protection/limit checks</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;            <span class="keywordflow">if</span> (m5Reg.mode != LongMode) {</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Not in long mode. Checking segment &quot;</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                        <span class="stringliteral">&quot;protection.\n&quot;</span>);</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;                <span class="comment">// Check for a null segment selector.</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                <span class="keywordflow">if</span> (!(seg == <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aa390788135173e2ccebadff4982de51b">SEGMENT_REG_TSG</a> || seg == <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a2a9659547d7d33bcfb0eb9c87e9fbb6a">SYS_SEGMENT_REG_IDTR</a> ||</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;                    seg == <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aeaa3ab9e2aa297ac323653bb6a09f079">SEGMENT_REG_HS</a> || seg == <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a931c11bee0b10cfa3d9f05d20feb043d">SEGMENT_REG_LS</a>)</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;                    &amp;&amp; !tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a7a287359d6688cb50477df97dcbdd196">MISCREG_SEG_SEL</a>(seg))) {</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;                    <span class="keywordflow">return</span> std::make_shared&lt;GeneralProtection&gt;(0);</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;                }</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;                <span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#a7105fd49a7e7608076993108cc4213d4">expandDown</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;                SegAttr <a class="code" href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">attr</a> = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">MISCREG_SEG_ATTR</a>(seg));</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                <span class="keywordflow">if</span> (seg &gt;= <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aec9a81ccadce521fcfa555f3ee13e300">SEGMENT_REG_ES</a> &amp;&amp; seg &lt;= <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aeaa3ab9e2aa297ac323653bb6a09f079">SEGMENT_REG_HS</a>) {</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;                    <span class="keywordflow">if</span> (!attr.writable &amp;&amp; (mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a> ||</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;                        storeCheck))</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;                        <span class="keywordflow">return</span> std::make_shared&lt;GeneralProtection&gt;(0);</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;                    <span class="keywordflow">if</span> (!attr.readable &amp;&amp; mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a>)</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;                        <span class="keywordflow">return</span> std::make_shared&lt;GeneralProtection&gt;(0);</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;                    expandDown = attr.expandDown;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;                }</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;                <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">base</a> = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">MISCREG_SEG_BASE</a>(seg));</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;                <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#a44cce9583f40230afeb02fabfc00f13c">limit</a> = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">MISCREG_SEG_LIMIT</a>(seg));</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;                <span class="comment">// This assumes we&#39;re not in 64 bit mode. If we were, the</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;                <span class="comment">// default address size is 64 bits, overridable to 32.</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;                <span class="keywordtype">int</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a1f79045f85b4af74c3811ba6716cc5ae">size</a> = 32;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;                <span class="keywordtype">bool</span> sizeOverride = (flags &amp; (<a class="code" href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a1e280a8ff7db19404c2a4197c03edf79">AddrSizeFlagBit</a> &lt;&lt; <a class="code" href="namespaceX86ISA.html#aa9a4d1399863269d35247363c0707927">FlagShift</a>));</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;                SegAttr csAttr = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">MISCREG_CS_ATTR</a>);</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;                <span class="keywordflow">if</span> ((csAttr.defaultSize &amp;&amp; sizeOverride) ||</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;                    (!csAttr.defaultSize &amp;&amp; !sizeOverride)) {</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;                    size = 16;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;                }</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;                <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceX86ISA.html#aa7ffdfdf3f16527ea967dc9c763a6335">offset</a> = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(vaddr - base, size - 1, 0);</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;                <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> endOffset = offset + req-&gt;getSize() - 1;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;                <span class="keywordflow">if</span> (expandDown) {</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;                    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Checking an expand down segment.\n&quot;</span>);</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;                    <a class="code" href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;Expand down segments are untested.\n&quot;</span>);</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;                    <span class="keywordflow">if</span> (offset &lt;= limit || endOffset &lt;= limit)</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;                        <span class="keywordflow">return</span> std::make_shared&lt;GeneralProtection&gt;(0);</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;                    <span class="keywordflow">if</span> (offset &gt; limit || endOffset &gt; limit)</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;                        <span class="keywordflow">return</span> std::make_shared&lt;GeneralProtection&gt;(0);</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;                }</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;            }</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;            <span class="comment">// If paging is enabled, do the translation.</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;            <span class="keywordflow">if</span> (m5Reg.paging) {</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Paging enabled.\n&quot;</span>);</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;                <span class="comment">// The vaddr already has the segment base applied.</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;                <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> *entry = <a class="code" href="classX86ISA_1_1GpuTLB.html#af043f8415ebc5cbbaffeb268a6c5b9d0">lookup</a>(vaddr);</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;                <a class="code" href="classX86ISA_1_1GpuTLB.html#a2fafba90843662eaa8b553ef9073b2be">localNumTLBAccesses</a>++;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;                <span class="keywordflow">if</span> (!entry) {</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;                    <a class="code" href="classX86ISA_1_1GpuTLB.html#a84a1c7dff15af77cfb8f5c8a40c1c96b">localNumTLBMisses</a>++;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;                    <span class="keywordflow">if</span> (timing) {</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;                        latency = <a class="code" href="classX86ISA_1_1GpuTLB.html#a0ca4722cf6bb7d5383c35caa20ba05b6">missLatency1</a>;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;                    }</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;                    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;                        <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;GpuTLB doesn&#39;t support full-system mode\n&quot;</span>);</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;                    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;                        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Handling a TLB miss for address %#x &quot;</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;                                <span class="stringliteral">&quot;at pc %#x.\n&quot;</span>, vaddr, tc-&gt;<a class="code" href="classThreadContext.html#a8a9143613e6da73fea16e097c879df82">instAddr</a>());</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;                        <a class="code" href="classProcess.html">Process</a> *<a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a> = tc-&gt;<a class="code" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">getProcessPtr</a>();</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;                        <span class="keyword">const</span> <a class="code" href="structEmulationPageTable_1_1Entry.html">EmulationPageTable::Entry</a> *pte =</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;                            p-&gt;pTable-&gt;lookup(vaddr);</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;                        <span class="keywordflow">if</span> (!pte &amp;&amp; mode != <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b">BaseTLB::Execute</a>) {</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;                            <span class="comment">// penalize a &quot;page fault&quot; more</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;                            <span class="keywordflow">if</span> (timing)</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;                                latency += <a class="code" href="classX86ISA_1_1GpuTLB.html#a51075d97597e89efaacdd1e4b7b92b5c">missLatency2</a>;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;                            <span class="keywordflow">if</span> (p-&gt;fixupStackFault(vaddr))</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;                                pte = p-&gt;pTable-&gt;lookup(vaddr);</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;                        }</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;                        <span class="keywordflow">if</span> (!pte) {</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;                            <span class="keywordflow">return</span> std::make_shared&lt;PageFault&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, <span class="keyword">true</span>,</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;                                                               <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, <span class="keyword">true</span>,</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;                                                               <span class="keyword">false</span>);</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;                        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;                            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> alignedVaddr = p-&gt;pTable-&gt;pageAlign(vaddr);</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;                            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Mapping %#x to %#x\n&quot;</span>,</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;                                    alignedVaddr, pte-&gt;<a class="code" href="structEmulationPageTable_1_1Entry.html#a6c1866a41d576b70e84527523d09dcba">paddr</a>);</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;                            <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> gpuEntry(p-&gt;pid(), alignedVaddr,</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;                                              pte-&gt;<a class="code" href="structEmulationPageTable_1_1Entry.html#a6c1866a41d576b70e84527523d09dcba">paddr</a>, <span class="keyword">false</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;                            entry = <a class="code" href="classX86ISA_1_1GpuTLB.html#aa30faf2561a6f666941355c1f0183613">insert</a>(alignedVaddr, gpuEntry);</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;                        }</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;                        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Miss was serviced.\n&quot;</span>);</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;                    }</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;                    <a class="code" href="classX86ISA_1_1GpuTLB.html#ab86e11c4f0616a4fe4836499c6a70b84">localNumTLBHits</a>++;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;                    <span class="keywordflow">if</span> (timing) {</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;                        latency = <a class="code" href="classX86ISA_1_1GpuTLB.html#a9978683e7b3f188ecf26ec13ec71a17c">hitLatency</a>;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;                    }</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;                }</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;                <span class="comment">// Do paging protection checks.</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;                <span class="keywordtype">bool</span> inUser = (m5Reg.cpl == 3 &amp;&amp;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;                               !(flags &amp; (<a class="code" href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a4b4eb032bad0f18f930ab18713bd5fad">CPL0FlagBit</a> &lt;&lt; <a class="code" href="namespaceX86ISA.html#aa9a4d1399863269d35247363c0707927">FlagShift</a>)));</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;                CR0 cr0 = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>);</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;                <span class="keywordtype">bool</span> badWrite = (!entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#a10c58edddf4f3be430b3aed67ce2f345">writable</a> &amp;&amp; (inUser || cr0.wp));</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;                <span class="keywordflow">if</span> ((inUser &amp;&amp; !entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#af25a9b944fdc7e04079332c2a11cbe09">user</a>) || (mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a> &amp;&amp;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;                     badWrite)) {</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;                    <span class="comment">// The page must have been present to get into the TLB in</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;                    <span class="comment">// the first place. We&#39;ll assume the reserved bits are</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;                    <span class="comment">// fine even though we&#39;re not checking them.</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;                    <span class="keywordflow">return</span> std::make_shared&lt;PageFault&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, <span class="keyword">true</span>, <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>,</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;                                                       inUser, <span class="keyword">false</span>);</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;                }</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;                <span class="keywordflow">if</span> (storeCheck &amp;&amp; badWrite) {</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;                    <span class="comment">// This would fault if this were a write, so return a page</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;                    <span class="comment">// fault that reflects that happening.</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;                    <span class="keywordflow">return</span> std::make_shared&lt;PageFault&gt;(<a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, <span class="keyword">true</span>,</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;                                                       <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a>,</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;                                                       inUser, <span class="keyword">false</span>);</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;                }</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Entry found with paddr %#x, doing protection &quot;</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;                        <span class="stringliteral">&quot;checks.\n&quot;</span>, entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#aae3dab8cc02e39a658865c28cfb8a8ac">paddr</a>);</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;                <span class="keywordtype">int</span> page_size = entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#a751e9b896a3c979c9695f9f5e9ffb73b">size</a>();</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;                <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> paddr = entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#aae3dab8cc02e39a658865c28cfb8a8ac">paddr</a> | (vaddr &amp; (page_size - 1));</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Translated %#x -&gt; %#x.\n&quot;</span>, vaddr, paddr);</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;                req-&gt;setPaddr(paddr);</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;                <span class="keywordflow">if</span> (entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#ab946ef397e1c037519ea8af144b4f198">uncacheable</a>)</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;                    req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a>);</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;                <span class="comment">//Use the address which already has segmentation applied.</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Paging disabled.\n&quot;</span>);</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Translated %#x -&gt; %#x.\n&quot;</span>, vaddr, vaddr);</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;                req-&gt;setPaddr(vaddr);</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;            }</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;            <span class="comment">// Real mode</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;In real mode.\n&quot;</span>);</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Translated %#x -&gt; %#x.\n&quot;</span>, vaddr, vaddr);</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;            req-&gt;setPaddr(vaddr);</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;        }</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;        <span class="comment">// Check for an access to the local APIC</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;            LocalApicBase localApicBase =</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;                tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6">MISCREG_APIC_BASE</a>);</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> baseAddr = localApicBase.base * <a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">PageBytes</a>;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> paddr = req-&gt;getPaddr();</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;            <span class="keywordflow">if</span> (baseAddr &lt;= paddr &amp;&amp; baseAddr + PageBytes &gt; paddr) {</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                <span class="comment">// Force the access to be uncacheable.</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;                req-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a>);</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;                req-&gt;setPaddr(<a class="code" href="namespaceX86ISA.html#afe1cfa1e015d1bc9a1aaa13453e9af92">x86LocalAPICAddress</a>(tc-&gt;<a class="code" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">contextId</a>(),</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;                                                  paddr - baseAddr));</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;            }</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;        }</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    };</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a33379064b91db23f251255f46b47f1a0">  904</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#a33379064b91db23f251255f46b47f1a0">GpuTLB::translateAtomic</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc,</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;                            <a class="code" href="classX86ISA_1_1GpuTLB.html#aee1d04445a8f1b7e10def8490d399215">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, <span class="keywordtype">int</span> &amp;latency)</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    {</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;        <span class="keywordtype">bool</span> delayedResponse;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a097eb71aaea6f6c72b2b501ec6005301">GpuTLB::translate</a>(req, tc, <span class="keyword">nullptr</span>, mode, delayedResponse, <span class="keyword">false</span>,</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;                                 latency);</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    }</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#aa63c65e9d2d6fdb575c1fe8747d36024">  914</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#aa63c65e9d2d6fdb575c1fe8747d36024">GpuTLB::translateTiming</a>(<span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;req, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc,</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB_1_1Translation.html">Translation</a> *translation, <a class="code" href="classX86ISA_1_1GpuTLB.html#aee1d04445a8f1b7e10def8490d399215">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>, <span class="keywordtype">int</span> &amp;latency)</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    {</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;        <span class="keywordtype">bool</span> delayedResponse;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;        assert(translation);</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;        <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> fault = <a class="code" href="classX86ISA_1_1GpuTLB.html#a097eb71aaea6f6c72b2b501ec6005301">GpuTLB::translate</a>(req, tc, translation, mode,</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;                                        delayedResponse, <span class="keyword">true</span>, latency);</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;        <span class="keywordflow">if</span> (!delayedResponse)</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;            translation-&gt;<a class="code" href="classX86ISA_1_1GpuTLB_1_1Translation.html#ac7f1126f0fb1f09d584a62cafc51b13c">finish</a>(fault, req, tc, mode);</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    }</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    <a class="code" href="classX86ISA_1_1Walker.html">Walker</a>*</div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#adebedec05250fb303563aaa6d0fcae0d">  928</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#adebedec05250fb303563aaa6d0fcae0d">GpuTLB::getWalker</a>()</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    {</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1GpuTLB.html#a0c6d3c5ec3f2a2bde5bfd0f454e2a9da">walker</a>;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    }</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a60d417a98549a9f1af6842234da86f91">  935</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#a60d417a98549a9f1af6842234da86f91">GpuTLB::serialize</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>)<span class="keyword"> const</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    }</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a2f3ab67e80558a6501276091638187a1">  940</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#a2f3ab67e80558a6501276091638187a1">GpuTLB::unserialize</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>)</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    {</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    }</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a7dca5c6c2ecf0221d728e8f3b065ce1c">  945</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#a7dca5c6c2ecf0221d728e8f3b065ce1c">GpuTLB::regStats</a>()</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    {</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;        <a class="code" href="classStats_1_1Group.html#ae51571a9ce454b2b4cb6d1e2d91e03ce">ClockedObject::regStats</a>();</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a2fafba90843662eaa8b553ef9073b2be">localNumTLBAccesses</a></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.local_TLB_accesses&quot;</span>)</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of TLB accesses&quot;</span>)</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;            ;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#ab86e11c4f0616a4fe4836499c6a70b84">localNumTLBHits</a></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.local_TLB_hits&quot;</span>)</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of TLB hits&quot;</span>)</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;            ;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a84a1c7dff15af77cfb8f5c8a40c1c96b">localNumTLBMisses</a></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.local_TLB_misses&quot;</span>)</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of TLB misses&quot;</span>)</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;            ;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#af289abb698d5a2717e86c8658823353e">localTLBMissRate</a></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.local_TLB_miss_rate&quot;</span>)</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;TLB miss rate&quot;</span>)</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;            ;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a8b739047596ea433fd138b2848615725">accessCycles</a></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.access_cycles&quot;</span>)</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Cycles spent accessing this TLB level&quot;</span>)</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;            ;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a8e8232bf3ac159df8dc0c6bcb32234d8">pageTableCycles</a></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.page_table_cycles&quot;</span>)</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Cycles spent accessing the page table&quot;</span>)</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;            ;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#af289abb698d5a2717e86c8658823353e">localTLBMissRate</a> = 100 * <a class="code" href="classX86ISA_1_1GpuTLB.html#a84a1c7dff15af77cfb8f5c8a40c1c96b">localNumTLBMisses</a> / <a class="code" href="classX86ISA_1_1GpuTLB.html#a2fafba90843662eaa8b553ef9073b2be">localNumTLBAccesses</a>;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#af96eb27498b80fd84c2a368241e6d7f2">numUniquePages</a></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.unique_pages&quot;</span>)</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of unique pages touched&quot;</span>)</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;            ;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a9d9992f19bd12e2e8a9c19b56444fcac">localCycles</a></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.local_cycles&quot;</span>)</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of cycles spent in queue for all incoming reqs&quot;</span>)</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;            ;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a96bff4835af5997ba1528a8d479e89cc">localLatency</a></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.local_latency&quot;</span>)</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Avg. latency over incoming coalesced reqs&quot;</span>)</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;            ;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a96bff4835af5997ba1528a8d479e89cc">localLatency</a> = <a class="code" href="classX86ISA_1_1GpuTLB.html#a9d9992f19bd12e2e8a9c19b56444fcac">localCycles</a> / <a class="code" href="classX86ISA_1_1GpuTLB.html#a2fafba90843662eaa8b553ef9073b2be">localNumTLBAccesses</a>;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#ac697e94c3a79902142a1038ca422f9eb">globalNumTLBAccesses</a></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.global_TLB_accesses&quot;</span>)</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of TLB accesses&quot;</span>)</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;            ;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a870f75d6a6dc16697621013aadc1df1c">globalNumTLBHits</a></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.global_TLB_hits&quot;</span>)</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of TLB hits&quot;</span>)</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;            ;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a9f74d36c240f52cb9230056900e073bf">globalNumTLBMisses</a></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.global_TLB_misses&quot;</span>)</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of TLB misses&quot;</span>)</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;            ;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#ab986fe30e94ab074f556dfce5c1571f5">globalTLBMissRate</a></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.global_TLB_miss_rate&quot;</span>)</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;TLB miss rate&quot;</span>)</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;            ;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#ab986fe30e94ab074f556dfce5c1571f5">globalTLBMissRate</a> = 100 * <a class="code" href="classX86ISA_1_1GpuTLB.html#a9f74d36c240f52cb9230056900e073bf">globalNumTLBMisses</a> / <a class="code" href="classX86ISA_1_1GpuTLB.html#ac697e94c3a79902142a1038ca422f9eb">globalNumTLBAccesses</a>;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a928b9cef3f6c109c83f90c05d7915d31">avgReuseDistance</a></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.avg_reuse_distance&quot;</span>)</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;            .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;avg. reuse distance over all pages (in ticks)&quot;</span>)</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;            ;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    }</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a75b1591d3ce429d0aeddb7efb7f51167"> 1033</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#a75b1591d3ce429d0aeddb7efb7f51167">GpuTLB::issueTLBLookup</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    {</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;        assert(pkt);</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;        assert(pkt-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12">senderState</a>);</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> virt_page_addr = <a class="code" href="intmath_8hh.html#a53b39f36cb9a3b6b6cf0240efef4dae2">roundDown</a>(pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;getVaddr(),</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;                                        <a class="code" href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">TheISA::PageBytes</a>);</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;        <a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html">TranslationState</a> *sender_state =</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;                <a class="code" href="cast_8hh.html#af7699039cf67ee4fd9d3d543bdcabe29">safe_cast</a>&lt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html">TranslationState</a>*&gt;(pkt-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12">senderState</a>);</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;        <span class="keywordtype">bool</span> update_stats = !sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#ad4635274dc0e0f83eb58d3d0f196da0b">prefetch</a>;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;        <a class="code" href="classThreadContext.html">ThreadContext</a> * tmp_tc = sender_state-&gt;tc;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Translation req. for virt. page addr %#x\n&quot;</span>,</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;                virt_page_addr);</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;        <span class="keywordtype">int</span> req_cnt = sender_state-&gt;reqCnt.back();</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;        <span class="keywordflow">if</span> (update_stats) {</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#a8b739047596ea433fd138b2848615725">accessCycles</a> -= (<a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() * req_cnt);</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#a9d9992f19bd12e2e8a9c19b56444fcac">localCycles</a> -= <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>();</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#aad6621ca1274b82867e7dc3bfea345ca">updatePageFootprint</a>(virt_page_addr);</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#ac697e94c3a79902142a1038ca422f9eb">globalNumTLBAccesses</a> += req_cnt;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;        }</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29">tlbOutcome</a> lookup_outcome = <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29acc177248c80b0e9c32449f16d6ac3be5">TLB_MISS</a>;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;        <span class="keyword">const</span> <a class="code" href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a> &amp;tmp_req = pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;        <span class="comment">// Access the TLB and figure out if it&#39;s a hit or a miss.</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;        <span class="keywordtype">bool</span> success = <a class="code" href="classX86ISA_1_1GpuTLB.html#ab731c00f16ed9cb4803c3071cdf67d0e">tlbLookup</a>(tmp_req, tmp_tc, update_stats);</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;        <span class="keywordflow">if</span> (success) {</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;            lookup_outcome = <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29a12b4ab072fdc13228e0c2625b5953e12">TLB_HIT</a>;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;            <span class="comment">// Put the entry in SenderState</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;            <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> *entry = <a class="code" href="classX86ISA_1_1GpuTLB.html#af043f8415ebc5cbbaffeb268a6c5b9d0">lookup</a>(tmp_req-&gt;getVaddr(), <span class="keyword">false</span>);</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;            assert(entry);</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;            <span class="keyword">auto</span> <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a> = sender_state-&gt;tc-&gt;getProcessPtr();</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;            sender_state-&gt;tlbEntry =</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;                <span class="keyword">new</span> <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a>(<a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>-&gt;pid(), entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#a33008235d1fc683b8a833852b8d34c61">vaddr</a>, entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#aae3dab8cc02e39a658865c28cfb8a8ac">paddr</a>,</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;                             <span class="keyword">false</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;            <span class="keywordflow">if</span> (update_stats) {</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;                <span class="comment">// the reqCnt has an entry per level, so its size tells us</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;                <span class="comment">// which level we are in</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;                sender_state-&gt;hitLevel = sender_state-&gt;reqCnt.<a class="code" href="structX86ISA_1_1TlbEntry.html#a751e9b896a3c979c9695f9f5e9ffb73b">size</a>();</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;                <a class="code" href="classX86ISA_1_1GpuTLB.html#a870f75d6a6dc16697621013aadc1df1c">globalNumTLBHits</a> += req_cnt;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;            }</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;            <span class="keywordflow">if</span> (update_stats)</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;                <a class="code" href="classX86ISA_1_1GpuTLB.html#a9f74d36c240f52cb9230056900e073bf">globalNumTLBMisses</a> += req_cnt;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;        }</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;        <span class="comment">/*</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">         * We now know the TLB lookup outcome (if it&#39;s a hit or a miss), as well</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">         * as the TLB access latency.</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">         *</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">         * We create and schedule a new TLBEvent which will help us take the</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">         * appropriate actions (e.g., update TLB on a hit, send request to lower</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">         * level TLB on a miss, or start a page walk if this was the last-level</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">         * TLB)</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html">TLBEvent</a> *tlb_event =</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;            <span class="keyword">new</span> <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html">TLBEvent</a>(<span class="keyword">this</span>, virt_page_addr, lookup_outcome, pkt);</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1GpuTLB.html#ab48d3abddbcbfaa2ef4e89df332ca581">translationReturnEvent</a>.count(virt_page_addr)) {</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Virtual Page Address %#x already has a return event\n&quot;</span>,</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;                  virt_page_addr);</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;        }</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#ab48d3abddbcbfaa2ef4e89df332ca581">translationReturnEvent</a>[virt_page_addr] = tlb_event;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;        assert(tlb_event);</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;schedule translationReturnEvent @ curTick %d\n&quot;</span>,</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;                <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() + this-&gt;<a class="code" href="classX86ISA_1_1GpuTLB.html#aa15f96b0cf9d770b6ddb90bd30bb5c55">ticks</a>(<a class="code" href="classX86ISA_1_1GpuTLB.html#a9978683e7b3f188ecf26ec13ec71a17c">hitLatency</a>));</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;        <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(tlb_event, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() + this-&gt;<a class="code" href="classX86ISA_1_1GpuTLB.html#aa15f96b0cf9d770b6ddb90bd30bb5c55">ticks</a>(<a class="code" href="classX86ISA_1_1GpuTLB.html#a9978683e7b3f188ecf26ec13ec71a17c">hitLatency</a>));</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    }</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a82ed59b57600f12b610cab205f633987"> 1113</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a82ed59b57600f12b610cab205f633987">GpuTLB::TLBEvent::TLBEvent</a>(<a class="code" href="classX86ISA_1_1GpuTLB.html">GpuTLB</a>* _tlb, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> _addr, <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29">tlbOutcome</a> tlb_outcome,</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;                               <a class="code" href="classPacket.html">PacketPtr</a> _pkt)</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;        : <a class="code" href="classEvent.html">Event</a>(CPU_Tick_Pri), <a class="code" href="classX86ISA_1_1GpuTLB.html#a419c17e6f1b486669ef17d43d4b78656">tlb</a>(_tlb), virtPageAddr(_addr),</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;        outcome(tlb_outcome), pkt(_pkt)</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    {</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    }</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a9463d451732966200ec8bdfdd559a50e"> 1125</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#a9463d451732966200ec8bdfdd559a50e">GpuTLB::pagingProtectionChecks</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#aa3458cf2ff4f9306e6240189d3b05dbe">pkt</a>,</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;            <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> * tlb_entry, <a class="code" href="classX86ISA_1_1GpuTLB.html#aee1d04445a8f1b7e10def8490d399215">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a>)</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    {</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;        HandyM5Reg m5Reg = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">MISCREG_M5_REG</a>);</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;        uint32_t <a class="code" href="classEvent.html#adf7d78113503926deff5dec761413f03">flags</a> = pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;getFlags();</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;        <span class="keywordtype">bool</span> storeCheck = flags &amp; (<a class="code" href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a4b17b810f6bc1a5880a5ac0c353a5dae">StoreCheck</a> &lt;&lt; <a class="code" href="namespaceX86ISA.html#aa9a4d1399863269d35247363c0707927">FlagShift</a>);</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;        <span class="comment">// Do paging protection checks.</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;        <span class="keywordtype">bool</span> inUser = (m5Reg.cpl == 3 &amp;&amp; !(flags &amp; (<a class="code" href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a4b4eb032bad0f18f930ab18713bd5fad">CPL0FlagBit</a> &lt;&lt; <a class="code" href="namespaceX86ISA.html#aa9a4d1399863269d35247363c0707927">FlagShift</a>)));</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;        CR0 cr0 = tc-&gt;<a class="code" href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">readMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>);</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;        <span class="keywordtype">bool</span> badWrite = (!tlb_entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#a10c58edddf4f3be430b3aed67ce2f345">writable</a> &amp;&amp; (inUser || cr0.wp));</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;        <span class="keywordflow">if</span> ((inUser &amp;&amp; !tlb_entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#af25a9b944fdc7e04079332c2a11cbe09">user</a>) ||</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;            (mode == <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a> &amp;&amp; badWrite)) {</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;            <span class="comment">// The page must have been present to get into the TLB in</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;            <span class="comment">// the first place. We&#39;ll assume the reserved bits are</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;            <span class="comment">// fine even though we&#39;re not checking them.</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Page fault detected&quot;</span>);</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;        }</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;        <span class="keywordflow">if</span> (storeCheck &amp;&amp; badWrite) {</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;            <span class="comment">// This would fault if this were a write, so return a page</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;            <span class="comment">// fault that reflects that happening.</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Page fault detected&quot;</span>);</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;        }</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    }</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a93014428db35f68e43cfb09a23c9eade"> 1159</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#a93014428db35f68e43cfb09a23c9eade">GpuTLB::handleTranslationReturn</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> virt_page_addr, <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29">tlbOutcome</a> tlb_outcome,</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;            <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#aa3458cf2ff4f9306e6240189d3b05dbe">pkt</a>)</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    {</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;        assert(pkt);</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;getVaddr();</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;        <a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html">TranslationState</a> *sender_state =</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;            <a class="code" href="cast_8hh.html#af7699039cf67ee4fd9d3d543bdcabe29">safe_cast</a>&lt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html">TranslationState</a>*&gt;(pkt-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12">senderState</a>);</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;        <a class="code" href="classThreadContext.html">ThreadContext</a> *tc = sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a30f757a21ea3f0644795c2ef7777be59">tc</a>;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#aee1d04445a8f1b7e10def8490d399215">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> = sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aa970891fdf6dfae78a52dcb181fda388">tlbMode</a>;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;        <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> *local_entry, *new_entry;</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;        <span class="keywordflow">if</span> (tlb_outcome == <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29a12b4ab072fdc13228e0c2625b5953e12">TLB_HIT</a>) {</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Translation Done - TLB Hit for addr %#x\n&quot;</span>, vaddr);</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;            local_entry = sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aadcc48c586a5d32a134070f1b50b4c5c">tlbEntry</a>;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Translation Done - TLB Miss for addr %#x\n&quot;</span>,</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;                    vaddr);</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;            <span class="comment">// We are returning either from a page walk or from a hit at a lower</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;            <span class="comment">// TLB level. The senderState should be &quot;carrying&quot; a pointer to the</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;            <span class="comment">// correct TLBEntry.</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;            new_entry = sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aadcc48c586a5d32a134070f1b50b4c5c">tlbEntry</a>;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;            assert(new_entry);</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;            local_entry = new_entry;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1GpuTLB.html#ab376e93df98631818310ec30ec05b0a6">allocationPolicy</a>) {</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;allocating entry w/ addr %#x\n&quot;</span>,</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;                        virt_page_addr);</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;                local_entry = <a class="code" href="classX86ISA_1_1GpuTLB.html#aa30faf2561a6f666941355c1f0183613">insert</a>(virt_page_addr, *new_entry);</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;            }</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;            assert(local_entry);</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;        }</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Entry found with vaddr %#x,  doing protection checks &quot;</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;                <span class="stringliteral">&quot;while paddr was %#x.\n&quot;</span>, local_entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#a33008235d1fc683b8a833852b8d34c61">vaddr</a>,</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;                local_entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#aae3dab8cc02e39a658865c28cfb8a8ac">paddr</a>);</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a9463d451732966200ec8bdfdd559a50e">pagingProtectionChecks</a>(tc, pkt, local_entry, mode);</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;        <span class="keywordtype">int</span> page_size = local_entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#a751e9b896a3c979c9695f9f5e9ffb73b">size</a>();</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> paddr = local_entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#aae3dab8cc02e39a658865c28cfb8a8ac">paddr</a> | (vaddr &amp; (page_size - 1));</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Translated %#x -&gt; %#x.\n&quot;</span>, vaddr, paddr);</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;        <span class="comment">// Since this packet will be sent through the cpu side slave port,</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;        <span class="comment">// it must be converted to a response pkt if it is not one already</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;        <span class="keywordflow">if</span> (pkt-&gt;<a class="code" href="classPacket.html#ac9867cdbf0c0157b274dc11fe177a449">isRequest</a>()) {</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;            pkt-&gt;<a class="code" href="classPacket.html#ad570f51a677a215d45a1d04b00cbb8f6">makeTimingResponse</a>();</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;        }</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;setPaddr(paddr);</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;        <span class="keywordflow">if</span> (local_entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#ab946ef397e1c037519ea8af144b4f198">uncacheable</a>) {</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;             pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a>);</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;        }</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;        <span class="comment">//send packet back to coalescer</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a80ac3c45f817884304351647537a078c">cpuSidePort</a>[0]-&gt;sendTimingResp(pkt);</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;        <span class="comment">//schedule cleanup event</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a1608d3eaa14ebb6b312d1bf987077ba8">cleanupQueue</a>.push(virt_page_addr);</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;        <span class="comment">// schedule this only once per cycle.</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;        <span class="comment">// The check is required because we might have multiple translations</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;        <span class="comment">// returning the same cycle</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;        <span class="comment">// this is a maximum priority event and must be on the same cycle</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;        <span class="comment">// as the cleanup event in TLBCoalescer to avoid a race with</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;        <span class="comment">// IssueProbeEvent caused by TLBCoalescer::MemSidePort::recvReqRetry</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classX86ISA_1_1GpuTLB.html#a3b5d0e554e844dbe9b3a71a8b0c7b924">cleanupEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>())</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;            <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classX86ISA_1_1GpuTLB.html#a3b5d0e554e844dbe9b3a71a8b0c7b924">cleanupEvent</a>, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    }</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a4608fbbfffd9199886b0f94f487a6a9a"> 1244</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#a4608fbbfffd9199886b0f94f487a6a9a">GpuTLB::translationReturn</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#ab4da8cea6c63adebb5ec1c87af75a1fb">virtPageAddr</a>, <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29">tlbOutcome</a> <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#aaf3a97f71e792de4149454dbdc7c8ba3">outcome</a>,</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;                              <a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#aa3458cf2ff4f9306e6240189d3b05dbe">pkt</a>)</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    {</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Triggered TLBEvent for addr %#x\n&quot;</span>, virtPageAddr);</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;        assert(<a class="code" href="classX86ISA_1_1GpuTLB.html#ab48d3abddbcbfaa2ef4e89df332ca581">translationReturnEvent</a>[virtPageAddr]);</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;        assert(pkt);</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;        <a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html">TranslationState</a> *tmp_sender_state =</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;            <a class="code" href="cast_8hh.html#af7699039cf67ee4fd9d3d543bdcabe29">safe_cast</a>&lt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html">TranslationState</a>*&gt;(pkt-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12">senderState</a>);</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;        <span class="keywordtype">int</span> req_cnt = tmp_sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a09a04c3f2066d4b89ad85c0ee42b87ca">reqCnt</a>.back();</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;        <span class="keywordtype">bool</span> update_stats = !tmp_sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#ad4635274dc0e0f83eb58d3d0f196da0b">prefetch</a>;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;        <span class="keywordflow">if</span> (outcome == <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29a12b4ab072fdc13228e0c2625b5953e12">TLB_HIT</a>) {</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#a93014428db35f68e43cfb09a23c9eade">handleTranslationReturn</a>(virtPageAddr, <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29a12b4ab072fdc13228e0c2625b5953e12">TLB_HIT</a>, pkt);</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;            <span class="keywordflow">if</span> (update_stats) {</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;                <a class="code" href="classX86ISA_1_1GpuTLB.html#a8b739047596ea433fd138b2848615725">accessCycles</a> += (req_cnt * <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;                <a class="code" href="classX86ISA_1_1GpuTLB.html#a9d9992f19bd12e2e8a9c19b56444fcac">localCycles</a> += <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>();</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;            }</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (outcome == <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29acc177248c80b0e9c32449f16d6ac3be5">TLB_MISS</a>) {</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;This is a TLB miss\n&quot;</span>);</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;            <span class="keywordflow">if</span> (update_stats) {</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;                <a class="code" href="classX86ISA_1_1GpuTLB.html#a8b739047596ea433fd138b2848615725">accessCycles</a> += (req_cnt*<a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;                <a class="code" href="classX86ISA_1_1GpuTLB.html#a9d9992f19bd12e2e8a9c19b56444fcac">localCycles</a> += <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>();</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;            }</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1GpuTLB.html#a76507893b433c64b3bcc4c47458accbc">hasMemSidePort</a>) {</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;                <span class="comment">// the one cyle added here represent the delay from when we get</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;                <span class="comment">// the reply back till when we propagate it to the coalescer</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;                <span class="comment">// above.</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;                <span class="keywordflow">if</span> (update_stats) {</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;                    <a class="code" href="classX86ISA_1_1GpuTLB.html#a8b739047596ea433fd138b2848615725">accessCycles</a> += (req_cnt * 1);</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;                    <a class="code" href="classX86ISA_1_1GpuTLB.html#a9d9992f19bd12e2e8a9c19b56444fcac">localCycles</a> += 1;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;                }</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;                <span class="keywordflow">if</span> (!<a class="code" href="classX86ISA_1_1GpuTLB.html#abf9602b1762ac25786bfbb784362e2a5">memSidePort</a>[0]-&gt;sendTimingReq(pkt)) {</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;                    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Failed sending translation request to &quot;</span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;                            <span class="stringliteral">&quot;lower level TLB for addr %#x\n&quot;</span>, virtPageAddr);</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;                    <a class="code" href="classX86ISA_1_1GpuTLB.html#abf9602b1762ac25786bfbb784362e2a5">memSidePort</a>[0]-&gt;retries.push_back(pkt);</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;                    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Sent translation request to lower level &quot;</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;                            <span class="stringliteral">&quot;TLB for addr %#x\n&quot;</span>, virtPageAddr);</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;                }</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;                <span class="comment">//this is the last level TLB. Start a page walk</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Last level TLB - start a page walk for &quot;</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;                        <span class="stringliteral">&quot;addr %#x\n&quot;</span>, virtPageAddr);</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;                <span class="keywordflow">if</span> (update_stats)</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;                    <a class="code" href="classX86ISA_1_1GpuTLB.html#a8e8232bf3ac159df8dc0c6bcb32234d8">pageTableCycles</a> -= (req_cnt*<a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;                <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html">TLBEvent</a> *tlb_event = <a class="code" href="classX86ISA_1_1GpuTLB.html#ab48d3abddbcbfaa2ef4e89df332ca581">translationReturnEvent</a>[<a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#ab4da8cea6c63adebb5ec1c87af75a1fb">virtPageAddr</a>];</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;                assert(tlb_event);</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;                tlb_event-&gt;<a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a79f2a79e3e5b63d6bd5b5de754e024c6">updateOutcome</a>(<a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29a183dd1cc01be8381a02a1556e3c94c45">PAGE_WALK</a>);</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;                <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(tlb_event, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() + <a class="code" href="classX86ISA_1_1GpuTLB.html#aa15f96b0cf9d770b6ddb90bd30bb5c55">ticks</a>(<a class="code" href="classX86ISA_1_1GpuTLB.html#a51075d97597e89efaacdd1e4b7b92b5c">missLatency2</a>));</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;            }</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (outcome == <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29a183dd1cc01be8381a02a1556e3c94c45">PAGE_WALK</a>) {</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;            <span class="keywordflow">if</span> (update_stats)</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;                <a class="code" href="classX86ISA_1_1GpuTLB.html#a8e8232bf3ac159df8dc0c6bcb32234d8">pageTableCycles</a> += (req_cnt*<a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>());</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;            <span class="comment">// Need to access the page table and update the TLB</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Doing a page walk for address %#x\n&quot;</span>,</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;                    virtPageAddr);</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;            <a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html">TranslationState</a> *sender_state =</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;                <a class="code" href="cast_8hh.html#af7699039cf67ee4fd9d3d543bdcabe29">safe_cast</a>&lt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html">TranslationState</a>*&gt;(pkt-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12">senderState</a>);</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;            <a class="code" href="classProcess.html">Process</a> *<a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a> = sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a30f757a21ea3f0644795c2ef7777be59">tc</a>-&gt;<a class="code" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">getProcessPtr</a>();</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;getVaddr();</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">    #ifndef NDEBUG</span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> alignedVaddr = p-&gt;pTable-&gt;pageAlign(vaddr);</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;            assert(alignedVaddr == virtPageAddr);</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;            <span class="keyword">const</span> <a class="code" href="structEmulationPageTable_1_1Entry.html">EmulationPageTable::Entry</a> *pte = p-&gt;pTable-&gt;lookup(vaddr);</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;            <span class="keywordflow">if</span> (!pte &amp;&amp; sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aa970891fdf6dfae78a52dcb181fda388">tlbMode</a> != <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b">BaseTLB::Execute</a> &amp;&amp;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;                    p-&gt;fixupStackFault(vaddr)) {</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;                pte = p-&gt;pTable-&gt;lookup(vaddr);</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;            }</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;            <span class="keywordflow">if</span> (pte) {</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Mapping %#x to %#x\n&quot;</span>, alignedVaddr,</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;                        pte-&gt;<a class="code" href="structEmulationPageTable_1_1Entry.html#a6c1866a41d576b70e84527523d09dcba">paddr</a>);</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;                sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aadcc48c586a5d32a134070f1b50b4c5c">tlbEntry</a> =</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;                    <span class="keyword">new</span> <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a>(p-&gt;pid(), <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#ab4da8cea6c63adebb5ec1c87af75a1fb">virtPageAddr</a>, pte-&gt;<a class="code" href="structEmulationPageTable_1_1Entry.html#a6c1866a41d576b70e84527523d09dcba">paddr</a>, <span class="keyword">false</span>,</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;                                 <span class="keyword">false</span>);</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;                sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aadcc48c586a5d32a134070f1b50b4c5c">tlbEntry</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;            }</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#a93014428db35f68e43cfb09a23c9eade">handleTranslationReturn</a>(virtPageAddr, <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29acc177248c80b0e9c32449f16d6ac3be5">TLB_MISS</a>, pkt);</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (outcome == <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29a65455b58e3824e49342d39529859501a">MISS_RETURN</a>) {</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#a93014428db35f68e43cfb09a23c9eade">handleTranslationReturn</a>(virtPageAddr, <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29acc177248c80b0e9c32449f16d6ac3be5">TLB_MISS</a>, pkt);</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unexpected TLB outcome %d&quot;</span>, outcome);</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;        }</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;    }</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#ace996acd97265e7dfd8d8cb1e11baff6"> 1357</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#ace996acd97265e7dfd8d8cb1e11baff6">GpuTLB::TLBEvent::process</a>()</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    {</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">tlb</a>-&gt;<a class="code" href="classX86ISA_1_1GpuTLB.html#a4608fbbfffd9199886b0f94f487a6a9a">translationReturn</a>(<a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#ab4da8cea6c63adebb5ec1c87af75a1fb">virtPageAddr</a>, <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#aaf3a97f71e792de4149454dbdc7c8ba3">outcome</a>, <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#aa3458cf2ff4f9306e6240189d3b05dbe">pkt</a>);</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;    }</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span>*</div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a2fde9f954a1996c9c4e9ef01f6998577"> 1363</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a2fde9f954a1996c9c4e9ef01f6998577">GpuTLB::TLBEvent::description</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;        <span class="keywordflow">return</span> <span class="stringliteral">&quot;trigger translationDoneEvent&quot;</span>;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;    }</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a79f2a79e3e5b63d6bd5b5de754e024c6"> 1369</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a79f2a79e3e5b63d6bd5b5de754e024c6">GpuTLB::TLBEvent::updateOutcome</a>(<a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29">tlbOutcome</a> _outcome)</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;    {</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#aaf3a97f71e792de4149454dbdc7c8ba3">outcome</a> = _outcome;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;    }</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a646896f5225d09653c1930e94bf59a76"> 1375</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a646896f5225d09653c1930e94bf59a76">GpuTLB::TLBEvent::getTLBEventVaddr</a>()</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;    {</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#ab4da8cea6c63adebb5ec1c87af75a1fb">virtPageAddr</a>;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;    }</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="comment">     * recvTiming receives a coalesced timing request from a TLBCoalescer</span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="comment">     * and it calls issueTLBLookup()</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment">     * It only rejects the packet if we have exceeded the max</span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;<span class="comment">     * outstanding number of requests for the TLB</span></div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#abd07b00e045739a69bd1a35ea5163ed5"> 1387</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#abd07b00e045739a69bd1a35ea5163ed5">GpuTLB::CpuSidePort::recvTimingReq</a>(<a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#aa3458cf2ff4f9306e6240189d3b05dbe">pkt</a>)</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    {</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">tlb</a>-&gt;<a class="code" href="classX86ISA_1_1GpuTLB.html#a92badf578f5e3f43427dcd791f607865">outstandingReqs</a> &lt; <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">tlb</a>-&gt;<a class="code" href="classX86ISA_1_1GpuTLB.html#a4370c360c79eac2c8ca2c45976a7c4f2">maxCoalescedReqs</a>) {</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">tlb</a>-&gt;<a class="code" href="classX86ISA_1_1GpuTLB.html#a75b1591d3ce429d0aeddb7efb7f51167">issueTLBLookup</a>(pkt);</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;            <span class="comment">// update number of outstanding translation requests</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">tlb</a>-&gt;<a class="code" href="classX86ISA_1_1GpuTLB.html#a92badf578f5e3f43427dcd791f607865">outstandingReqs</a>++;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;         } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Reached maxCoalescedReqs number %d\n&quot;</span>,</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;                    <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">tlb</a>-&gt;<a class="code" href="classX86ISA_1_1GpuTLB.html#a92badf578f5e3f43427dcd791f607865">outstandingReqs</a>);</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;         }</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;    }</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#aa84f4a7cfc92f4e69db4e7162a1ebf3c"> 1410</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#aa84f4a7cfc92f4e69db4e7162a1ebf3c">GpuTLB::handleFuncTranslationReturn</a>(<a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#aa3458cf2ff4f9306e6240189d3b05dbe">pkt</a>, <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29">tlbOutcome</a> tlb_outcome)</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    {</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;        <a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html">TranslationState</a> *sender_state =</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;            <a class="code" href="cast_8hh.html#af7699039cf67ee4fd9d3d543bdcabe29">safe_cast</a>&lt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html">TranslationState</a>*&gt;(pkt-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12">senderState</a>);</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;        <a class="code" href="classThreadContext.html">ThreadContext</a> *tc = sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a30f757a21ea3f0644795c2ef7777be59">tc</a>;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#aee1d04445a8f1b7e10def8490d399215">Mode</a> <a class="code" href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">mode</a> = sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aa970891fdf6dfae78a52dcb181fda388">tlbMode</a>;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;getVaddr();</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;        <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> *local_entry, *new_entry;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;        <span class="keywordflow">if</span> (tlb_outcome == <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29a12b4ab072fdc13228e0c2625b5953e12">TLB_HIT</a>) {</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Functional Translation Done - TLB hit for addr &quot;</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;                    <span class="stringliteral">&quot;%#x\n&quot;</span>, vaddr);</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;            local_entry = sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aadcc48c586a5d32a134070f1b50b4c5c">tlbEntry</a>;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Functional Translation Done - TLB miss for addr &quot;</span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;                    <span class="stringliteral">&quot;%#x\n&quot;</span>, vaddr);</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;            <span class="comment">// We are returning either from a page walk or from a hit at a lower</span></div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;            <span class="comment">// TLB level. The senderState should be &quot;carrying&quot; a pointer to the</span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;            <span class="comment">// correct TLBEntry.</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;            new_entry = sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aadcc48c586a5d32a134070f1b50b4c5c">tlbEntry</a>;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;            assert(new_entry);</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;            local_entry = new_entry;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1GpuTLB.html#ab376e93df98631818310ec30ec05b0a6">allocationPolicy</a>) {</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;                <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> virt_page_addr = <a class="code" href="intmath_8hh.html#a53b39f36cb9a3b6b6cf0240efef4dae2">roundDown</a>(vaddr, <a class="code" href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">TheISA::PageBytes</a>);</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;allocating entry w/ addr %#x\n&quot;</span>,</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;                        virt_page_addr);</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;                local_entry = <a class="code" href="classX86ISA_1_1GpuTLB.html#aa30faf2561a6f666941355c1f0183613">insert</a>(virt_page_addr, *new_entry);</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;            }</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;            assert(local_entry);</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;        }</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Entry found with vaddr %#x, doing protection checks &quot;</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;                <span class="stringliteral">&quot;while paddr was %#x.\n&quot;</span>, local_entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#a33008235d1fc683b8a833852b8d34c61">vaddr</a>,</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;                local_entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#aae3dab8cc02e39a658865c28cfb8a8ac">paddr</a>);</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;        <span class="keywordflow">if</span> (!sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#ad4635274dc0e0f83eb58d3d0f196da0b">prefetch</a> &amp;&amp; sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aadcc48c586a5d32a134070f1b50b4c5c">tlbEntry</a>)</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#a9463d451732966200ec8bdfdd559a50e">pagingProtectionChecks</a>(tc, pkt, local_entry, mode);</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;        <span class="keywordtype">int</span> page_size = local_entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#a751e9b896a3c979c9695f9f5e9ffb73b">size</a>();</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> paddr = local_entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#aae3dab8cc02e39a658865c28cfb8a8ac">paddr</a> | (vaddr &amp; (page_size - 1));</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Translated %#x -&gt; %#x.\n&quot;</span>, vaddr, paddr);</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;        pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;setPaddr(paddr);</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;        <span class="keywordflow">if</span> (local_entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#ab946ef397e1c037519ea8af144b4f198">uncacheable</a>)</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;             pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;setFlags(<a class="code" href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a>);</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    }</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;    <span class="comment">// This is used for atomic translations. Need to</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    <span class="comment">// make it all happen during the same cycle.</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#a63ff2ed2e0e1c6bd2f7644a87b89d674"> 1480</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#a63ff2ed2e0e1c6bd2f7644a87b89d674">GpuTLB::CpuSidePort::recvFunctional</a>(<a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#aa3458cf2ff4f9306e6240189d3b05dbe">pkt</a>)</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;    {</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;        <a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html">TranslationState</a> *sender_state =</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;            <a class="code" href="cast_8hh.html#af7699039cf67ee4fd9d3d543bdcabe29">safe_cast</a>&lt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html">TranslationState</a>*&gt;(pkt-&gt;<a class="code" href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12">senderState</a>);</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;        <a class="code" href="classThreadContext.html">ThreadContext</a> *tc = sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a30f757a21ea3f0644795c2ef7777be59">tc</a>;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;        <span class="keywordtype">bool</span> update_stats = !sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#ad4635274dc0e0f83eb58d3d0f196da0b">prefetch</a>;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> virt_page_addr = <a class="code" href="intmath_8hh.html#a53b39f36cb9a3b6b6cf0240efef4dae2">roundDown</a>(pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;getVaddr(),</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;                                        <a class="code" href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">TheISA::PageBytes</a>);</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;        <span class="keywordflow">if</span> (update_stats)</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">tlb</a>-&gt;<a class="code" href="classX86ISA_1_1GpuTLB.html#aad6621ca1274b82867e7dc3bfea345ca">updatePageFootprint</a>(virt_page_addr);</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;        <span class="comment">// do the TLB lookup without updating the stats</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;        <span class="keywordtype">bool</span> success = <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">tlb</a>-&gt;<a class="code" href="classX86ISA_1_1GpuTLB.html#ab731c00f16ed9cb4803c3071cdf67d0e">tlbLookup</a>(pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>, tc, update_stats);</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29">tlbOutcome</a> tlb_outcome = success ? <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29a12b4ab072fdc13228e0c2625b5953e12">TLB_HIT</a> : <a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29acc177248c80b0e9c32449f16d6ac3be5">TLB_MISS</a>;</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;        <span class="comment">// functional mode means no coalescing</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;        <span class="comment">// global metrics are the same as the local metrics</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;        <span class="keywordflow">if</span> (update_stats) {</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">tlb</a>-&gt;<a class="code" href="classX86ISA_1_1GpuTLB.html#ac697e94c3a79902142a1038ca422f9eb">globalNumTLBAccesses</a>++;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;            <span class="keywordflow">if</span> (success) {</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;                sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a542e6c9d065d5c0d23120aef81064a2a">hitLevel</a> = sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a09a04c3f2066d4b89ad85c0ee42b87ca">reqCnt</a>.size();</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;                <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">tlb</a>-&gt;<a class="code" href="classX86ISA_1_1GpuTLB.html#a870f75d6a6dc16697621013aadc1df1c">globalNumTLBHits</a>++;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;            }</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;        }</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;        <span class="keywordflow">if</span> (!success) {</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;            <span class="keywordflow">if</span> (update_stats)</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;                <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">tlb</a>-&gt;<a class="code" href="classX86ISA_1_1GpuTLB.html#a9f74d36c240f52cb9230056900e073bf">globalNumTLBMisses</a>++;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">tlb</a>-&gt;<a class="code" href="classX86ISA_1_1GpuTLB.html#a76507893b433c64b3bcc4c47458accbc">hasMemSidePort</a>) {</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;                <span class="comment">// there is a TLB below -&gt; propagate down the TLB hierarchy</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;                <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">tlb</a>-&gt;<a class="code" href="classX86ISA_1_1GpuTLB.html#abf9602b1762ac25786bfbb784362e2a5">memSidePort</a>[0]-&gt;sendFunctional(pkt);</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;                <span class="comment">// If no valid translation from a prefetch, then just return</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;                <span class="keywordflow">if</span> (sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#ad4635274dc0e0f83eb58d3d0f196da0b">prefetch</a> &amp;&amp; !pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;hasPaddr())</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;                    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;                <span class="comment">// Need to access the page table and update the TLB</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Doing a page walk for address %#x\n&quot;</span>,</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;                        virt_page_addr);</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;                <a class="code" href="classProcess.html">Process</a> *<a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a> = tc-&gt;getProcessPtr();</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;                <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a> = pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;getVaddr();</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">    #ifndef NDEBUG</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;                <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> alignedVaddr = p-&gt;<a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#af1317b22ec0ea20f5e7ad09c94c32ecd">pageAlign</a>(vaddr);</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;                assert(alignedVaddr == virt_page_addr);</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor">    #endif</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;                <span class="keyword">const</span> <a class="code" href="structEmulationPageTable_1_1Entry.html">EmulationPageTable::Entry</a> *pte =</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;                        p-&gt;<a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#a692ce97e35ba203ca11d981c61b60716">lookup</a>(vaddr);</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;                <span class="keywordflow">if</span> (!pte &amp;&amp; sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aa970891fdf6dfae78a52dcb181fda388">tlbMode</a> != <a class="code" href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b">BaseTLB::Execute</a> &amp;&amp;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;                        p-&gt;<a class="code" href="classProcess.html#aeafd0a9f4f332dab45ff954f8857e82f">fixupStackFault</a>(vaddr)) {</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;                    pte = p-&gt;<a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#a692ce97e35ba203ca11d981c61b60716">lookup</a>(vaddr);</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;                }</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;                <span class="keywordflow">if</span> (!sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#ad4635274dc0e0f83eb58d3d0f196da0b">prefetch</a>) {</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;                    <span class="comment">// no PageFaults are permitted after</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;                    <span class="comment">// the second page table lookup</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;                    assert(pte);</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;                    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Mapping %#x to %#x\n&quot;</span>, alignedVaddr,</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;                            pte-&gt;<a class="code" href="structEmulationPageTable_1_1Entry.html#a6c1866a41d576b70e84527523d09dcba">paddr</a>);</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;                    sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aadcc48c586a5d32a134070f1b50b4c5c">tlbEntry</a> =</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;                        <span class="keyword">new</span> <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a>(p-&gt;<a class="code" href="classProcess.html#a215b1821d70db93152e770f96a2070ae">pid</a>(), virt_page_addr,</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;                                     pte-&gt;<a class="code" href="structEmulationPageTable_1_1Entry.html#a6c1866a41d576b70e84527523d09dcba">paddr</a>, <span class="keyword">false</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;                } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;                    <span class="comment">// If this was a prefetch, then do the normal thing if it</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;                    <span class="comment">// was a successful translation.  Otherwise, send an empty</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;                    <span class="comment">// TLB entry back so that it can be figured out as empty and</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;                    <span class="comment">// handled accordingly.</span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;                    <span class="keywordflow">if</span> (pte) {</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;                        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;Mapping %#x to %#x\n&quot;</span>, alignedVaddr,</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;                                pte-&gt;<a class="code" href="structEmulationPageTable_1_1Entry.html#a6c1866a41d576b70e84527523d09dcba">paddr</a>);</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;                        sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aadcc48c586a5d32a134070f1b50b4c5c">tlbEntry</a> =</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;                            <span class="keyword">new</span> <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a>(p-&gt;<a class="code" href="classProcess.html#a215b1821d70db93152e770f96a2070ae">pid</a>(), virt_page_addr,</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;                                         pte-&gt;<a class="code" href="structEmulationPageTable_1_1Entry.html#a6c1866a41d576b70e84527523d09dcba">paddr</a>, <span class="keyword">false</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;                    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;                        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUPrefetch, <span class="stringliteral">&quot;Prefetch failed %#x\n&quot;</span>,</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;                                alignedVaddr);</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;                        sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aadcc48c586a5d32a134070f1b50b4c5c">tlbEntry</a> = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;                        <span class="keywordflow">return</span>;</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;                    }</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;                }</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;            }</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUPrefetch, <span class="stringliteral">&quot;Functional Hit for vaddr %#x\n&quot;</span>,</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;                    <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">tlb</a>-&gt;<a class="code" href="classX86ISA_1_1GpuTLB.html#af043f8415ebc5cbbaffeb268a6c5b9d0">lookup</a>(pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;getVaddr()));</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;            <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a> *entry = <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">tlb</a>-&gt;<a class="code" href="classX86ISA_1_1GpuTLB.html#af043f8415ebc5cbbaffeb268a6c5b9d0">lookup</a>(pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;getVaddr(),</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;                                             update_stats);</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;            assert(entry);</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;            <span class="keyword">auto</span> <a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a> = sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a30f757a21ea3f0644795c2ef7777be59">tc</a>-&gt;<a class="code" href="classThreadContext.html#a578034e4f174170011007e9908ca666d">getProcessPtr</a>();</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;            sender_state-&gt;<a class="code" href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aadcc48c586a5d32a134070f1b50b4c5c">tlbEntry</a> =</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;                <span class="keyword">new</span> <a class="code" href="structX86ISA_1_1TlbEntry.html">TlbEntry</a>(<a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>-&gt;pid(), entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#a33008235d1fc683b8a833852b8d34c61">vaddr</a>, entry-&gt;<a class="code" href="structX86ISA_1_1TlbEntry.html#aae3dab8cc02e39a658865c28cfb8a8ac">paddr</a>,</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;                             <span class="keyword">false</span>, <span class="keyword">false</span>);</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;        }</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;        <span class="comment">// This is the function that would populate pkt-&gt;req with the paddr of</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;        <span class="comment">// the translation. But if no translation happens (i.e Prefetch fails)</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;        <span class="comment">// then the early returns in the above code wiill keep this function</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;        <span class="comment">// from executing.</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">tlb</a>-&gt;<a class="code" href="classX86ISA_1_1GpuTLB.html#aa84f4a7cfc92f4e69db4e7162a1ebf3c">handleFuncTranslationReturn</a>(pkt, tlb_outcome);</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;    }</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#a853bc638ba230d2cc6ba2185357b2dba"> 1593</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#a853bc638ba230d2cc6ba2185357b2dba">GpuTLB::CpuSidePort::recvReqRetry</a>()</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    {</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;        <span class="comment">// The CPUSidePort never sends anything but replies. No retries</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;        <span class="comment">// expected.</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;recvReqRetry called&quot;</span>);</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    }</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    <a class="code" href="classstd_1_1list.html">AddrRangeList</a></div><div class="line"><a name="l01601"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#abc77f51c9dd30641873cac4135c38513"> 1601</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#abc77f51c9dd30641873cac4135c38513">GpuTLB::CpuSidePort::getAddrRanges</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;        <span class="comment">// currently not checked by the master</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;        <a class="code" href="classstd_1_1list.html">AddrRangeList</a> ranges;</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;        <span class="keywordflow">return</span> ranges;</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    }</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#ae4bf2c597b5d43a85d9e319790119da2"> 1615</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#ae4bf2c597b5d43a85d9e319790119da2">GpuTLB::MemSidePort::recvTimingResp</a>(<a class="code" href="classPacket.html">PacketPtr</a> <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#aa3458cf2ff4f9306e6240189d3b05dbe">pkt</a>)</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    {</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> virt_page_addr = <a class="code" href="intmath_8hh.html#a53b39f36cb9a3b6b6cf0240efef4dae2">roundDown</a>(pkt-&gt;<a class="code" href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">req</a>-&gt;getVaddr(),</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;                                        <a class="code" href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">TheISA::PageBytes</a>);</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(GPUTLB, <span class="stringliteral">&quot;MemSidePort recvTiming for virt_page_addr %#x\n&quot;</span>,</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;                virt_page_addr);</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html">TLBEvent</a> *tlb_event = <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">tlb</a>-&gt;<a class="code" href="classX86ISA_1_1GpuTLB.html#ab48d3abddbcbfaa2ef4e89df332ca581">translationReturnEvent</a>[virt_page_addr];</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;        assert(tlb_event);</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;        assert(virt_page_addr == tlb_event-&gt;<a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a646896f5225d09653c1930e94bf59a76">getTLBEventVaddr</a>());</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;        tlb_event-&gt;<a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a79f2a79e3e5b63d6bd5b5de754e024c6">updateOutcome</a>(<a class="code" href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29a65455b58e3824e49342d39529859501a">MISS_RETURN</a>);</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">tlb</a>-&gt;<a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(tlb_event, <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>()+<a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">tlb</a>-&gt;<a class="code" href="classX86ISA_1_1GpuTLB.html#aa15f96b0cf9d770b6ddb90bd30bb5c55">ticks</a>(1));</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;    }</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#a39b7831f57ae8ef0191215d55112d4fc"> 1634</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#a39b7831f57ae8ef0191215d55112d4fc">GpuTLB::MemSidePort::recvReqRetry</a>()</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;    {</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;        <span class="comment">// No retries should reach the TLB. The retries</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;        <span class="comment">// should only reach the TLBCoalescer.</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;recvReqRetry called&quot;</span>);</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;    }</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#ae826a32dbba497e22f770e3f602d68da"> 1642</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#ae826a32dbba497e22f770e3f602d68da">GpuTLB::cleanup</a>()</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;    {</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;        <span class="keywordflow">while</span> (!<a class="code" href="classX86ISA_1_1GpuTLB.html#a1608d3eaa14ebb6b312d1bf987077ba8">cleanupQueue</a>.empty()) {</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;            <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> cleanup_addr = <a class="code" href="classX86ISA_1_1GpuTLB.html#a1608d3eaa14ebb6b312d1bf987077ba8">cleanupQueue</a>.front();</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#a1608d3eaa14ebb6b312d1bf987077ba8">cleanupQueue</a>.pop();</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;            <span class="comment">// delete TLBEvent</span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html">TLBEvent</a> * old_tlb_event = <a class="code" href="classX86ISA_1_1GpuTLB.html#ab48d3abddbcbfaa2ef4e89df332ca581">translationReturnEvent</a>[cleanup_addr];</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;            <span class="keyword">delete</span> old_tlb_event;</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#ab48d3abddbcbfaa2ef4e89df332ca581">translationReturnEvent</a>.erase(cleanup_addr);</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;            <span class="comment">// update number of outstanding requests</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#a92badf578f5e3f43427dcd791f607865">outstandingReqs</a>--;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;        }</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classX86ISA_1_1GpuTLB.html#a80ac3c45f817884304351647537a078c">cpuSidePort</a>.size(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#a80ac3c45f817884304351647537a078c">cpuSidePort</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]-&gt;sendRetryReq();</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;        }</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;    }</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#aad6621ca1274b82867e7dc3bfea345ca"> 1666</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#aad6621ca1274b82867e7dc3bfea345ca">GpuTLB::updatePageFootprint</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> virt_page_addr)</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;    {</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;        <a class="code" href="classstd_1_1pair.html">std::pair&lt;AccessPatternTable::iterator, bool&gt;</a> ret;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;        <a class="code" href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html">AccessInfo</a> tmp_access_info;</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;        tmp_access_info.<a class="code" href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a96f071da69a921bf8ba841b19e063bc9">lastTimeAccessed</a> = 0;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;        tmp_access_info.<a class="code" href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a125abb0437cfb21c852d9441995dff04">accessesPerPage</a> = 0;</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;        tmp_access_info.<a class="code" href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a093cbe966d30d57a5a9028ed8834921c">totalReuseDistance</a> = 0;</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;        tmp_access_info.<a class="code" href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#ab30a8b9123d376bce236f8a41e3c9480">sumDistance</a> = 0;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;        tmp_access_info.<a class="code" href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a5d4e04105058aa5db6dd5cef2cff0259">meanDistance</a> = 0;</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;        ret = <a class="code" href="classX86ISA_1_1GpuTLB.html#a26750eabbb364cbf9763c93a9468e325">TLBFootprint</a>.insert(AccessPatternTable::value_type(virt_page_addr,</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;                                  tmp_access_info));</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;        <span class="keywordtype">bool</span> first_page_access = ret.second;</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;        <span class="keywordflow">if</span> (first_page_access) {</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#af96eb27498b80fd84c2a368241e6d7f2">numUniquePages</a>++;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;        } <span class="keywordflow">else</span>  {</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;            <span class="keywordtype">int</span> accessed_before;</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;            accessed_before  = <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>() - ret.first-&gt;second.lastTimeAccessed;</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;            ret.first-&gt;second.totalReuseDistance += accessed_before;</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;        }</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;        ret.first-&gt;second.accessesPerPage++;</div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;        ret.first-&gt;second.lastTimeAccessed = <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>();</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1GpuTLB.html#a408ae6240dc5444d3b0ec3965fa6a4a6">accessDistance</a>) {</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;            ret.first-&gt;second.localTLBAccesses</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;                .push_back(<a class="code" href="classX86ISA_1_1GpuTLB.html#a2fafba90843662eaa8b553ef9073b2be">localNumTLBAccesses</a>.<a class="code" href="classStats_1_1ScalarBase.html#a453ffa9a0e4f542ace4fa1778fa3485e">value</a>());</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;        }</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;    }</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="classX86ISA_1_1GpuTLB.html#a9bb52d3246e422189020aca8bc2f43e3"> 1701</a></span>&#160;    <a class="code" href="classX86ISA_1_1GpuTLB.html#a9bb52d3246e422189020aca8bc2f43e3">GpuTLB::exitCallback</a>()</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;    {</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;        std::ostream *page_stat_file = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1GpuTLB.html#a408ae6240dc5444d3b0ec3965fa6a4a6">accessDistance</a>) {</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;            <span class="comment">// print per page statistics to a separate file (.csv format)</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;            <span class="comment">// simout is the gem5 output directory (default is m5out or the one</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;            <span class="comment">// specified with -d</span></div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;            page_stat_file = <a class="code" href="output_8cc.html#a08819d32c217c58b155584845ddadd4a">simout</a>.<a class="code" href="classOutputDirectory.html#ab730d05bc572d26f05bfe1f2f3612ec0">create</a>(<a class="code" href="classEvent.html#af32a8c461d8d03dee6348ce706fe9b1d">name</a>().c_str())-&gt;<a class="code" href="classOutputStream.html#a814b60a9fdfb2e35c1f541b98b3da28d">stream</a>();</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;            <span class="comment">// print header</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;            *page_stat_file &lt;&lt; <span class="stringliteral">&quot;page,max_access_distance,mean_access_distance, &quot;</span></div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;                            &lt;&lt; <span class="stringliteral">&quot;stddev_distance&quot;</span> &lt;&lt; std::endl;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;        }</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;        <span class="comment">// update avg. reuse distance footprint</span></div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;        AccessPatternTable::iterator iter, iter_begin, iter_end;</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;        <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> sum_avg_reuse_distance_per_page = 0;</div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;        <span class="comment">// iterate through all pages seen by this TLB</span></div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;        <span class="keywordflow">for</span> (iter = <a class="code" href="classX86ISA_1_1GpuTLB.html#a26750eabbb364cbf9763c93a9468e325">TLBFootprint</a>.begin(); iter != <a class="code" href="classX86ISA_1_1GpuTLB.html#a26750eabbb364cbf9763c93a9468e325">TLBFootprint</a>.end(); iter++) {</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;            sum_avg_reuse_distance_per_page += iter-&gt;second.totalReuseDistance /</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;                                               iter-&gt;second.accessesPerPage;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classX86ISA_1_1GpuTLB.html#a408ae6240dc5444d3b0ec3965fa6a4a6">accessDistance</a>) {</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;                <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> tmp = iter-&gt;second.localTLBAccesses[0];</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;                <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> prev = tmp;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; iter-&gt;second.localTLBAccesses.size(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;                    <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;                        tmp = prev + 1;</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;                    }</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;                    prev = iter-&gt;second.localTLBAccesses[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>];</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;                    <span class="comment">// update the localTLBAccesses value</span></div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;                    <span class="comment">// with the actual differece</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;                    iter-&gt;second.localTLBAccesses[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>] -= tmp;</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;                    <span class="comment">// compute the sum of AccessDistance per page</span></div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;                    <span class="comment">// used later for mean</span></div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;                    iter-&gt;second.sumDistance +=</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;                        iter-&gt;second.localTLBAccesses[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>];</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;                }</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;                iter-&gt;second.meanDistance =</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;                    iter-&gt;second.sumDistance / iter-&gt;second.accessesPerPage;</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;                <span class="comment">// compute std_dev and max  (we need a second round because we</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;                <span class="comment">// need to know the mean value</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;                <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> max_distance = 0;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;                <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> stddev_distance = 0;</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;                <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; iter-&gt;second.localTLBAccesses.size(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;                    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> tmp_access_distance =</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;                        iter-&gt;second.localTLBAccesses[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>];</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;                    <span class="keywordflow">if</span> (tmp_access_distance &gt; max_distance) {</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;                        max_distance = tmp_access_distance;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;                    }</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;                    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> diff =</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;                        tmp_access_distance - iter-&gt;second.meanDistance;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;                    stddev_distance += pow(diff, 2);</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;                }</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;                stddev_distance =</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;                    sqrt(stddev_distance/iter-&gt;second.accessesPerPage);</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;                <span class="keywordflow">if</span> (page_stat_file) {</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;                    *page_stat_file &lt;&lt; std::hex &lt;&lt; iter-&gt;first &lt;&lt; <span class="stringliteral">&quot;,&quot;</span>;</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;                    *page_stat_file &lt;&lt; std::dec &lt;&lt; max_distance &lt;&lt; <span class="stringliteral">&quot;,&quot;</span>;</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;                    *page_stat_file &lt;&lt; std::dec &lt;&lt; iter-&gt;second.meanDistance</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;                                    &lt;&lt; <span class="stringliteral">&quot;,&quot;</span>;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;                    *page_stat_file &lt;&lt; std::dec &lt;&lt; stddev_distance;</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;                    *page_stat_file &lt;&lt; std::endl;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;                }</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;                <span class="comment">// erase the localTLBAccesses array</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;                iter-&gt;second.localTLBAccesses.clear();</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;            }</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;        }</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classX86ISA_1_1GpuTLB.html#a26750eabbb364cbf9763c93a9468e325">TLBFootprint</a>.empty()) {</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;            <a class="code" href="classX86ISA_1_1GpuTLB.html#a928b9cef3f6c109c83f90c05d7915d31">avgReuseDistance</a> =</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;                sum_avg_reuse_distance_per_page / <a class="code" href="classX86ISA_1_1GpuTLB.html#a26750eabbb364cbf9763c93a9468e325">TLBFootprint</a>.size();</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;        }</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;        <span class="comment">//clear the TLBFootprint map</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;        <a class="code" href="classX86ISA_1_1GpuTLB.html#a26750eabbb364cbf9763c93a9468e325">TLBFootprint</a>.clear();</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;    }</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;} <span class="comment">// namespace X86ISA</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<a class="code" href="classX86ISA_1_1GpuTLB.html">X86ISA::GpuTLB</a>*</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;X86GPUTLBParams::create()</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;{</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classX86ISA_1_1GpuTLB.html">X86ISA::GpuTLB</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;}</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;</div><div class="ttc" id="classX86ISA_1_1GpuTLB_html_ae714014578d57d12951627e79c0fd23b"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#ae714014578d57d12951627e79c0fd23b">X86ISA::GpuTLB::assoc</a></div><div class="ttdeci">int assoc</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00136">gpu_tlb.hh:136</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa16311c3fac2fc9f33660f8bb88a39cab"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa16311c3fac2fc9f33660f8bb88a39cab">X86ISA::MISCREG_MTRR_FIX_4K_E0000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00193">misc.hh:193</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a26750eabbb364cbf9763c93a9468e325"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a26750eabbb364cbf9763c93a9468e325">X86ISA::GpuTLB::TLBFootprint</a></div><div class="ttdeci">AccessPatternTable TLBFootprint</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00443">gpu_tlb.hh:443</a></div></div>
<div class="ttc" id="structX86ISA_1_1TlbEntry_html_ab946ef397e1c037519ea8af144b4f198"><div class="ttname"><a href="structX86ISA_1_1TlbEntry.html#ab946ef397e1c037519ea8af144b4f198">X86ISA::TlbEntry::uncacheable</a></div><div class="ttdeci">bool uncacheable</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00085">pagetable.hh:85</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1AccessInfo_html_a125abb0437cfb21c852d9441995dff04"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a125abb0437cfb21c852d9441995dff04">X86ISA::GpuTLB::AccessInfo::accessesPerPage</a></div><div class="ttdeci">unsigned int accessesPerPage</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00425">gpu_tlb.hh:425</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fafe42c13d98ef65484be06e1130beb7f2"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fafe42c13d98ef65484be06e1130beb7f2">X86ISA::MISCREG_IORR_MASK0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00281">misc.hh:281</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ad4b5f057325fa90658d5c6cc929d61e5"><div class="ttname"><a href="namespaceX86ISA.html#ad4b5f057325fa90658d5c6cc929d61e5">X86ISA::PhysAddrPrefixPciConfig</a></div><div class="ttdeci">const Addr PhysAddrPrefixPciConfig</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00073">x86_traits.hh:73</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa7ffdfdf3f16527ea967dc9c763a6335"><div class="ttname"><a href="namespaceX86ISA.html#aa7ffdfdf3f16527ea967dc9c763a6335">X86ISA::offset</a></div><div class="ttdeci">offset</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l01026">misc.hh:1026</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa59a82a86e08fa11e282129ae8176ab63"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa59a82a86e08fa11e282129ae8176ab63">X86ISA::MISCREG_DEBUG_CTL_MSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00157">misc.hh:157</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1Translation_html"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1Translation.html">X86ISA::GpuTLB::Translation</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00100">gpu_tlb.hh:100</a></div></div>
<div class="ttc" id="logging_8hh_html"><div class="ttname"><a href="logging_8hh.html">logging.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_ab986fe30e94ab074f556dfce5c1571f5"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#ab986fe30e94ab074f556dfce5c1571f5">X86ISA::GpuTLB::globalTLBMissRate</a></div><div class="ttdeci">Stats::Formula globalTLBMissRate</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00205">gpu_tlb.hh:205</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a337c57035f62c3e2ddbb56e2c12d6dfe">Request::UNCACHEABLE</a></div><div class="ttdoc">The request is to an uncacheable address. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00114">request.hh:114</a></div></div>
<div class="ttc" id="classPort_html"><div class="ttname"><a href="classPort.html">Port</a></div><div class="ttdoc">Ports are used to interface objects to each other. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2port_8hh_source.html#l00060">port.hh:60</a></div></div>
<div class="ttc" id="output_8cc_html_a08819d32c217c58b155584845ddadd4a"><div class="ttname"><a href="output_8cc.html#a08819d32c217c58b155584845ddadd4a">simout</a></div><div class="ttdeci">OutputDirectory simout</div><div class="ttdef"><b>Definition:</b> <a href="output_8cc_source.html#l00065">output.cc:65</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8c853bf9c38a1d14954c054bc9e2b790"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8c853bf9c38a1d14954c054bc9e2b790">X86ISA::MISCREG_SF_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00253">misc.hh:253</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_ab376e93df98631818310ec30ec05b0a6"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#ab376e93df98631818310ec30ec05b0a6">X86ISA::GpuTLB::allocationPolicy</a></div><div class="ttdeci">bool allocationPolicy</div><div class="ttdoc">Allocation Policy: true if we always allocate on a hit, false otherwise. </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00149">gpu_tlb.hh:149</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a9d9992f19bd12e2e8a9c19b56444fcac"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a9d9992f19bd12e2e8a9c19b56444fcac">X86ISA::GpuTLB::localCycles</a></div><div class="ttdeci">Stats::Scalar localCycles</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00213">gpu_tlb.hh:213</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa9a4d1399863269d35247363c0707927"><div class="ttname"><a href="namespaceX86ISA.html#aa9a4d1399863269d35247363c0707927">X86ISA::FlagShift</a></div><div class="ttdeci">const int FlagShift</div><div class="ttdef"><b>Definition:</b> <a href="ldstflags_8hh_source.html#l00052">ldstflags.hh:52</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a9a8e39bac375fb9c112b3741e3928fb8"><div class="ttname"><a href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a></div><div class="ttdeci">decltype(nullptr) constexpr NoFault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00245">types.hh:245</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa31f22dc4d0fd7e05607c20fe198a835b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa31f22dc4d0fd7e05607c20fe198a835b">X86ISA::MISCREG_MTRR_FIX_4K_E8000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00194">misc.hh:194</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa47968d1cfaf6b7884cbb9a47f070c8d2"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa47968d1cfaf6b7884cbb9a47f070c8d2">X86ISA::MISCREG_TSC_AUX</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00257">misc.hh:257</a></div></div>
<div class="ttc" id="logging_8hh_html_acad519418dbfdd70c1208711e609c80e"><div class="ttname"><a href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a></div><div class="ttdeci">#define fatal(...)</div><div class="ttdoc">This implements a cprintf based fatal() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00175">logging.hh:175</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa79fd0693606e3d813026e87c2bf2e6a1"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa79fd0693606e3d813026e87c2bf2e6a1">X86ISA::MISCREG_MTRR_PHYS_BASE_6</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00171">misc.hh:171</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a951ee203823b19c66987216e039ff689a4b17b810f6bc1a5880a5ac0c353a5dae"><div class="ttname"><a href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a4b17b810f6bc1a5880a5ac0c353a5dae">X86ISA::StoreCheck</a></div><div class="ttdef"><b>Definition:</b> <a href="ldstflags_8hh_source.html#l00056">ldstflags.hh:56</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae1ec14b4013c8d7b30c4cd2d92ddc9a6"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1ec14b4013c8d7b30c4cd2d92ddc9a6">X86ISA::MISCREG_MTRR_PHYS_MASK_2</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00178">misc.hh:178</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1TLBEvent_html_ab4da8cea6c63adebb5ec1c87af75a1fb"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#ab4da8cea6c63adebb5ec1c87af75a1fb">X86ISA::GpuTLB::TLBEvent::virtPageAddr</a></div><div class="ttdeci">Addr virtPageAddr</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00386">gpu_tlb.hh:386</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a60d417a98549a9f1af6842234da86f91"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a60d417a98549a9f1af6842234da86f91">X86ISA::GpuTLB::serialize</a></div><div class="ttdeci">virtual void serialize(CheckpointOut &amp;cp) const override</div><div class="ttdoc">Serialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00935">gpu_tlb.cc:935</a></div></div>
<div class="ttc" id="classstd_1_1pair_html"><div class="ttname"><a href="classstd_1_1pair.html">std::pair</a></div><div class="ttdoc">STL pair class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00061">stl.hh:61</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa9a2deb0f73d8d12f3145e573c7ac2fac"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9a2deb0f73d8d12f3145e573c7ac2fac">X86ISA::MISCREG_KERNEL_GS_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00255">misc.hh:255</a></div></div>
<div class="ttc" id="classOutputDirectory_html_ab730d05bc572d26f05bfe1f2f3612ec0"><div class="ttname"><a href="classOutputDirectory.html#ab730d05bc572d26f05bfe1f2f3612ec0">OutputDirectory::create</a></div><div class="ttdeci">OutputStream * create(const std::string &amp;name, bool binary=false, bool no_gz=false)</div><div class="ttdoc">Creates a file in this directory (optionally compressed). </div><div class="ttdef"><b>Definition:</b> <a href="output_8cc_source.html#l00206">output.cc:206</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1TranslationState_html"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1TranslationState.html">X86ISA::GpuTLB::TranslationState</a></div><div class="ttdoc">TLB TranslationState: this currently is a somewhat bastardization of the usage of SenderState...</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00330">gpu_tlb.hh:330</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fabdc0b33c1579142374e1f1935a03d6de"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fabdc0b33c1579142374e1f1935a03d6de">X86ISA::MISCREG_MTRR_FIX_4K_C0000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00189">misc.hh:189</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a928b9cef3f6c109c83f90c05d7915d31"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a928b9cef3f6c109c83f90c05d7915d31">X86ISA::GpuTLB::avgReuseDistance</a></div><div class="ttdeci">Stats::Scalar avgReuseDistance</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00218">gpu_tlb.hh:218</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa9fbe593a8acdf353df060b456340a1f3"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9fbe593a8acdf353df060b456340a1f3">X86ISA::MISCREG_MC6_STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00220">misc.hh:220</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a4608fbbfffd9199886b0f94f487a6a9a"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a4608fbbfffd9199886b0f94f487a6a9a">X86ISA::GpuTLB::translationReturn</a></div><div class="ttdeci">void translationReturn(Addr virtPageAddr, tlbOutcome outcome, PacketPtr pkt)</div><div class="ttdoc">A TLBEvent is scheduled after the TLB lookup and helps us take the appropriate actions: (e...</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01244">gpu_tlb.cc:1244</a></div></div>
<div class="ttc" id="structEmulationPageTable_1_1Entry_html_a6c1866a41d576b70e84527523d09dcba"><div class="ttname"><a href="structEmulationPageTable_1_1Entry.html#a6c1866a41d576b70e84527523d09dcba">EmulationPageTable::Entry::paddr</a></div><div class="ttdeci">Addr paddr</div><div class="ttdef"><b>Definition:</b> <a href="page__table_8hh_source.html#l00055">page_table.hh:55</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea19df812c62f939e92e6d395572c900b5">BaseTLB::Write</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa4449ac45562cfed674357b58eb758155"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4449ac45562cfed674357b58eb758155">X86ISA::MISCREG_IORR_MASK1</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00282">misc.hh:282</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682a2a9659547d7d33bcfb0eb9c87e9fbb6a"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a2a9659547d7d33bcfb0eb9c87e9fbb6a">X86ISA::SYS_SEGMENT_REG_IDTR</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00062">segment.hh:62</a></div></div>
<div class="ttc" id="classPacket_html_ad570f51a677a215d45a1d04b00cbb8f6"><div class="ttname"><a href="classPacket.html#ad570f51a677a215d45a1d04b00cbb8f6">Packet::makeTimingResponse</a></div><div class="ttdeci">void makeTimingResponse()</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00955">packet.hh:955</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_aa84f4a7cfc92f4e69db4e7162a1ebf3c"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#aa84f4a7cfc92f4e69db4e7162a1ebf3c">X86ISA::GpuTLB::handleFuncTranslationReturn</a></div><div class="ttdeci">void handleFuncTranslationReturn(PacketPtr pkt, tlbOutcome outcome)</div><div class="ttdoc">handleFuncTranslationReturn is called on a TLB hit, when a TLB miss returns or when a page fault retu...</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01410">gpu_tlb.cc:1410</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fabae8b6d37855646bf60dec1907adef30"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fabae8b6d37855646bf60dec1907adef30">X86ISA::MISCREG_MTRR_FIX_16K_80000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00187">misc.hh:187</a></div></div>
<div class="ttc" id="arch_2x86_2faults_8hh_html"><div class="ttname"><a href="arch_2x86_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a8b739047596ea433fd138b2848615725"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a8b739047596ea433fd138b2848615725">X86ISA::GpuTLB::accessCycles</a></div><div class="ttdeci">Stats::Scalar accessCycles</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00208">gpu_tlb.hh:208</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_af289abb698d5a2717e86c8658823353e"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#af289abb698d5a2717e86c8658823353e">X86ISA::GpuTLB::localTLBMissRate</a></div><div class="ttdeci">Stats::Formula localTLBMissRate</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00197">gpu_tlb.hh:197</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a9463d451732966200ec8bdfdd559a50e"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a9463d451732966200ec8bdfdd559a50e">X86ISA::GpuTLB::pagingProtectionChecks</a></div><div class="ttdeci">void pagingProtectionChecks(ThreadContext *tc, PacketPtr pkt, TlbEntry *tlb_entry, Mode mode)</div><div class="ttdoc">Do Paging protection checks. </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01125">gpu_tlb.cc:1125</a></div></div>
<div class="ttc" id="request_8hh_html"><div class="ttname"><a href="request_8hh.html">request.hh</a></div><div class="ttdoc">Declaration of a request, the overall memory request consisting of the parts of the request that are ...</div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_add3de0172b431c3856d293066423a0be"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#add3de0172b431c3856d293066423a0be">X86ISA::GpuTLB::invalidateAll</a></div><div class="ttdeci">void invalidateAll()</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00226">gpu_tlb.cc:226</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a28d7f028b7f093f8dd6eff780b280172"><div class="ttname"><a href="namespaceAlphaISA.html#a28d7f028b7f093f8dd6eff780b280172">AlphaISA::PageShift</a></div><div class="ttdeci">const Addr PageShift</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00046">isa_traits.hh:46</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa1289568799cfb90f7a2da41120ad37d"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa1289568799cfb90f7a2da41120ad37d">X86ISA::MISCREG_MTRR_PHYS_BASE_5</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00170">misc.hh:170</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae6a575a01da9d164f20083590324d9a0"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6a575a01da9d164f20083590324d9a0">X86ISA::MISCREG_TSC</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00145">misc.hh:145</a></div></div>
<div class="ttc" id="request_8hh_html_a7b4f6e20c8b9ccdc4518bb61c20fc81c"><div class="ttname"><a href="request_8hh.html#a7b4f6e20c8b9ccdc4518bb61c20fc81c">RequestPtr</a></div><div class="ttdeci">std::shared_ptr&lt; Request &gt; RequestPtr</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00082">request.hh:82</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a951ee203823b19c66987216e039ff689a4b4eb032bad0f18f930ab18713bd5fad"><div class="ttname"><a href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a4b4eb032bad0f18f930ab18713bd5fad">X86ISA::CPL0FlagBit</a></div><div class="ttdef"><b>Definition:</b> <a href="ldstflags_8hh_source.html#l00054">ldstflags.hh:54</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1AccessInfo_html_a5d4e04105058aa5db6dd5cef2cff0259"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a5d4e04105058aa5db6dd5cef2cff0259">X86ISA::GpuTLB::AccessInfo::meanDistance</a></div><div class="ttdeci">unsigned int meanDistance</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00439">gpu_tlb.hh:439</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1TLBEvent_html_a646896f5225d09653c1930e94bf59a76"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a646896f5225d09653c1930e94bf59a76">X86ISA::GpuTLB::TLBEvent::getTLBEventVaddr</a></div><div class="ttdeci">Addr getTLBEventVaddr()</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01375">gpu_tlb.cc:1375</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fab42d8364b7bc57a2b19d55684a0674e9"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab42d8364b7bc57a2b19d55684a0674e9">X86ISA::MISCREG_MC5_MISC</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00241">misc.hh:241</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa37b07e53d69896fe8eb800f367138a33"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa37b07e53d69896fe8eb800f367138a33">X86ISA::MISCREG_MCG_STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00154">misc.hh:154</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa1e09f014a59d769bd69c3579aa5c422c"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1e09f014a59d769bd69c3579aa5c422c">X86ISA::MISCREG_PERF_EVT_SEL1</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00261">misc.hh:261</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a9bb52d3246e422189020aca8bc2f43e3"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a9bb52d3246e422189020aca8bc2f43e3">X86ISA::GpuTLB::exitCallback</a></div><div class="ttdeci">void exitCallback()</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01701">gpu_tlb.cc:1701</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faad4495ebfec52ca566b6a4d81ac4f741"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faad4495ebfec52ca566b6a4d81ac4f741">X86ISA::MISCREG_MTRR_PHYS_MASK_6</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00182">misc.hh:182</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_adebedec05250fb303563aaa6d0fcae0d"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#adebedec05250fb303563aaa6d0fcae0d">X86ISA::GpuTLB::getWalker</a></div><div class="ttdeci">Walker * getWalker()</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00928">gpu_tlb.cc:928</a></div></div>
<div class="ttc" id="packet__access_8hh_html"><div class="ttname"><a href="packet__access_8hh.html">packet_access.hh</a></div></div>
<div class="ttc" id="classEvent_html_af32a8c461d8d03dee6348ce706fe9b1d"><div class="ttname"><a href="classEvent.html#af32a8c461d8d03dee6348ce706fe9b1d">Event::name</a></div><div class="ttdeci">virtual const std::string name() const</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8cc_source.html#l00086">eventq.cc:86</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a6b267f474487d10496b35a23a11b028b"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a6b267f474487d10496b35a23a11b028b">X86ISA::GpuTLB::lookupIt</a></div><div class="ttdeci">EntryList::iterator lookupIt(Addr va, bool update_lru=true)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00183">gpu_tlb.cc:183</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682aa390788135173e2ccebadff4982de51b"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aa390788135173e2ccebadff4982de51b">X86ISA::SEGMENT_REG_TSG</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00055">segment.hh:55</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae80ad4d9e2bc2d7198b0fdd54ae46aff"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae80ad4d9e2bc2d7198b0fdd54ae46aff">X86ISA::MISCREG_LAST_BRANCH_TO_IP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00160">misc.hh:160</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a2f0b010291376064477312876de49d83"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a2f0b010291376064477312876de49d83">X86ISA::GpuTLB::numSets</a></div><div class="ttdeci">int numSets</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00137">gpu_tlb.hh:137</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fac1bf6e991ec1953d7c2a8d709c5d8dd1"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac1bf6e991ec1953d7c2a8d709c5d8dd1">X86ISA::MISCREG_CSTAR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00251">misc.hh:251</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae6b8117503a6a93c99b0daafee64bf77"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae6b8117503a6a93c99b0daafee64bf77">X86ISA::MISCREG_PAT</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00198">misc.hh:198</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a419c17e6f1b486669ef17d43d4b78656"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a419c17e6f1b486669ef17d43d4b78656">X86ISA::GpuTLB::tlb</a></div><div class="ttdeci">std::vector&lt; TlbEntry &gt; tlb</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00162">gpu_tlb.hh:162</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1TranslationState_html_a542e6c9d065d5c0d23120aef81064a2a"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a542e6c9d065d5c0d23120aef81064a2a">X86ISA::GpuTLB::TranslationState::hitLevel</a></div><div class="ttdeci">int hitLevel</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00354">gpu_tlb.hh:354</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a33379064b91db23f251255f46b47f1a0"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a33379064b91db23f251255f46b47f1a0">X86ISA::GpuTLB::translateAtomic</a></div><div class="ttdeci">Fault translateAtomic(const RequestPtr &amp;req, ThreadContext *tc, Mode mode, int &amp;latency)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00904">gpu_tlb.cc:904</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_ae1de2e9abdf3ce5f0eb94856eb3cceae"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#ae1de2e9abdf3ce5f0eb94856eb3cceae">X86ISA::GpuTLB::setMask</a></div><div class="ttdeci">Addr setMask</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00143">gpu_tlb.hh:143</a></div></div>
<div class="ttc" id="classThreadContext_html_a578034e4f174170011007e9908ca666d"><div class="ttname"><a href="classThreadContext.html#a578034e4f174170011007e9908ca666d">ThreadContext::getProcessPtr</a></div><div class="ttdeci">virtual Process * getProcessPtr()=0</div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa1a7d2742cdd65d8bda243d2f3ce1a6c"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa1a7d2742cdd65d8bda243d2f3ce1a6c">X86ISA::MISCREG_MC0_STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00214">misc.hh:214</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1MemSidePort_html"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html">X86ISA::GpuTLB::MemSidePort</a></div><div class="ttdoc">MemSidePort is the TLB Port closer to the memory side If this is a last level TLB then this port will...</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00286">gpu_tlb.hh:286</a></div></div>
<div class="ttc" id="classStats_1_1Group_html_ae51571a9ce454b2b4cb6d1e2d91e03ce"><div class="ttname"><a href="classStats_1_1Group.html#ae51571a9ce454b2b4cb6d1e2d91e03ce">Stats::Group::regStats</a></div><div class="ttdeci">virtual void regStats()</div><div class="ttdoc">Callback to set stat parameters. </div><div class="ttdef"><b>Definition:</b> <a href="group_8cc_source.html#l00066">group.cc:66</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa7512d00cfbbabbc3c71bd9547f483d0a"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7512d00cfbbabbc3c71bd9547f483d0a">X86ISA::MISCREG_PERF_EVT_CTR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00267">misc.hh:267</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a76507893b433c64b3bcc4c47458accbc"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a76507893b433c64b3bcc4c47458accbc">X86ISA::GpuTLB::hasMemSidePort</a></div><div class="ttdeci">bool hasMemSidePort</div><div class="ttdoc">if true, then this is not the last level TLB </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00154">gpu_tlb.hh:154</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1AccessInfo_html_a093cbe966d30d57a5a9028ed8834921c"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a093cbe966d30d57a5a9028ed8834921c">X86ISA::GpuTLB::AccessInfo::totalReuseDistance</a></div><div class="ttdeci">unsigned int totalReuseDistance</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00427">gpu_tlb.hh:427</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a097eb71aaea6f6c72b2b501ec6005301"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a097eb71aaea6f6c72b2b501ec6005301">X86ISA::GpuTLB::translate</a></div><div class="ttdeci">Fault translate(const RequestPtr &amp;req, ThreadContext *tc, Translation *translation, Mode mode, bool &amp;delayedResponse, bool timing, int &amp;latency)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00701">gpu_tlb.cc:701</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_aad5d2fd328df0f5c8873960156f96dc9"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#aad5d2fd328df0f5c8873960156f96dc9">X86ISA::GpuTLB::getPort</a></div><div class="ttdeci">Port &amp; getPort(const std::string &amp;if_name, PortID idx=InvalidPortID) override</div><div class="ttdoc">Get a port with a given name and index. </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00135">gpu_tlb.cc:135</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ae07ab1d90116fc02676ecd498c60f8ff"><div class="ttname"><a href="namespaceX86ISA.html#ae07ab1d90116fc02676ecd498c60f8ff">X86ISA::IntAddrPrefixCPUID</a></div><div class="ttdeci">const Addr IntAddrPrefixCPUID</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00068">x86_traits.hh:68</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa3479fa44f7099c57989dcb74b643e36a"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3479fa44f7099c57989dcb74b643e36a">X86ISA::MISCREG_MC3_MISC</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00239">misc.hh:239</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1AccessInfo_html_a96f071da69a921bf8ba841b19e063bc9"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#a96f071da69a921bf8ba841b19e063bc9">X86ISA::GpuTLB::AccessInfo::lastTimeAccessed</a></div><div class="ttdeci">unsigned int lastTimeAccessed</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00424">gpu_tlb.hh:424</a></div></div>
<div class="ttc" id="structX86ISA_1_1TlbEntry_html_a10c58edddf4f3be430b3aed67ce2f345"><div class="ttname"><a href="structX86ISA_1_1TlbEntry.html#a10c58edddf4f3be430b3aed67ce2f345">X86ISA::TlbEntry::writable</a></div><div class="ttdeci">bool writable</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00078">pagetable.hh:78</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faaf3cba2b459c745e1860a02e2fb866de"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faaf3cba2b459c745e1860a02e2fb866de">X86ISA::MISCREG_MTRR_PHYS_MASK_4</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00180">misc.hh:180</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fadf8aaa080734ffa7701b0f4ac4360062"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fadf8aaa080734ffa7701b0f4ac4360062">X86ISA::MISCREG_MC5_STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00219">misc.hh:219</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab06693a31585903fad9ce8567a83b21e"><div class="ttname"><a href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">X86ISA::PageBytes</a></div><div class="ttdeci">const Addr PageBytes</div><div class="ttdef"><b>Definition:</b> <a href="x86_2isa__traits_8hh_source.html#l00053">isa_traits.hh:53</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a7105fd49a7e7608076993108cc4213d4"><div class="ttname"><a href="namespaceX86ISA.html#a7105fd49a7e7608076993108cc4213d4">X86ISA::expandDown</a></div><div class="ttdeci">Bitfield&lt; 14 &gt; expandDown</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00998">misc.hh:998</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1AccessInfo_html_ab30a8b9123d376bce236f8a41e3c9480"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html#ab30a8b9123d376bce236f8a41e3c9480">X86ISA::GpuTLB::AccessInfo::sumDistance</a></div><div class="ttdeci">unsigned int sumDistance</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00438">gpu_tlb.hh:438</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aab42c0db74065d35a4e8809e56f72f97"><div class="ttname"><a href="namespaceArmISA.html#aab42c0db74065d35a4e8809e56f72f97">ArmISA::mode</a></div><div class="ttdeci">Bitfield&lt; 4, 0 &gt; mode</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00073">miscregs_types.hh:73</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fab9e4958f6f2d93d0b2b7e54737bc7c2d"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab9e4958f6f2d93d0b2b7e54737bc7c2d">X86ISA::MISCREG_MC6_ADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00231">misc.hh:231</a></div></div>
<div class="ttc" id="structX86ISA_1_1TlbEntry_html_aae3dab8cc02e39a658865c28cfb8a8ac"><div class="ttname"><a href="structX86ISA_1_1TlbEntry.html#aae3dab8cc02e39a658865c28cfb8a8ac">X86ISA::TlbEntry::paddr</a></div><div class="ttdeci">Addr paddr</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00069">pagetable.hh:69</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a2d99c3d9bf1518c2008bf8bee29191f6"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a2d99c3d9bf1518c2008bf8bee29191f6">X86ISA::GpuTLB::translateInt</a></div><div class="ttdeci">Fault translateInt(const RequestPtr &amp;req, ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00277">gpu_tlb.cc:277</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa1f9c6bb2e97348987a4618ca680f3739"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1f9c6bb2e97348987a4618ca680f3739">X86ISA::MISCREG_PERF_EVT_CTR2</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00269">misc.hh:269</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a84a1c7dff15af77cfb8f5c8a40c1c96b"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a84a1c7dff15af77cfb8f5c8a40c1c96b">X86ISA::GpuTLB::localNumTLBMisses</a></div><div class="ttdeci">Stats::Scalar localNumTLBMisses</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00196">gpu_tlb.hh:196</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a4370c360c79eac2c8ca2c45976a7c4f2"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a4370c360c79eac2c8ca2c45976a7c4f2">X86ISA::GpuTLB::maxCoalescedReqs</a></div><div class="ttdeci">int maxCoalescedReqs</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00366">gpu_tlb.hh:366</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1TranslationState_html_ad4635274dc0e0f83eb58d3d0f196da0b"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#ad4635274dc0e0f83eb58d3d0f196da0b">X86ISA::GpuTLB::TranslationState::prefetch</a></div><div class="ttdeci">bool prefetch</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00344">gpu_tlb.hh:344</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1CpuSidePort_html"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html">X86ISA::GpuTLB::CpuSidePort</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00259">gpu_tlb.hh:259</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa01abbf913fccfc2e818370b65dbcd8df"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa01abbf913fccfc2e818370b65dbcd8df">X86ISA::MISCREG_MC0_MISC</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00236">misc.hh:236</a></div></div>
<div class="ttc" id="structX86ISA_1_1TlbEntry_html_a33008235d1fc683b8a833852b8d34c61"><div class="ttname"><a href="structX86ISA_1_1TlbEntry.html#a33008235d1fc683b8a833852b8d34c61">X86ISA::TlbEntry::vaddr</a></div><div class="ttdeci">Addr vaddr</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00072">pagetable.hh:72</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa3deeace622356de4714f13c27bf0dcdd"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3deeace622356de4714f13c27bf0dcdd">X86ISA::MISCREG_MTRR_PHYS_MASK_0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00176">misc.hh:176</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_aee1d04445a8f1b7e10def8490d399215"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#aee1d04445a8f1b7e10def8490d399215">X86ISA::GpuTLB::Mode</a></div><div class="ttdeci">enum BaseTLB::Mode Mode</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00098">gpu_tlb.hh:98</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fac30fe9b27c809fc28c999143619ad60d"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac30fe9b27c809fc28c999143619ad60d">X86ISA::MISCREG_MTRR_FIX_4K_F0000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00195">misc.hh:195</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_aa30faf2561a6f666941355c1f0183613"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#aa30faf2561a6f666941355c1f0183613">X86ISA::GpuTLB::insert</a></div><div class="ttdeci">TlbEntry * insert(Addr vpn, TlbEntry &amp;entry)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00157">gpu_tlb.cc:157</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa4e960f79c727317d6171656dcd8739a0"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4e960f79c727317d6171656dcd8739a0">X86ISA::MISCREG_SYSENTER_EIP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00151">misc.hh:151</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fab05a0b6ebdca2f0ba9b53121e19e7443"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab05a0b6ebdca2f0ba9b53121e19e7443">X86ISA::MISCREG_MTRR_FIX_4K_C8000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00190">misc.hh:190</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="classOutputStream_html_a814b60a9fdfb2e35c1f541b98b3da28d"><div class="ttname"><a href="classOutputStream.html#a814b60a9fdfb2e35c1f541b98b3da28d">OutputStream::stream</a></div><div class="ttdeci">std::ostream * stream() const</div><div class="ttdoc">Get the output underlying output stream. </div><div class="ttdef"><b>Definition:</b> <a href="output_8hh_source.html#l00064">output.hh:64</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1TLBEvent_html_a4ed11e6429e4ccd3c9e068e3ba4a3f1a"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a4ed11e6429e4ccd3c9e068e3ba4a3f1a">X86ISA::GpuTLB::TLBEvent::tlb</a></div><div class="ttdeci">GpuTLB * tlb</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00385">gpu_tlb.hh:385</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a0945f0041ce4d2db0bdd6651ee0a6f71"><div class="ttname"><a href="namespaceX86ISA.html#a0945f0041ce4d2db0bdd6651ee0a6f71">X86ISA::IntAddrPrefixMask</a></div><div class="ttdeci">const Addr IntAddrPrefixMask</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00067">x86_traits.hh:67</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fac8606e6077d31ac44860e3383bdbf116"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac8606e6077d31ac44860e3383bdbf116">X86ISA::MISCREG_SYSENTER_CS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00149">misc.hh:149</a></div></div>
<div class="ttc" id="classPacket_html_ae348c208f0ffb3cf22f1f65a19c13c4f"><div class="ttname"><a href="classPacket.html#ae348c208f0ffb3cf22f1f65a19c13c4f">Packet::req</a></div><div class="ttdeci">RequestPtr req</div><div class="ttdoc">A pointer to the original request. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00327">packet.hh:327</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a0c6d3c5ec3f2a2bde5bfd0f454e2a9da"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a0c6d3c5ec3f2a2bde5bfd0f454e2a9da">X86ISA::GpuTLB::walker</a></div><div class="ttdeci">Walker * walker</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00126">gpu_tlb.hh:126</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1TLBEvent_html_a82ed59b57600f12b610cab205f633987"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a82ed59b57600f12b610cab205f633987">X86ISA::GpuTLB::TLBEvent::TLBEvent</a></div><div class="ttdeci">TLBEvent(GpuTLB *_tlb, Addr _addr, tlbOutcome outcome, PacketPtr _pkt)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01113">gpu_tlb.cc:1113</a></div></div>
<div class="ttc" id="x86_2pagetable_8hh_html"><div class="ttname"><a href="x86_2pagetable_8hh.html">pagetable.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1MemSidePort_html_a39b7831f57ae8ef0191215d55112d4fc"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#a39b7831f57ae8ef0191215d55112d4fc">X86ISA::GpuTLB::MemSidePort::recvReqRetry</a></div><div class="ttdeci">virtual void recvReqRetry()</div><div class="ttdoc">Called by the peer if sendTimingReq was called on this peer (causing recvTimingReq to be called on th...</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01634">gpu_tlb.cc:1634</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a99b67df9309846ac2d32af6c18e82c29a65455b58e3824e49342d39529859501a"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29a65455b58e3824e49342d39529859501a">X86ISA::GpuTLB::MISS_RETURN</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00241">gpu_tlb.hh:241</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_af96eb27498b80fd84c2a368241e6d7f2"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#af96eb27498b80fd84c2a368241e6d7f2">X86ISA::GpuTLB::numUniquePages</a></div><div class="ttdeci">Stats::Scalar numUniquePages</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00211">gpu_tlb.hh:211</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8fe9dfbbcf089cebd61dde16242cea3b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8fe9dfbbcf089cebd61dde16242cea3b">X86ISA::MISCREG_MTRR_PHYS_BASE_3</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00168">misc.hh:168</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682aa949bb20bd1d9e85f9bd10323225efb1"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aa949bb20bd1d9e85f9bd10323225efb1">X86ISA::SEGMENT_REG_MS</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00057">segment.hh:57</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa1b99ebf916be641d618ad64f3030825e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1b99ebf916be641d618ad64f3030825e">X86ISA::MISCREG_IORR_BASE1</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00277">misc.hh:277</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799facce0e370cbc8931ed67fe66f1ea20fda"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facce0e370cbc8931ed67fe66f1ea20fda">X86ISA::MISCREG_MC7_ADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00232">misc.hh:232</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a1f79045f85b4af74c3811ba6716cc5ae"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a1f79045f85b4af74c3811ba6716cc5ae">X86ISA::GpuTLB::size</a></div><div class="ttdeci">int size</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00135">gpu_tlb.hh:135</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a9f74d36c240f52cb9230056900e073bf"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a9f74d36c240f52cb9230056900e073bf">X86ISA::GpuTLB::globalNumTLBMisses</a></div><div class="ttdeci">Stats::Scalar globalNumTLBMisses</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00204">gpu_tlb.hh:204</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa211137cbf08d6489dba89bc5a1aa23b1"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa211137cbf08d6489dba89bc5a1aa23b1">X86ISA::MISCREG_VM_CR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00288">misc.hh:288</a></div></div>
<div class="ttc" id="sim_2process_8hh_html"><div class="ttname"><a href="sim_2process_8hh.html">process.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a1608d3eaa14ebb6b312d1bf987077ba8"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a1608d3eaa14ebb6b312d1bf987077ba8">X86ISA::GpuTLB::cleanupQueue</a></div><div class="ttdeci">std::queue&lt; Addr &gt; cleanupQueue</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00409">gpu_tlb.hh:409</a></div></div>
<div class="ttc" id="classPacket_html_ac9867cdbf0c0157b274dc11fe177a449"><div class="ttname"><a href="classPacket.html#ac9867cdbf0c0157b274dc11fe177a449">Packet::isRequest</a></div><div class="ttdeci">bool isRequest() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00531">packet.hh:531</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa7d376eadd3771e5a42c7a9a82eb82aef"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7d376eadd3771e5a42c7a9a82eb82aef">X86ISA::MISCREG_MC7_MISC</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00243">misc.hh:243</a></div></div>
<div class="ttc" id="x86__traits_8hh_html"><div class="ttname"><a href="x86__traits_8hh.html">x86_traits.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_abf9602b1762ac25786bfbb784362e2a5"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#abf9602b1762ac25786bfbb784362e2a5">X86ISA::GpuTLB::memSidePort</a></div><div class="ttdeci">std::vector&lt; MemSidePort * &gt; memSidePort</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00309">gpu_tlb.hh:309</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa2586f2ee2642081584dc7b8662f08689"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2586f2ee2642081584dc7b8662f08689">X86ISA::MISCREG_PCI_CONFIG_ADDRESS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00398">misc.hh:398</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a408ae6240dc5444d3b0ec3965fa6a4a6"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a408ae6240dc5444d3b0ec3965fa6a4a6">X86ISA::GpuTLB::accessDistance</a></div><div class="ttdeci">bool accessDistance</div><div class="ttdoc">Print out accessDistance stats. </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00160">gpu_tlb.hh:160</a></div></div>
<div class="ttc" id="classEmulationPageTable_html_af1317b22ec0ea20f5e7ad09c94c32ecd"><div class="ttname"><a href="classEmulationPageTable.html#af1317b22ec0ea20f5e7ad09c94c32ecd">EmulationPageTable::pageAlign</a></div><div class="ttdeci">Addr pageAlign(Addr a)</div><div class="ttdef"><b>Definition:</b> <a href="page__table_8hh_source.html#l00107">page_table.hh:107</a></div></div>
<div class="ttc" id="statistics_8hh_html_a7acdccbf0d35ce0c159c0cdd36371b22"><div class="ttname"><a href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a></div><div class="ttdeci">Tick curTick()</div><div class="ttdoc">The current simulated tick. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2core_8hh_source.html#l00047">core.hh:47</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_aa63c65e9d2d6fdb575c1fe8747d36024"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#aa63c65e9d2d6fdb575c1fe8747d36024">X86ISA::GpuTLB::translateTiming</a></div><div class="ttdeci">void translateTiming(const RequestPtr &amp;req, ThreadContext *tc, Translation *translation, Mode mode, int &amp;latency)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00914">gpu_tlb.cc:914</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa1ffce699ee95242c5fd696ab7048830b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1ffce699ee95242c5fd696ab7048830b">X86ISA::MISCREG_MTRRCAP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00147">misc.hh:147</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">X86ISA::MISCREG_EFER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00247">misc.hh:247</a></div></div>
<div class="ttc" id="classEvent_html_adf7d78113503926deff5dec761413f03"><div class="ttname"><a href="classEvent.html#adf7d78113503926deff5dec761413f03">Event::flags</a></div><div class="ttdeci">Flags flags</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00211">eventq.hh:211</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa6c3e25ec30e478bf8e2be42c9629002f"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa6c3e25ec30e478bf8e2be42c9629002f">X86ISA::MISCREG_PERF_EVT_SEL2</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00262">misc.hh:262</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1Translation_html_ac7f1126f0fb1f09d584a62cafc51b13c"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1Translation.html#ac7f1126f0fb1f09d584a62cafc51b13c">X86ISA::GpuTLB::Translation::finish</a></div><div class="ttdeci">virtual void finish(Fault fault, const RequestPtr &amp;req, ThreadContext *tc, Mode mode)=0</div><div class="ttdoc">The memory for this object may be dynamically allocated, and it may be responsible for cleaning itsle...</div></div>
<div class="ttc" id="cprintf_8hh_html_a848c8ad3ab12f32c2d70d72701307be2"><div class="ttname"><a href="cprintf_8hh.html#a848c8ad3ab12f32c2d70d72701307be2">csprintf</a></div><div class="ttdeci">std::string csprintf(const char *format, const Args &amp;...args)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00162">cprintf.hh:162</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_aaaea1c265e70f9ea534a8968630399fd"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#aaaea1c265e70f9ea534a8968630399fd">X86ISA::GpuTLB::exitEvent</a></div><div class="ttdeci">EventFunctionWrapper exitEvent</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00448">gpu_tlb.hh:448</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585eaf4cd684f5d76a9d7d92f583393d1655f">BaseTLB::Read</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classEvent_html_a354f9f5eecdc5667d8112fa1307bcc82"><div class="ttname"><a href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">Event::scheduled</a></div><div class="ttdeci">bool scheduled() const</div><div class="ttdoc">Determine if the current event is scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00385">eventq.hh:385</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_abb8ec3742a54286da349c98a1a9c9755"><div class="ttname"><a href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">X86ISA::MISCREG_SEG_ATTR</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_ATTR(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00535">misc.hh:535</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a96bff4835af5997ba1528a8d479e89cc"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a96bff4835af5997ba1528a8d479e89cc">X86ISA::GpuTLB::localLatency</a></div><div class="ttdeci">Stats::Formula localLatency</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00215">gpu_tlb.hh:215</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1TranslationState_html_aa970891fdf6dfae78a52dcb181fda388"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aa970891fdf6dfae78a52dcb181fda388">X86ISA::GpuTLB::TranslationState::tlbMode</a></div><div class="ttdeci">Mode tlbMode</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00333">gpu_tlb.hh:333</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faf8ab33955053d6a205123c17d2accb50"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf8ab33955053d6a205123c17d2accb50">X86ISA::MISCREG_MC4_ADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00229">misc.hh:229</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af93c7fd7ac0d329975952ac0c2a97f98"><div class="ttname"><a href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">X86ISA::MISCREG_SEG_LIMIT</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_LIMIT(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00528">misc.hh:528</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a92badf578f5e3f43427dcd791f607865"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a92badf578f5e3f43427dcd791f607865">X86ISA::GpuTLB::outstandingReqs</a></div><div class="ttdeci">int outstandingReqs</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00370">gpu_tlb.hh:370</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a1e89f92ea7caffb2c6d041bc7d4acd4d"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a1e89f92ea7caffb2c6d041bc7d4acd4d">X86ISA::GpuTLB::entryList</a></div><div class="ttdeci">std::vector&lt; EntryList &gt; entryList</div><div class="ttdoc">An entryList per set is the equivalent of an LRU stack; it&amp;#39;s used to guide replacement decisions...</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00178">gpu_tlb.hh:178</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_afa13265f12ed4282fdd652856c0db12c"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#afa13265f12ed4282fdd652856c0db12c">X86ISA::GpuTLB::invalidateNonGlobal</a></div><div class="ttdeci">void invalidateNonGlobal()</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00246">gpu_tlb.cc:246</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1TranslationState_html_aadcc48c586a5d32a134070f1b50b4c5c"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#aadcc48c586a5d32a134070f1b50b4c5c">X86ISA::GpuTLB::TranslationState::tlbEntry</a></div><div class="ttdeci">TlbEntry * tlbEntry</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00342">gpu_tlb.hh:342</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa285cf91361a0949ccd33bf5c5919c243"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa285cf91361a0949ccd33bf5c5919c243">X86ISA::MISCREG_MC4_STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00218">misc.hh:218</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa9277ac17f26c042b72106b29f67c902b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9277ac17f26c042b72106b29f67c902b">X86ISA::MISCREG_MCG_CAP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00153">misc.hh:153</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1TranslationState_html_a30f757a21ea3f0644795c2ef7777be59"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a30f757a21ea3f0644795c2ef7777be59">X86ISA::GpuTLB::TranslationState::tc</a></div><div class="ttdeci">ThreadContext * tc</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00335">gpu_tlb.hh:335</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa3be7e89e896b89b1adfd234817e74891"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3be7e89e896b89b1adfd234817e74891">X86ISA::MISCREG_FS_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00318">misc.hh:318</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6">X86ISA::MISCREG_APIC_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00395">misc.hh:395</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa67aae3bca87abdb6355321cad228c434"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa67aae3bca87abdb6355321cad228c434">X86ISA::MISCREG_MC4_CTL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00207">misc.hh:207</a></div></div>
<div class="ttc" id="classProcess_html_a215b1821d70db93152e770f96a2070ae"><div class="ttname"><a href="classProcess.html#a215b1821d70db93152e770f96a2070ae">Process::pid</a></div><div class="ttdeci">uint64_t pid()</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00089">process.hh:89</a></div></div>
<div class="ttc" id="structX86ISA_1_1TlbEntry_html"><div class="ttname"><a href="structX86ISA_1_1TlbEntry.html">X86ISA::TlbEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00066">pagetable.hh:66</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faea600be059662020780a8aba29ee51b2"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faea600be059662020780a8aba29ee51b2">X86ISA::MISCREG_MC3_ADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00228">misc.hh:228</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a7803d5c3c9da593e0dceea4b6a1ac18b"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a7803d5c3c9da593e0dceea4b6a1ac18b">X86ISA::GpuTLB::setConfigAddress</a></div><div class="ttdeci">void setConfigAddress(uint32_t addr)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00240">gpu_tlb.cc:240</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799face23ee1acc87a2a3f7c6fc8f7094ede0"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799face23ee1acc87a2a3f7c6fc8f7094ede0">X86ISA::MISCREG_MC3_STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00217">misc.hh:217</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1MemSidePort_html_ae4bf2c597b5d43a85d9e319790119da2"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1MemSidePort.html#ae4bf2c597b5d43a85d9e319790119da2">X86ISA::GpuTLB::MemSidePort::recvTimingResp</a></div><div class="ttdeci">virtual bool recvTimingResp(PacketPtr pkt)</div><div class="ttdoc">MemSidePort receives the packet back. </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01615">gpu_tlb.cc:1615</a></div></div>
<div class="ttc" id="classClockedObject_html"><div class="ttname"><a href="classClockedObject.html">ClockedObject</a></div><div class="ttdoc">The ClockedObject class extends the SimObject with a clock and accessor functions to relate ticks to ...</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00237">clocked_object.hh:237</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a3a801d0a728552f9b9952acd5dab25e8"><div class="ttname"><a href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">X86ISA::mask</a></div><div class="ttdeci">mask</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00798">misc.hh:798</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa3b44541605c0f7fbf804beb325360ad"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa3b44541605c0f7fbf804beb325360ad">X86ISA::MISCREG_DEF_TYPE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00200">misc.hh:200</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a3b5d0e554e844dbe9b3a71a8b0c7b924"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a3b5d0e554e844dbe9b3a71a8b0c7b924">X86ISA::GpuTLB::cleanupEvent</a></div><div class="ttdeci">EventFunctionWrapper cleanupEvent</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00415">gpu_tlb.hh:415</a></div></div>
<div class="ttc" id="bitfield_8hh_html"><div class="ttname"><a href="bitfield_8hh.html">bitfield.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa3826b335948154c40c1b6a32cbd10f5"><div class="ttname"><a href="namespaceX86ISA.html#aa3826b335948154c40c1b6a32cbd10f5">X86ISA::base</a></div><div class="ttdeci">Bitfield&lt; 51, 12 &gt; base</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00142">pagetable.hh:142</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a9bab751e4fa25d88bf84ee970a01a641"><div class="ttname"><a href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">MipsISA::vaddr</a></div><div class="ttdeci">vaddr</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00277">pra_constants.hh:277</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1AccessInfo_html"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1AccessInfo.html">X86ISA::GpuTLB::AccessInfo</a></div><div class="ttdoc">This hash map will use the virtual page address as a key and will keep track of total number of acces...</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00422">gpu_tlb.hh:422</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799facb962b9c73308d93f7db3b490639da61"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facb962b9c73308d93f7db3b490639da61">X86ISA::MISCREG_LAST_BRANCH_FROM_IP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00159">misc.hh:159</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a09cdf41689fa5f128449f45c9def3539"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a09cdf41689fa5f128449f45c9def3539">X86ISA::GpuTLB::clock</a></div><div class="ttdeci">int clock</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00078">gpu_tlb.hh:78</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a26ef11bfa13f619e69b9d93a704cb982"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a26ef11bfa13f619e69b9d93a704cb982">X86ISA::GpuTLB::Params</a></div><div class="ttdeci">X86GPUTLBParams Params</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00094">gpu_tlb.hh:94</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa1c691b6af933c6ce2366f2da3efcd1ad"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1c691b6af933c6ce2366f2da3efcd1ad">X86ISA::MISCREG_MC0_CTL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00203">misc.hh:203</a></div></div>
<div class="ttc" id="structEmulationPageTable_1_1Entry_html"><div class="ttname"><a href="structEmulationPageTable_1_1Entry.html">EmulationPageTable::Entry</a></div><div class="ttdef"><b>Definition:</b> <a href="page__table_8hh_source.html#l00053">page_table.hh:53</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa84d017a1dbdfcce250504a2d504ad216"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa84d017a1dbdfcce250504a2d504ad216">X86ISA::MISCREG_MC4_MISC</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00240">misc.hh:240</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_af8932bd755fb42e5bbdeddc72a1dc13a"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#af8932bd755fb42e5bbdeddc72a1dc13a">X86ISA::GpuTLB::demapPage</a></div><div class="ttdeci">void demapPage(Addr va, uint64_t asn)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00264">gpu_tlb.cc:264</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1CpuSidePort_html_a63ff2ed2e0e1c6bd2f7644a87b89d674"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#a63ff2ed2e0e1c6bd2f7644a87b89d674">X86ISA::GpuTLB::CpuSidePort::recvFunctional</a></div><div class="ttdeci">virtual void recvFunctional(PacketPtr pkt)</div><div class="ttdoc">Receive a functional request packet from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01480">gpu_tlb.cc:1480</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa350e989b38c96924ece8eadf6d8de356"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa350e989b38c96924ece8eadf6d8de356">X86ISA::MISCREG_PERF_EVT_SEL3</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00263">misc.hh:263</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa262fb5c7c2d5708f2c1a898c44e4af1e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa262fb5c7c2d5708f2c1a898c44e4af1e">X86ISA::MISCREG_SMM_CTL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00290">misc.hh:290</a></div></div>
<div class="ttc" id="classBaseTLB_html_a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b"><div class="ttname"><a href="classBaseTLB.html#a26b67ef35b9f92e337acf48571c7585ea63234010c6a55c971617a58bd577566b">BaseTLB::Execute</a></div><div class="ttdef"><b>Definition:</b> <a href="generic_2tlb_8hh_source.html#l00059">tlb.hh:59</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_ab48d3abddbcbfaa2ef4e89df332ca581"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#ab48d3abddbcbfaa2ef4e89df332ca581">X86ISA::GpuTLB::translationReturnEvent</a></div><div class="ttdeci">std::unordered_map&lt; Addr, TLBEvent * &gt; translationReturnEvent</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00405">gpu_tlb.hh:405</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a1443ba2a3a09993c948627d33345b893"><div class="ttname"><a href="namespaceX86ISA.html#a1443ba2a3a09993c948627d33345b893">X86ISA::IntAddrPrefixMSR</a></div><div class="ttdeci">const Addr IntAddrPrefixMSR</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00069">x86_traits.hh:69</a></div></div>
<div class="ttc" id="intmath_8hh_html_a53b39f36cb9a3b6b6cf0240efef4dae2"><div class="ttname"><a href="intmath_8hh.html#a53b39f36cb9a3b6b6cf0240efef4dae2">roundDown</a></div><div class="ttdeci">T roundDown(const T &amp;val, const U &amp;align)</div><div class="ttdoc">This function is used to align addresses in memory. </div><div class="ttdef"><b>Definition:</b> <a href="intmath_8hh_source.html#l00185">intmath.hh:185</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a9978683e7b3f188ecf26ec13ec71a17c"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a9978683e7b3f188ecf26ec13ec71a17c">X86ISA::GpuTLB::hitLatency</a></div><div class="ttdeci">int hitLatency</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00188">gpu_tlb.hh:188</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a99b67df9309846ac2d32af6c18e82c29a183dd1cc01be8381a02a1556e3c94c45"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29a183dd1cc01be8381a02a1556e3c94c45">X86ISA::GpuTLB::PAGE_WALK</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00241">gpu_tlb.hh:241</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a93014428db35f68e43cfb09a23c9eade"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a93014428db35f68e43cfb09a23c9eade">X86ISA::GpuTLB::handleTranslationReturn</a></div><div class="ttdeci">void handleTranslationReturn(Addr addr, tlbOutcome outcome, PacketPtr pkt)</div><div class="ttdoc">handleTranslationReturn is called on a TLB hit, when a TLB miss returns or when a page fault returns...</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01159">gpu_tlb.cc:1159</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa0c8ecd2a3cc7148a1f39ef2bac051cda"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0c8ecd2a3cc7148a1f39ef2bac051cda">X86ISA::MISCREG_MCG_CTL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00155">misc.hh:155</a></div></div>
<div class="ttc" id="classstd_1_1list_html"><div class="ttname"><a href="classstd_1_1list.html">std::list&lt; AddrRange &gt;</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1TLBEvent_html"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html">X86ISA::GpuTLB::TLBEvent</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00382">gpu_tlb.hh:382</a></div></div>
<div class="ttc" id="arch_2x86_2regs_2misc_8hh_html"><div class="ttname"><a href="arch_2x86_2regs_2misc_8hh.html">misc.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa9d86b7dd0521599d6e3b2cf755828552"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9d86b7dd0521599d6e3b2cf755828552">X86ISA::MISCREG_MTRR_PHYS_MASK_1</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00177">misc.hh:177</a></div></div>
<div class="ttc" id="classRequest_html_aea466660c14a3a08f1d06ff7cedefd27a450fdf86e23bd408c25aff98abcc242c"><div class="ttname"><a href="classRequest.html#aea466660c14a3a08f1d06ff7cedefd27a450fdf86e23bd408c25aff98abcc242c">Request::MMAPPED_IPR</a></div><div class="ttdoc">This request is to a memory mapped register. </div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00126">request.hh:126</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a80ac3c45f817884304351647537a078c"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a80ac3c45f817884304351647537a078c">X86ISA::GpuTLB::cpuSidePort</a></div><div class="ttdeci">std::vector&lt; CpuSidePort * &gt; cpuSidePort</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00307">gpu_tlb.hh:307</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fabeb73fe7ab739f17b528c3227e30786e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fabeb73fe7ab739f17b528c3227e30786e">X86ISA::MISCREG_MTRR_PHYS_MASK_5</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00181">misc.hh:181</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faacef5fb25ea7c41a7c1982b3500abee8"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faacef5fb25ea7c41a7c1982b3500abee8">X86ISA::MISCREG_LAST_EXCEPTION_TO_IP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00162">misc.hh:162</a></div></div>
<div class="ttc" id="classThreadContext_html_a8a9143613e6da73fea16e097c879df82"><div class="ttname"><a href="classThreadContext.html#a8a9143613e6da73fea16e097c879df82">ThreadContext::instAddr</a></div><div class="ttdeci">virtual Addr instAddr() const =0</div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_af043f8415ebc5cbbaffeb268a6c5b9d0"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#af043f8415ebc5cbbaffeb268a6c5b9d0">X86ISA::GpuTLB::lookup</a></div><div class="ttdeci">TlbEntry * lookup(Addr va, bool update_lru=true)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00213">gpu_tlb.cc:213</a></div></div>
<div class="ttc" id="microldstop_8hh_html"><div class="ttname"><a href="microldstop_8hh.html">microldstop.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_ac697e94c3a79902142a1038ca422f9eb"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#ac697e94c3a79902142a1038ca422f9eb">X86ISA::GpuTLB::globalNumTLBAccesses</a></div><div class="ttdeci">Stats::Scalar globalNumTLBAccesses</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00202">gpu_tlb.hh:202</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a99b67df9309846ac2d32af6c18e82c29acc177248c80b0e9c32449f16d6ac3be5"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29acc177248c80b0e9c32449f16d6ac3be5">X86ISA::GpuTLB::TLB_MISS</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00241">gpu_tlb.hh:241</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682aeaa3ab9e2aa297ac323653bb6a09f079"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aeaa3ab9e2aa297ac323653bb6a09f079">X86ISA::SEGMENT_REG_HS</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00053">segment.hh:53</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1TLBEvent_html_a79f2a79e3e5b63d6bd5b5de754e024c6"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a79f2a79e3e5b63d6bd5b5de754e024c6">X86ISA::GpuTLB::TLBEvent::updateOutcome</a></div><div class="ttdeci">void updateOutcome(tlbOutcome _outcome)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01369">gpu_tlb.cc:1369</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a7a287359d6688cb50477df97dcbdd196"><div class="ttname"><a href="namespaceX86ISA.html#a7a287359d6688cb50477df97dcbdd196">X86ISA::MISCREG_SEG_SEL</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_SEL(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00507">misc.hh:507</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a5bc8a695e4619ccf733d545021fe664e"><div class="ttname"><a href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">X86ISA::seg</a></div><div class="ttdeci">Bitfield&lt; 2, 0 &gt; seg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00084">types.hh:84</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="pagetable__walker_8hh_html"><div class="ttname"><a href="pagetable__walker_8hh.html">pagetable_walker.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fafaad77e48fc37498503f754f1d3d2137"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fafaad77e48fc37498503f754f1d3d2137">X86ISA::MISCREG_MTRR_FIX_4K_D8000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00192">misc.hh:192</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a31d8a10f68b138a5e3fd044c6d771124"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a31d8a10f68b138a5e3fd044c6d771124">X86ISA::GpuTLB::freeList</a></div><div class="ttdeci">std::vector&lt; EntryList &gt; freeList</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00169">gpu_tlb.hh:169</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa555632702449ad2207a4f979121d760"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa555632702449ad2207a4f979121d760">X86ISA::MISCREG_MC6_MISC</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00242">misc.hh:242</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad6141d7f66aebbf57512e049867e41b4">X86ISA::MISCREG_M5_REG</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00139">misc.hh:139</a></div></div>
<div class="ttc" id="classSimObject_html_ac6bf42a0c7d51f21477fc064f75178c1"><div class="ttname"><a href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">SimObject::name</a></div><div class="ttdeci">virtual const std::string name() const</div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00120">sim_object.hh:120</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a951ee203823b19c66987216e039ff689a1e280a8ff7db19404c2a4197c03edf79"><div class="ttname"><a href="namespaceX86ISA.html#a951ee203823b19c66987216e039ff689a1e280a8ff7db19404c2a4197c03edf79">X86ISA::AddrSizeFlagBit</a></div><div class="ttdef"><b>Definition:</b> <a href="ldstflags_8hh_source.html#l00055">ldstflags.hh:55</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aa5d6862414ee0e4ce359c70c0179d649"><div class="ttname"><a href="namespaceX86ISA.html#aa5d6862414ee0e4ce359c70c0179d649">X86ISA::SegmentFlagMask</a></div><div class="ttdeci">const Request::FlagsType M5_VAR_USED SegmentFlagMask</div><div class="ttdef"><b>Definition:</b> <a href="ldstflags_8hh_source.html#l00051">ldstflags.hh:51</a></div></div>
<div class="ttc" id="cast_8hh_html_af7699039cf67ee4fd9d3d543bdcabe29"><div class="ttname"><a href="cast_8hh.html#af7699039cf67ee4fd9d3d543bdcabe29">safe_cast</a></div><div class="ttdeci">T safe_cast(U ptr)</div><div class="ttdef"><b>Definition:</b> <a href="cast_8hh_source.html#l00061">cast.hh:61</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa47f9ee905ca88d7c1427ab8e3e60e9cc"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa47f9ee905ca88d7c1427ab8e3e60e9cc">X86ISA::MISCREG_STAR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00249">misc.hh:249</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa11179aa20a263f43010065b9b06cd65b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa11179aa20a263f43010065b9b06cd65b">X86ISA::MISCREG_LSTAR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00250">misc.hh:250</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faeadd9ff55e4bd433fe65ca45327e393c"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faeadd9ff55e4bd433fe65ca45327e393c">X86ISA::MISCREG_MC1_MISC</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00237">misc.hh:237</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aa9331aab1c34d5babc25ea53e521b708"><div class="ttname"><a href="namespaceArmISA.html#aa9331aab1c34d5babc25ea53e521b708">ArmISA::va</a></div><div class="ttdeci">Bitfield&lt; 8 &gt; va</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00263">miscregs_types.hh:263</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fabde963e44705e5c8035a9271da0805a1"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fabde963e44705e5c8035a9271da0805a1">X86ISA::MISCREG_PERF_EVT_CTR3</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00270">misc.hh:270</a></div></div>
<div class="ttc" id="logging_8hh_html_abb243c15dfbeedf4ae64aa213f4f18c7"><div class="ttname"><a href="logging_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a></div><div class="ttdeci">#define warn_once(...)</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00216">logging.hh:216</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa4e932b1ab3a732711daf73e02eec6298"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4e932b1ab3a732711daf73e02eec6298">X86ISA::MISCREG_TOP_MEM</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00285">misc.hh:285</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a2f65ff44478e6995ad84581ed1d194ac"><div class="ttname"><a href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">AlphaISA::PageBytes</a></div><div class="ttdeci">const Addr PageBytes</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00047">isa_traits.hh:47</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fad553d7892d52d00a836930fbd7b43977"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad553d7892d52d00a836930fbd7b43977">X86ISA::MISCREG_MC7_CTL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00210">misc.hh:210</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fab25c3349f76f61e1670d8c698e309df4"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab25c3349f76f61e1670d8c698e309df4">X86ISA::MISCREG_MC2_CTL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00205">misc.hh:205</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_acc5288e54e9aea4ad412ccc93203bed7"><div class="ttname"><a href="namespaceX86ISA.html#acc5288e54e9aea4ad412ccc93203bed7">X86ISA::IntAddrPrefixIO</a></div><div class="ttdeci">const Addr IntAddrPrefixIO</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00070">x86_traits.hh:70</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">X86ISA::MISCREG_CS_ATTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00365">misc.hh:365</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a7dca5c6c2ecf0221d728e8f3b065ce1c"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a7dca5c6c2ecf0221d728e8f3b065ce1c">X86ISA::GpuTLB::regStats</a></div><div class="ttdeci">void regStats() override</div><div class="ttdoc">Callback to set stat parameters. </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00945">gpu_tlb.cc:945</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa193c067760d57d78351de5803d78ddb7"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa193c067760d57d78351de5803d78ddb7">X86ISA::MISCREG_MC1_ADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00226">misc.hh:226</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa79a0ed67cfd51011d66246ee747993bc"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa79a0ed67cfd51011d66246ee747993bc">X86ISA::MISCREG_MTRR_FIX_16K_A0000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00188">misc.hh:188</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a2f3ab67e80558a6501276091638187a1"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a2f3ab67e80558a6501276091638187a1">X86ISA::GpuTLB::unserialize</a></div><div class="ttdeci">virtual void unserialize(CheckpointIn &amp;cp) override</div><div class="ttdoc">Unserialize an object. </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00940">gpu_tlb.cc:940</a></div></div>
<div class="ttc" id="classStats_1_1DataWrap_html_a8f6effeadf113613c8e96c732bef7228"><div class="ttname"><a href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">Stats::DataWrap::name</a></div><div class="ttdeci">Derived &amp; name(const std::string &amp;name)</div><div class="ttdoc">Set the name and marks this stat to print at the end of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00279">statistics.hh:279</a></div></div>
<div class="ttc" id="classProcess_html_aeafd0a9f4f332dab45ff954f8857e82f"><div class="ttname"><a href="classProcess.html#aeafd0a9f4f332dab45ff954f8857e82f">Process::fixupStackFault</a></div><div class="ttdeci">bool fixupStackFault(Addr vaddr)</div><div class="ttdoc">Attempt to fix up a fault at vaddr by allocating a page on the stack. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8cc_source.html#l00372">process.cc:372</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="output_8hh_html"><div class="ttname"><a href="output_8hh.html">output.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a44cce9583f40230afeb02fabfc00f13c"><div class="ttname"><a href="namespaceX86ISA.html#a44cce9583f40230afeb02fabfc00f13c">X86ISA::limit</a></div><div class="ttdeci">BitfieldType&lt; SegDescriptorLimit &gt; limit</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00926">misc.hh:926</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa4ec3a23ac9842c39f5ec26a2d6b5d152"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa4ec3a23ac9842c39f5ec26a2d6b5d152">X86ISA::MISCREG_MTRR_FIX_64K_00000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00186">misc.hh:186</a></div></div>
<div class="ttc" id="structX86ISA_1_1TlbEntry_html_af25a9b944fdc7e04079332c2a11cbe09"><div class="ttname"><a href="structX86ISA_1_1TlbEntry.html#af25a9b944fdc7e04079332c2a11cbe09">X86ISA::TlbEntry::user</a></div><div class="ttdeci">bool user</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00080">pagetable.hh:80</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a42b7307d2f0150ee280b9b499969ecdd"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a42b7307d2f0150ee280b9b499969ecdd">X86ISA::GpuTLB::configAddress</a></div><div class="ttdeci">uint32_t configAddress</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00072">gpu_tlb.hh:72</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fab54aa3bad77ae0162c829903c177e4bf"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab54aa3bad77ae0162c829903c177e4bf">X86ISA::MISCREG_MC2_STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00216">misc.hh:216</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1CpuSidePort_html_abd07b00e045739a69bd1a35ea5163ed5"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#abd07b00e045739a69bd1a35ea5163ed5">X86ISA::GpuTLB::CpuSidePort::recvTimingReq</a></div><div class="ttdeci">virtual bool recvTimingReq(PacketPtr pkt)</div><div class="ttdoc">Receive a timing request from the peer. </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01387">gpu_tlb.cc:1387</a></div></div>
<div class="ttc" id="classProcess_html_aeb1f0636e741b206059ffdbbc72bcf01"><div class="ttname"><a href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">Process::pTable</a></div><div class="ttdeci">EmulationPageTable * pTable</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00182">process.hh:182</a></div></div>
<div class="ttc" id="classThreadContext_html_aca903e46048a5e7a9cce0f8be315660d"><div class="ttname"><a href="classThreadContext.html#aca903e46048a5e7a9cce0f8be315660d">ThreadContext::readMiscRegNoEffect</a></div><div class="ttdeci">virtual RegVal readMiscRegNoEffect(RegIndex misc_reg) const =0</div></div>
<div class="ttc" id="page__table_8hh_html"><div class="ttname"><a href="page__table_8hh.html">page_table.hh</a></div><div class="ttdoc">Declarations of a non-full system Page Table. </div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682a931c11bee0b10cfa3d9f05d20feb043d"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a931c11bee0b10cfa3d9f05d20feb043d">X86ISA::SEGMENT_REG_LS</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00056">segment.hh:56</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a310d36d3d8ec55a84d807cb7e1edf7d6"><div class="ttname"><a href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">X86ISA::MISCREG_SEG_BASE</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_BASE(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00514">misc.hh:514</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa5739dae7be26e48565eaac92aa9fd72b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa5739dae7be26e48565eaac92aa9fd72b">X86ISA::MISCREG_GS_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00319">misc.hh:319</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa993d810f776d680658668313746fe858"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa993d810f776d680658668313746fe858">X86ISA::MISCREG_MTRR_FIX_4K_F8000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00196">misc.hh:196</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa5667a0b0950275bee0d8f69870a0e8c5"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa5667a0b0950275bee0d8f69870a0e8c5">X86ISA::MISCREG_MC2_ADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00227">misc.hh:227</a></div></div>
<div class="ttc" id="namespaceX86ISA_html"><div class="ttname"><a href="namespaceX86ISA.html">X86ISA</a></div><div class="ttdoc">This is exposed globally, independent of the ISA. </div><div class="ttdef"><b>Definition:</b> <a href="acpi_8hh_source.html#l00057">acpi.hh:57</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa31906dc12b40cd18de987db8c917eece"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa31906dc12b40cd18de987db8c917eece">X86ISA::MISCREG_MTRR_PHYS_BASE_4</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00169">misc.hh:169</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1TLBEvent_html_a2fde9f954a1996c9c4e9ef01f6998577"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#a2fde9f954a1996c9c4e9ef01f6998577">X86ISA::GpuTLB::TLBEvent::description</a></div><div class="ttdeci">const char * description() const</div><div class="ttdoc">Return a C string describing the event. </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01363">gpu_tlb.cc:1363</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682aec9a81ccadce521fcfa555f3ee13e300"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aec9a81ccadce521fcfa555f3ee13e300">X86ISA::SEGMENT_REG_ES</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00047">segment.hh:47</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa88f9a3f79971117e356c08bc31136f7b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa88f9a3f79971117e356c08bc31136f7b">X86ISA::MISCREG_SYSCFG</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00273">misc.hh:273</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a51075d97597e89efaacdd1e4b7b92b5c"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a51075d97597e89efaacdd1e4b7b92b5c">X86ISA::GpuTLB::missLatency2</a></div><div class="ttdeci">int missLatency2</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00190">gpu_tlb.hh:190</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a99b67df9309846ac2d32af6c18e82c29"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29">X86ISA::GpuTLB::tlbOutcome</a></div><div class="ttdeci">tlbOutcome</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00241">gpu_tlb.hh:241</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fafa1ae6bcc1cff1adbbaa826b8e211731"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fafa1ae6bcc1cff1adbbaa826b8e211731">X86ISA::MISCREG_IGNNE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00289">misc.hh:289</a></div></div>
<div class="ttc" id="classPacket_html_ad1dd4fa4370e508806fe4a8253a0ad12"><div class="ttname"><a href="classPacket.html#ad1dd4fa4370e508806fe4a8253a0ad12">Packet::senderState</a></div><div class="ttdeci">SenderState * senderState</div><div class="ttdoc">This packet&amp;#39;s sender state. </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00480">packet.hh:480</a></div></div>
<div class="ttc" id="classEvent_html"><div class="ttname"><a href="classEvent.html">Event</a></div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00189">eventq.hh:189</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fab85a8f7d928af6db3c83d75722ec9cc3"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab85a8f7d928af6db3c83d75722ec9cc3">X86ISA::MISCREG_MC1_CTL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00204">misc.hh:204</a></div></div>
<div class="ttc" id="structX86ISA_1_1TlbEntry_html_a751e9b896a3c979c9695f9f5e9ffb73b"><div class="ttname"><a href="structX86ISA_1_1TlbEntry.html#a751e9b896a3c979c9695f9f5e9ffb73b">X86ISA::TlbEntry::size</a></div><div class="ttdeci">int size()</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00113">pagetable.hh:113</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_ae826a32dbba497e22f770e3f602d68da"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#ae826a32dbba497e22f770e3f602d68da">X86ISA::GpuTLB::cleanup</a></div><div class="ttdeci">void cleanup()</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01642">gpu_tlb.cc:1642</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799facb7afdcbd9d3f13e3c19b2c006645411"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facb7afdcbd9d3f13e3c19b2c006645411">X86ISA::MISCREG_MC2_MISC</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00238">misc.hh:238</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa6666da00f2e9f2b344dc8ce57449852b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa6666da00f2e9f2b344dc8ce57449852b">X86ISA::MISCREG_MC5_ADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00230">misc.hh:230</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a99b67df9309846ac2d32af6c18e82c29a12b4ab072fdc13228e0c2625b5953e12"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a99b67df9309846ac2d32af6c18e82c29a12b4ab072fdc13228e0c2625b5953e12">X86ISA::GpuTLB::TLB_HIT</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00241">gpu_tlb.hh:241</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a0ca4722cf6bb7d5383c35caa20ba05b6"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a0ca4722cf6bb7d5383c35caa20ba05b6">X86ISA::GpuTLB::missLatency1</a></div><div class="ttdeci">int missLatency1</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00189">gpu_tlb.hh:189</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa10c9bdfe6ead2ad9d63564c8fc96700b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa10c9bdfe6ead2ad9d63564c8fc96700b">X86ISA::MISCREG_MTRR_PHYS_BASE_7</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00172">misc.hh:172</a></div></div>
<div class="ttc" id="classThreadContext_html_af8521a9f618db8c70a3291240a166abf"><div class="ttname"><a href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">ThreadContext::contextId</a></div><div class="ttdeci">virtual ContextID contextId() const =0</div></div>
<div class="ttc" id="classEmulationPageTable_html_a692ce97e35ba203ca11d981c61b60716"><div class="ttname"><a href="classEmulationPageTable.html#a692ce97e35ba203ca11d981c61b60716">EmulationPageTable::lookup</a></div><div class="ttdeci">const Entry * lookup(Addr vaddr)</div><div class="ttdoc">Lookup function. </div><div class="ttdef"><b>Definition:</b> <a href="page__table_8cc_source.html#l00134">page_table.cc:134</a></div></div>
<div class="ttc" id="classEventManager_html_a749a10828b2dd5017a2582960d04e400"><div class="ttname"><a href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">EventManager::schedule</a></div><div class="ttdeci">void schedule(Event &amp;event, Tick when)</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00744">eventq.hh:744</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a8e8232bf3ac159df8dc0c6bcb32234d8"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a8e8232bf3ac159df8dc0c6bcb32234d8">X86ISA::GpuTLB::pageTableCycles</a></div><div class="ttdeci">Stats::Scalar pageTableCycles</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00210">gpu_tlb.hh:210</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa8f959392fc91f056a9a6a827daeda52"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa8f959392fc91f056a9a6a827daeda52">X86ISA::MISCREG_MC5_CTL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00208">misc.hh:208</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fad072d3a4b9b7f8db674c745301f69505"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fad072d3a4b9b7f8db674c745301f69505">X86ISA::MISCREG_TOP_MEM2</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00286">misc.hh:286</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8dbaad7082c9bd98b00c0f405879a642"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dbaad7082c9bd98b00c0f405879a642">X86ISA::MISCREG_SYSENTER_ESP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00150">misc.hh:150</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_aa15f96b0cf9d770b6ddb90bd30bb5c55"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#aa15f96b0cf9d770b6ddb90bd30bb5c55">X86ISA::GpuTLB::ticks</a></div><div class="ttdeci">Tick ticks(int numCycles) const</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00086">gpu_tlb.hh:86</a></div></div>
<div class="ttc" id="classProcess_html"><div class="ttname"><a href="classProcess.html">Process</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00064">process.hh:64</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_ab86e11c4f0616a4fe4836499c6a70b84"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#ab86e11c4f0616a4fe4836499c6a70b84">X86ISA::GpuTLB::localNumTLBHits</a></div><div class="ttdeci">Stats::Scalar localNumTLBHits</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00195">gpu_tlb.hh:195</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa17175f82a710b614d74f745fce50926"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa17175f82a710b614d74f745fce50926">X86ISA::MISCREG_LAST_EXCEPTION_FROM_IP</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00161">misc.hh:161</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8cd87b3540da71044183f0fc617a0981"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8cd87b3540da71044183f0fc617a0981">X86ISA::MISCREG_MTRR_PHYS_BASE_1</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00166">misc.hh:166</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aed845654338270e50f411474fdac11ff"><div class="ttname"><a href="namespaceX86ISA.html#aed845654338270e50f411474fdac11ff">X86ISA::PhysAddrPrefixIO</a></div><div class="ttdeci">const Addr PhysAddrPrefixIO</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00072">x86_traits.hh:72</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae32619ddca454cf31e7065a0c04e1f24"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae32619ddca454cf31e7065a0c04e1f24">X86ISA::MISCREG_VM_HSAVE_PA</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00291">misc.hh:291</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa9e2b0832854a91bcec1f1c695636acbb"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa9e2b0832854a91bcec1f1c695636acbb">X86ISA::MISCREG_MC7_STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00221">misc.hh:221</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a7cd8c97bf7a66307bb2b6a01a1e9cf5a"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a7cd8c97bf7a66307bb2b6a01a1e9cf5a">X86ISA::GpuTLB::~GpuTLB</a></div><div class="ttdeci">~GpuTLB()</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00128">gpu_tlb.cc:128</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa550a4c60a06f8dfd207fafeed8eed9e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa550a4c60a06f8dfd207fafeed8eed9e">X86ISA::MISCREG_IORR_BASE0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00276">misc.hh:276</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fadac353aa565691a9bc9f2bc75eff3876"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fadac353aa565691a9bc9f2bc75eff3876">X86ISA::MISCREG_MTRR_PHYS_BASE_0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00165">misc.hh:165</a></div></div>
<div class="ttc" id="classStats_1_1DataWrap_html_a21c87112d21fd2a0caa14aaa343d8bc1"><div class="ttname"><a href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">Stats::DataWrap::desc</a></div><div class="ttdeci">Derived &amp; desc(const std::string &amp;_desc)</div><div class="ttdoc">Set the description and marks this stat to print at the end of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00312">statistics.hh:312</a></div></div>
<div class="ttc" id="base_2types_8hh_html_acef4d7d41cb21fdc252e20c04cd7bb8e"><div class="ttname"><a href="base_2types_8hh.html#acef4d7d41cb21fdc252e20c04cd7bb8e">PortID</a></div><div class="ttdeci">int16_t PortID</div><div class="ttdoc">Port index/ID type, and a symbolic name for an invalid port id. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00237">types.hh:237</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a46f7df8299e6ae64913f3c80fd5a6854"><div class="ttname"><a href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">X86ISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00152">pagetable.hh:152</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1CpuSidePort_html_abc77f51c9dd30641873cac4135c38513"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#abc77f51c9dd30641873cac4135c38513">X86ISA::GpuTLB::CpuSidePort::getAddrRanges</a></div><div class="ttdeci">virtual AddrRangeList getAddrRanges() const</div><div class="ttdoc">Get a list of the non-overlapping address ranges the owner is responsible for. </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01601">gpu_tlb.cc:1601</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a28d04173d750827c11b54bc560e557c7"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a28d04173d750827c11b54bc560e557c7">X86ISA::GpuTLB::GpuTLB</a></div><div class="ttdeci">GpuTLB(const Params *p)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00063">gpu_tlb.cc:63</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa5d8ffd97082f8f3d13dfe3e530acec15"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa5d8ffd97082f8f3d13dfe3e530acec15">X86ISA::MISCREG_MC6_CTL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00209">misc.hh:209</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa00af8f3c59505ae225e03e0c352b12eb"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa00af8f3c59505ae225e03e0c352b12eb">X86ISA::MISCREG_MTRR_PHYS_BASE_2</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00167">misc.hh:167</a></div></div>
<div class="ttc" id="bitfield_8hh_html_aa77220618e53d25e3f859c84b2809b39"><div class="ttname"><a href="bitfield_8hh.html#aa77220618e53d25e3f859c84b2809b39">mbits</a></div><div class="ttdeci">T mbits(T val, int first, int last)</div><div class="ttdoc">Mask off the given bits in place like bits() but without shifting. </div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00096">bitfield.hh:96</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a037aa50d964c15b87b49ca219fd62d85"><div class="ttname"><a href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a></div><div class="ttdeci">T bits(T val, int first, int last)</div><div class="ttdoc">Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; and right justify it...</div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00072">bitfield.hh:72</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa32c01c473868277f381099c5492a2be4"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa32c01c473868277f381099c5492a2be4">X86ISA::MISCREG_MTRR_PHYS_MASK_7</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00183">misc.hh:183</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a0ff9290207eddeb5cf7bfc3fa0c9cd14"><div class="ttname"><a href="namespaceArmISA.html#a0ff9290207eddeb5cf7bfc3fa0c9cd14">ArmISA::attr</a></div><div class="ttdeci">attr</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00625">miscregs_types.hh:625</a></div></div>
<div class="ttc" id="classX86ISA_1_1Walker_html"><div class="ttname"><a href="classX86ISA_1_1Walker.html">X86ISA::Walker</a></div><div class="ttdef"><b>Definition:</b> <a href="pagetable__walker_8hh_source.html#l00058">pagetable_walker.hh:58</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa71e3b9012f0d485af121a4d034ce743b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa71e3b9012f0d485af121a4d034ce743b">X86ISA::MISCREG_MC0_ADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00225">misc.hh:225</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa261f9403e1789723f8e0adfac7463cbb"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa261f9403e1789723f8e0adfac7463cbb">X86ISA::MISCREG_MC1_STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00215">misc.hh:215</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a0a16248b87203888ed8a9f74bf8d01c4"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a0a16248b87203888ed8a9f74bf8d01c4">X86ISA::GpuTLB::FA</a></div><div class="ttdeci">bool FA</div><div class="ttdoc">true if this is a fully-associative TLB </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00142">gpu_tlb.hh:142</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_afe1cfa1e015d1bc9a1aaa13453e9af92"><div class="ttname"><a href="namespaceX86ISA.html#afe1cfa1e015d1bc9a1aaa13453e9af92">X86ISA::x86LocalAPICAddress</a></div><div class="ttdeci">static Addr x86LocalAPICAddress(const uint8_t id, const uint16_t addr)</div><div class="ttdef"><b>Definition:</b> <a href="x86__traits_8hh_source.html#l00093">x86_traits.hh:93</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a2fafba90843662eaa8b553ef9073b2be"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a2fafba90843662eaa8b553ef9073b2be">X86ISA::GpuTLB::localNumTLBAccesses</a></div><div class="ttdeci">Stats::Scalar localNumTLBAccesses</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00194">gpu_tlb.hh:194</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a0aec5ee396ee2840c29facb40fa90530"><div class="ttname"><a href="namespaceX86ISA.html#a0aec5ee396ee2840c29facb40fa90530">X86ISA::x</a></div><div class="ttdeci">Bitfield&lt; 1 &gt; x</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00105">types.hh:105</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1CpuSidePort_html_a853bc638ba230d2cc6ba2185357b2dba"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1CpuSidePort.html#a853bc638ba230d2cc6ba2185357b2dba">X86ISA::GpuTLB::CpuSidePort::recvReqRetry</a></div><div class="ttdeci">virtual void recvReqRetry()</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01593">gpu_tlb.cc:1593</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a870f75d6a6dc16697621013aadc1df1c"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a870f75d6a6dc16697621013aadc1df1c">X86ISA::GpuTLB::globalNumTLBHits</a></div><div class="ttdeci">Stats::Scalar globalNumTLBHits</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00203">gpu_tlb.hh:203</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a79b5c08c190167d17c9b9b3fd40112f6"><div class="ttname"><a href="namespaceX86ISA.html#a79b5c08c190167d17c9b9b3fd40112f6">X86ISA::addr</a></div><div class="ttdeci">Bitfield&lt; 3 &gt; addr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00081">types.hh:81</a></div></div>
<div class="ttc" id="classStats_1_1ScalarBase_html_a453ffa9a0e4f542ace4fa1778fa3485e"><div class="ttname"><a href="classStats_1_1ScalarBase.html#a453ffa9a0e4f542ace4fa1778fa3485e">Stats::ScalarBase::value</a></div><div class="ttdeci">Counter value() const</div><div class="ttdoc">Return the current value of this stat as its base type. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00703">statistics.hh:703</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa94530a95b81195eb2c4753c16365bb31"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa94530a95b81195eb2c4753c16365bb31">X86ISA::MISCREG_MC3_CTL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00206">misc.hh:206</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1TLBEvent_html_aaf3a97f71e792de4149454dbdc7c8ba3"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#aaf3a97f71e792de4149454dbdc7c8ba3">X86ISA::GpuTLB::TLBEvent::outcome</a></div><div class="ttdeci">tlbOutcome outcome</div><div class="ttdoc">outcome can be TLB_HIT, TLB_MISS, or PAGE_WALK </div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00390">gpu_tlb.hh:390</a></div></div>
<div class="ttc" id="structX86ISA_1_1GpuTLB_1_1TranslationState_html_a09a04c3f2066d4b89ad85c0ee42b87ca"><div class="ttname"><a href="structX86ISA_1_1GpuTLB_1_1TranslationState.html#a09a04c3f2066d4b89ad85c0ee42b87ca">X86ISA::GpuTLB::TranslationState::reqCnt</a></div><div class="ttdeci">std::vector&lt; int &gt; reqCnt</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00352">gpu_tlb.hh:352</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1TLBEvent_html_aa3458cf2ff4f9306e6240189d3b05dbe"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#aa3458cf2ff4f9306e6240189d3b05dbe">X86ISA::GpuTLB::TLBEvent::pkt</a></div><div class="ttdeci">PacketPtr pkt</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00391">gpu_tlb.hh:391</a></div></div>
<div class="ttc" id="gpu__tlb_8hh_html"><div class="ttname"><a href="gpu__tlb_8hh.html">gpu_tlb.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_a75b1591d3ce429d0aeddb7efb7f51167"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#a75b1591d3ce429d0aeddb7efb7f51167">X86ISA::GpuTLB::issueTLBLookup</a></div><div class="ttdeci">void issueTLBLookup(PacketPtr pkt)</div><div class="ttdoc">Do the TLB lookup for this coalesced request and schedule another event &lt;TLB access=&quot;&quot; latency&gt;=&quot;&quot;&gt; c...</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01033">gpu_tlb.cc:1033</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_ab731c00f16ed9cb4803c3071cdf67d0e"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#ab731c00f16ed9cb4803c3071cdf67d0e">X86ISA::GpuTLB::tlbLookup</a></div><div class="ttdeci">bool tlbLookup(const RequestPtr &amp;req, ThreadContext *tc, bool update_stats)</div><div class="ttdoc">TLB_lookup will only perform a TLB lookup returning true on a TLB hit and false on a TLB miss...</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l00652">gpu_tlb.cc:652</a></div></div>
<div class="ttc" id="classEventBase_html_abb0d9dd2d34c02c1d2f6cbdedcff3f2c"><div class="ttname"><a href="classEventBase.html#abb0d9dd2d34c02c1d2f6cbdedcff3f2c">EventBase::Maximum_Pri</a></div><div class="ttdeci">static const Priority Maximum_Pri</div><div class="ttdoc">Maximum priority. </div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00179">eventq.hh:179</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html">X86ISA::GpuTLB</a></div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8hh_source.html#l00065">gpu_tlb.hh:65</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fac82811e0bc76b6a8d65a5c2992e65cd7"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fac82811e0bc76b6a8d65a5c2992e65cd7">X86ISA::MISCREG_PERF_EVT_SEL0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00260">misc.hh:260</a></div></div>
<div class="ttc" id="cprintf_8hh_html_afff2e732832f51f2e1fedb637e61fc76"><div class="ttname"><a href="cprintf_8hh.html#afff2e732832f51f2e1fedb637e61fc76">cprintf</a></div><div class="ttdeci">void cprintf(const char *format, const Args &amp;...args)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00156">cprintf.hh:156</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_html_aad6621ca1274b82867e7dc3bfea345ca"><div class="ttname"><a href="classX86ISA_1_1GpuTLB.html#aad6621ca1274b82867e7dc3bfea345ca">X86ISA::GpuTLB::updatePageFootprint</a></div><div class="ttdeci">void updatePageFootprint(Addr virt_page_addr)</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01666">gpu_tlb.cc:1666</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa437871a96c1ce4ce90f7abdbd95a7c32"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa437871a96c1ce4ce90f7abdbd95a7c32">X86ISA::MISCREG_PERF_EVT_CTR1</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00268">misc.hh:268</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa239a4968b6a554fa1c0f961c9729a895"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa239a4968b6a554fa1c0f961c9729a895">X86ISA::MISCREG_MTRR_PHYS_MASK_3</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00179">misc.hh:179</a></div></div>
<div class="ttc" id="classX86ISA_1_1GpuTLB_1_1TLBEvent_html_ace996acd97265e7dfd8d8cb1e11baff6"><div class="ttname"><a href="classX86ISA_1_1GpuTLB_1_1TLBEvent.html#ace996acd97265e7dfd8d8cb1e11baff6">X86ISA::GpuTLB::TLBEvent::process</a></div><div class="ttdeci">void process()</div><div class="ttdef"><b>Definition:</b> <a href="gpu__tlb_8cc_source.html#l01357">gpu_tlb.cc:1357</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa2f80c16fba2df5c4d1948c721b269a55"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa2f80c16fba2df5c4d1948c721b269a55">X86ISA::MISCREG_MTRR_FIX_4K_D0000</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00191">misc.hh:191</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">X86ISA::MISCREG_CR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00107">misc.hh:107</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:09 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
