[INF:CM0023] Creating log file ../../build/regression/Chandle/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<20> s<19> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<4> l<1:8> el<1:11>
n<> u<4> t<Module_ansi_header> p<17> c<2> s<16> l<1:1> el<1:12>
n<> u<5> t<Chandle_type> p<6> l<2:4> el<2:11>
n<> u<6> t<Data_type> p<10> c<5> s<9> l<2:4> el<2:11>
n<c> u<7> t<StringConst> p<8> l<2:12> el<2:13>
n<> u<8> t<Variable_decl_assignment> p<9> c<7> l<2:12> el<2:13>
n<> u<9> t<List_of_variable_decl_assignments> p<10> c<8> l<2:12> el<2:13>
n<> u<10> t<Variable_declaration> p<11> c<6> l<2:4> el<2:14>
n<> u<11> t<Data_declaration> p<12> c<10> l<2:4> el<2:14>
n<> u<12> t<Package_or_generate_item_declaration> p<13> c<11> l<2:4> el<2:14>
n<> u<13> t<Module_or_generate_item_declaration> p<14> c<12> l<2:4> el<2:14>
n<> u<14> t<Module_common_item> p<15> c<13> l<2:4> el<2:14>
n<> u<15> t<Module_or_generate_item> p<16> c<14> l<2:4> el<2:14>
n<> u<16> t<Non_port_module_item> p<17> c<15> l<2:4> el<2:14>
n<> u<17> t<Module_declaration> p<18> c<4> l<1:1> el<3:10>
n<> u<18> t<Description> p<19> c<17> l<1:1> el<3:10>
n<> u<19> t<Source_text> p<20> c<18> l<1:1> el<3:10>
n<> u<20> t<Top_level_rule> c<1> l<1:1> el<4:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/Chandle/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/Chandle/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/Chandle/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:1:1: , endln:3:10, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiParent:
  \_design: (work@dut)
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.c), line:2:12, endln:2:13, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:3:10, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:3:10, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:3:10, parent:work@dut
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:3:10, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:3:10, parent:work@dut
  |vpiParent:
  \_design: (work@dut)
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:1:1: , endln:3:10
  |vpiName:work@dut
  |vpiVariables:
  \_chandle_var: (work@dut.c), line:2:12, endln:2:13, parent:work@dut
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:3:10
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:3:10
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:3:10
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiVisibility:1
    |vpiParent:
    \_module: work@dut (work@dut) dut.sv:1:1: , endln:3:10
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/Chandle/dut.sv | ${SURELOG_DIR}/build/regression/Chandle/roundtrip/dut_000.sv | 1 | 3 | 

