
---------- Begin Simulation Statistics ----------
final_tick                                26719692500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    496                       # Simulator instruction rate (inst/s)
host_mem_usage                                9959840                       # Number of bytes of host memory used
host_op_rate                                      507                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32155.73                       # Real time elapsed on the host
host_tick_rate                                 606079                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15934239                       # Number of instructions simulated
sim_ops                                      16289736                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019489                       # Number of seconds simulated
sim_ticks                                 19488904375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.065288                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  765844                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               797212                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                976                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4450                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            775804                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5616                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6659                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1043                       # Number of indirect misses.
system.cpu.branchPred.lookups                  822047                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14013                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1019                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4831463                       # Number of instructions committed
system.cpu.committedOps                       4889835                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.354025                       # CPI: cycles per instruction
system.cpu.discardedOps                         13206                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2450404                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            142651                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1507344                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4800055                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.298149                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      962                       # number of quiesce instructions executed
system.cpu.numCycles                         16204846                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       962                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3201444     65.47%     65.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1997      0.04%     65.51% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                 152977      3.13%     68.64% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1533417     31.36%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4889835                       # Class of committed instruction
system.cpu.quiesceCycles                     14977401                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11404791                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          787                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1431197                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              458690                       # Transaction distribution
system.membus.trans_dist::ReadResp             459381                       # Transaction distribution
system.membus.trans_dist::WriteReq             265512                       # Transaction distribution
system.membus.trans_dist::WriteResp            265512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          442                       # Transaction distribution
system.membus.trans_dist::WriteClean               10                       # Transaction distribution
system.membus.trans_dist::CleanEvict              323                       # Transaction distribution
system.membus.trans_dist::ReadExReq               233                       # Transaction distribution
system.membus.trans_dist::ReadExResp              233                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            185                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           506                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       714752                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        714752                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1431684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1450623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1429504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1429504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2880531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        75136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       105084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45861052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2155029                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000007                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002725                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2155013    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2155029                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3603097016                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19126500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              374125                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3745375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           14645605                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2783440855                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy             929500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       922982                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       922982                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9772                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2859008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2859008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2874060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45765292                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4854663375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3878451247                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2465126000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       457728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       457728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       257024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1429504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1429504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       883156                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       883156    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       883156                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2026839500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2545664000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29294592                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46596096                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       915456                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5240832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1560308544                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    844046216                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2404354760                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    887761758                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1503142067                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2390903824                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2448070301                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2347188283                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4795258584                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11840                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12928                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11840                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11840                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          185                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           17                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          202                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       607525                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        55827                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         663352                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       607525                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       607525                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       607525                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        55827                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        663352                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29294592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          46208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29340800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        28928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16478464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       457728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              458450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          452                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257476                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1503142067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2370990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1505513057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1484332                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    844046216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            845530548                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1484332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2347188283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2370990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2351043605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    714710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000559511000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              825389                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             274839                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      458450                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     257476                       # Number of write requests accepted
system.mem_ctrls.readBursts                    458450                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   257476                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     45                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16078                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14772926895                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2292025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26806058145                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32226.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58476.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       395                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   427692                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  239763                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                458450                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               257476                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  405771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    790                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.978775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   875.542796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.469888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          995      2.05%      2.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1122      2.32%      4.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          755      1.56%      5.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          704      1.45%      7.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          745      1.54%      8.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          740      1.53%     10.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          635      1.31%     11.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          949      1.96%     13.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41789     86.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48434                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1811.909091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1678.392469                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    674.660499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           68     26.88%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     27.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          180     71.15%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1017.715415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    992.963233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     89.534056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      0.79%      0.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           34     13.44%     14.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          217     85.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29337920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16478848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29340800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16478464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1505.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       845.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1505.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    845.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19488780000                       # Total gap between requests
system.mem_ctrls.avgGap                      27221.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29291904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        46016                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        30336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16448512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1503004142.068401813507                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2361138.374665558804                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1556578.010558379581                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 843993673.707991600037                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       457728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          722                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          452                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26777281000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     28777145                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10278273500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 344895388750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58500.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39857.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22739543.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1341880.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10106927995                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1054200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8330008505                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1924                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           962                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9731027.027027                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2446970.067080                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          962    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5739500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11980000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             962                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17358444500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9361248000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2604145                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2604145                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2604145                       # number of overall hits
system.cpu.icache.overall_hits::total         2604145                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          185                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            185                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          185                       # number of overall misses
system.cpu.icache.overall_misses::total           185                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8040000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8040000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8040000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8040000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2604330                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2604330                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2604330                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2604330                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000071                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000071                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000071                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000071                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43459.459459                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43459.459459                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43459.459459                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43459.459459                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          185                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          185                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          185                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          185                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7747375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7747375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7747375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7747375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000071                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000071                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41877.702703                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41877.702703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41877.702703                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41877.702703                       # average overall mshr miss latency
system.cpu.icache.replacements                     34                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2604145                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2604145                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          185                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           185                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8040000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8040000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2604330                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2604330                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000071                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000071                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43459.459459                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43459.459459                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          185                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7747375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7747375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41877.702703                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41877.702703                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           346.718914                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              689425                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                34                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20277.205882                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   346.718914                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.677185                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.677185                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          359                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.701172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5208845                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5208845                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       243085                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           243085                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       243085                       # number of overall hits
system.cpu.dcache.overall_hits::total          243085                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          958                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            958                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          958                       # number of overall misses
system.cpu.dcache.overall_misses::total           958                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     70385375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     70385375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     70385375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     70385375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       244043                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       244043                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       244043                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       244043                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003926                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003926                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003926                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003926                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73471.163883                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73471.163883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73471.163883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73471.163883                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          442                       # number of writebacks
system.cpu.dcache.writebacks::total               442                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          219                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          219                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          219                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          219                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          739                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          739                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          739                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          739                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     53073875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     53073875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     53073875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     53073875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20893625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20893625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003028                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003028                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003028                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003028                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71818.504736                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71818.504736                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71818.504736                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71818.504736                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.965608                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.965608                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    731                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       149295                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          149295                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          511                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           511                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     37541875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37541875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       149806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       149806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73467.465753                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73467.465753                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          506                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          506                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          962                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          962                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     36437500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     36437500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20893625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20893625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003378                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003378                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72010.869565                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72010.869565                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21718.944906                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21718.944906                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        93790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          93790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          447                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          447                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     32843500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     32843500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73475.391499                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73475.391499                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          214                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          214                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16636375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16636375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71400.751073                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71400.751073                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       714752                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       714752                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7473420500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7473420500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10455.963047                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10455.963047                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       102512                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       102512                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       612240                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       612240                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7188685766                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7188685766                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11741.614017                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11741.614017                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.834194                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               10430                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               741                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.075574                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.834194                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997723                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997723                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          270                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          176                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6694927                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6694927                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26719692500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26719828125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    496                       # Simulator instruction rate (inst/s)
host_mem_usage                                9959840                       # Number of bytes of host memory used
host_op_rate                                      507                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32155.83                       # Real time elapsed on the host
host_tick_rate                                 606081                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15934248                       # Number of instructions simulated
sim_ops                                      16289751                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.019489                       # Number of seconds simulated
sim_ticks                                 19489040000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.064569                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  765845                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               797219                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                977                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4452                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            775804                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5616                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            6659                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1043                       # Number of indirect misses.
system.cpu.branchPred.lookups                  822056                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14015                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1019                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4831472                       # Number of instructions committed
system.cpu.committedOps                       4889850                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.354063                       # CPI: cycles per instruction
system.cpu.discardedOps                         13213                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2450426                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            142651                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1507344                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4800223                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.298146                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      962                       # number of quiesce instructions executed
system.cpu.numCycles                         16205063                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       962                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3201452     65.47%     65.47% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1997      0.04%     65.51% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.51% # Class of committed instruction
system.cpu.op_class_0::MemRead                 152983      3.13%     68.64% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1533417     31.36%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4889850                       # Class of committed instruction
system.cpu.quiesceCycles                     14977401                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        11404840                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          790                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1431203                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              458690                       # Transaction distribution
system.membus.trans_dist::ReadResp             459384                       # Transaction distribution
system.membus.trans_dist::WriteReq             265512                       # Transaction distribution
system.membus.trans_dist::WriteResp            265512                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          442                       # Transaction distribution
system.membus.trans_dist::WriteClean               10                       # Transaction distribution
system.membus.trans_dist::CleanEvict              326                       # Transaction distribution
system.membus.trans_dist::ReadExReq               233                       # Transaction distribution
system.membus.trans_dist::ReadExResp              233                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            186                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           508                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       714752                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        714752                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          407                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           39                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         3848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1431690                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        15052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1450629                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1429504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      1429504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2880540                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         7696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        75264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        21164                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       105212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45861244                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2155032                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000007                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002725                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2155016    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2155032                       # Request fanout histogram
system.membus.reqLayer6.occupancy          3603102266                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            19126500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              376750                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             3745375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           14656480                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         2783440855                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             14.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy             934500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       514048                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       922982                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       922982                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         9772                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        15052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      2859008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      2859008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      2874060                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        15356                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        21164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     45765292                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         4854663375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.9                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   3878451247                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   2465126000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       457728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       457728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       257024                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       257024                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1429504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      1429504                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     45744128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       883156                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       883156    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       883156                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   2026839500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   2545664000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         13.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     30408704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     46858240                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17301504                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     29294592                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     46596096                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7602176                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       514048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8116224                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4325376                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       915456                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5240832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1560297685                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    844040343                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2404338028                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    887755580                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1503131606                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2390887186                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2448053265                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2347171949                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4795225214                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1088                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12992                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11904                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11904                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          186                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           17                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          203                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       610805                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        55826                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         666631                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       610805                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       610805                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       610805                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        55826                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        666631                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     29294592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          46336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29340928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        28928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     16449536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16478464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       457728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              458452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          452                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       257024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             257476                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1503131606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2377541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1505509148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1484321                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    844040343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            845524664                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1484321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2347171949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2377541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2351033812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    714710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000559511000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          253                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          253                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              825393                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             274839                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      458452                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     257476                       # Number of write requests accepted
system.mem_ctrls.readBursts                    458452                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   257476                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     45                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             28644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             28656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             28655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             28641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             28657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            28660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            28660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             16083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             16093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             16099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            16078                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  14772935520                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2292035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26806119270                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32226.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58476.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       395                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   427694                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  239763                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                458452                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               257476                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  405771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  42724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    790                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        48438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    945.919154                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   875.423639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.561449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          996      2.06%      2.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1124      2.32%      4.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          755      1.56%      5.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          704      1.45%      7.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          746      1.54%      8.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          740      1.53%     10.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          635      1.31%     11.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          949      1.96%     13.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        41789     86.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        48438                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1811.909091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1678.392469                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    674.660499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           68     26.88%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.40%     27.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          180     71.15%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.40%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           253                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1017.715415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    992.963233                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     89.534056                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              2      0.79%      0.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           34     13.44%     14.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          217     85.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           253                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               29338048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16478848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                29340928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16478464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1505.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       845.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1505.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    845.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   19489063875                       # Total gap between requests
system.mem_ctrls.avgGap                      27222.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     29291904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        46144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        30336                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     16448512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1502993682.603145122528                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2367689.737411386333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1556567.178270453587                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 843987800.322642922401                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       457728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          724                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          452                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  26777281000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     28838270                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  10278273500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 344895388750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58500.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39831.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22739543.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1341880.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10106927995                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1054204125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8330140005                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1924                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           962                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9731027.027027                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2446970.067080                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          962    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5739500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11980000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             962                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17358580125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   9361248000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2604154                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2604154                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2604154                       # number of overall hits
system.cpu.icache.overall_hits::total         2604154                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          186                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            186                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          186                       # number of overall misses
system.cpu.icache.overall_misses::total           186                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8083125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8083125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8083125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8083125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2604340                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2604340                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2604340                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2604340                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000071                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000071                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000071                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000071                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43457.661290                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43457.661290                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43457.661290                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43457.661290                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          186                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          186                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          186                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          186                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7788875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7788875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7788875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7788875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000071                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000071                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41875.672043                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41875.672043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41875.672043                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41875.672043                       # average overall mshr miss latency
system.cpu.icache.replacements                     35                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2604154                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2604154                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          186                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           186                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8083125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8083125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2604340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2604340                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000071                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000071                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43457.661290                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43457.661290                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          186                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          186                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7788875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7788875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41875.672043                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41875.672043                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           346.718999                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5905294                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               394                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14988.055838                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   346.718999                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.677186                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.677186                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          359                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.701172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5208866                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5208866                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       243089                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           243089                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       243089                       # number of overall hits
system.cpu.dcache.overall_hits::total          243089                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          960                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            960                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          960                       # number of overall misses
system.cpu.dcache.overall_misses::total           960                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     70514125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     70514125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     70514125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     70514125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       244049                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       244049                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       244049                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       244049                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003934                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003934                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003934                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003934                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73452.213542                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73452.213542                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73452.213542                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73452.213542                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          442                       # number of writebacks
system.cpu.dcache.writebacks::total               442                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          219                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          219                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          219                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          219                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          741                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          741                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          741                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          741                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         9450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         9450                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     53199500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     53199500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     53199500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     53199500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     20893625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     20893625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003036                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003036                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003036                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003036                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71794.197031                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71794.197031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71794.197031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71794.197031                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2210.965608                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2210.965608                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    733                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       149299                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          149299                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           513                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     37670625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37670625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       149812                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       149812                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003424                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003424                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73432.017544                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73432.017544                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          508                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          508                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          962                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          962                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     36563125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     36563125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     20893625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     20893625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003391                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003391                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71974.655512                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71974.655512                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21718.944906                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21718.944906                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        93790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          93790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          447                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          447                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     32843500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     32843500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        94237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        94237                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004743                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73475.391499                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73475.391499                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          214                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          214                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         8488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         8488                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16636375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16636375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002472                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71400.751073                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71400.751073                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       714752                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       714752                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   7473420500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   7473420500                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10455.963047                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10455.963047                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       102512                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       102512                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       612240                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       612240                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   7188685766                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   7188685766                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11741.614017                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11741.614017                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.834188                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              245906                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1253                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            196.253791                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.834188                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997723                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997723                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          268                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          176                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6694953                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6694953                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26719828125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
