Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 18:01:56 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_12/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.815      -22.072                     40                 1395       -0.028       -0.113                     12                 1395        1.725        0.000                       0                  1375  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.815      -22.072                     40                 1395       -0.028       -0.113                     12                 1395        1.725        0.000                       0                  1375  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           40  Failing Endpoints,  Worst Slack       -0.815ns,  Total Violation      -22.072ns
Hold  :           12  Failing Endpoints,  Worst Slack       -0.028ns,  Total Violation       -0.113ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.815ns  (required time - arrival time)
  Source:                 genblk1[78].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.952ns (41.550%)  route 2.746ns (58.450%))
  Logic Levels:           19  (CARRY8=11 LUT2=7 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.010ns = ( 6.010 - 4.000 ) 
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.464ns (routing 0.629ns, distribution 0.835ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.574ns, distribution 0.780ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1374, estimated)     1.464     2.410    genblk1[78].reg_in/clk_IBUF_BUFG
    SLICE_X106Y520       FDRE                                         r  genblk1[78].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y520       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.489 r  genblk1[78].reg_in/reg_out_reg[0]/Q
                         net (fo=3, estimated)        0.128     2.617    conv/mul53/O79[0]
    SLICE_X106Y520       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     2.821 r  conv/mul53/reg_out_reg[0]_i_273/O[4]
                         net (fo=1, estimated)        0.269     3.090    genblk1[77].reg_in/out0[2]
    SLICE_X103Y520       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     3.140 r  genblk1[77].reg_in/reg_out[0]_i_544/O
                         net (fo=1, routed)           0.009     3.149    conv/add000082/reg_out_reg[0]_i_117_0[2]
    SLICE_X103Y520       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     3.329 r  conv/add000082/reg_out_reg[0]_i_271/O[5]
                         net (fo=2, estimated)        0.181     3.510    conv/add000082/reg_out_reg[0]_i_271_n_10
    SLICE_X102Y519       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.563 r  conv/add000082/reg_out[0]_i_274/O
                         net (fo=1, routed)           0.015     3.578    conv/add000082/reg_out[0]_i_274_n_0
    SLICE_X102Y519       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.695 r  conv/add000082/reg_out_reg[0]_i_117/CO[7]
                         net (fo=1, estimated)        0.026     3.721    conv/add000082/reg_out_reg[0]_i_117_n_0
    SLICE_X102Y520       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.777 r  conv/add000082/reg_out_reg[0]_i_780/O[0]
                         net (fo=1, estimated)        0.308     4.085    conv/add000082/reg_out_reg[0]_i_780_n_15
    SLICE_X103Y513       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     4.121 r  conv/add000082/reg_out[0]_i_525/O
                         net (fo=1, routed)           0.009     4.130    conv/add000082/reg_out[0]_i_525_n_0
    SLICE_X103Y513       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     4.363 r  conv/add000082/reg_out_reg[0]_i_253/O[5]
                         net (fo=2, estimated)        0.364     4.727    conv/add000082/reg_out_reg[0]_i_253_n_10
    SLICE_X108Y513       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     4.778 r  conv/add000082/reg_out[0]_i_256/O
                         net (fo=1, routed)           0.022     4.800    conv/add000082/reg_out[0]_i_256_n_0
    SLICE_X108Y513       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.959 r  conv/add000082/reg_out_reg[0]_i_115/CO[7]
                         net (fo=1, estimated)        0.026     4.985    conv/add000082/reg_out_reg[0]_i_115_n_0
    SLICE_X108Y514       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.041 r  conv/add000082/reg_out_reg[21]_i_60/O[0]
                         net (fo=1, estimated)        0.216     5.257    conv/add000082/reg_out_reg[21]_i_60_n_15
    SLICE_X109Y513       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     5.293 r  conv/add000082/reg_out[21]_i_32/O
                         net (fo=1, routed)           0.010     5.303    conv/add000082/reg_out[21]_i_32_n_0
    SLICE_X109Y513       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.418 r  conv/add000082/reg_out_reg[21]_i_21/CO[7]
                         net (fo=1, estimated)        0.026     5.444    conv/add000082/reg_out_reg[21]_i_21_n_0
    SLICE_X109Y514       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     5.520 r  conv/add000082/reg_out_reg[21]_i_20/O[1]
                         net (fo=1, estimated)        0.540     6.060    conv/add000082/reg_out_reg[21]_i_20_n_14
    SLICE_X112Y512       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     6.095 r  conv/add000082/reg_out[21]_i_12/O
                         net (fo=1, routed)           0.010     6.105    conv/add000082/reg_out[21]_i_12_n_0
    SLICE_X112Y512       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[4])
                                                      0.163     6.268 r  conv/add000082/reg_out_reg[21]_i_3/O[4]
                         net (fo=1, estimated)        0.176     6.444    conv/add000082/reg_out_reg[21]_i_3_n_11
    SLICE_X112Y515       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     6.480 r  conv/add000082/reg_out[21]_i_5/O
                         net (fo=1, routed)           0.009     6.489    conv/add000082/reg_out[21]_i_5_n_0
    SLICE_X112Y515       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.669 r  conv/add000082/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, estimated)        0.130     6.799    reg_out/a[21]
    SLICE_X113Y514       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     6.836 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, estimated)       0.272     7.108    reg_out/reg_out[21]_i_1_n_0
    SLICE_X112Y514       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1374, estimated)     1.354     6.010    reg_out/clk_IBUF_BUFG
    SLICE_X112Y514       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.393     6.402    
                         clock uncertainty           -0.035     6.367    
    SLICE_X112Y514       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074     6.293    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.293    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                 -0.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.028ns  (arrival time - required time)
  Source:                 demux/genblk1[53].z_reg[53][6]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[53].reg_in/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.060ns (41.667%)  route 0.084ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Net Delay (Source):      1.273ns (routing 0.574ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.483ns (routing 0.629ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1374, estimated)     1.273     1.929    demux/clk_IBUF_BUFG
    SLICE_X109Y521       FDRE                                         r  demux/genblk1[53].z_reg[53][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y521       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.989 r  demux/genblk1[53].z_reg[53][6]/Q
                         net (fo=1, estimated)        0.084     2.073    genblk1[53].reg_in/D[6]
    SLICE_X110Y521       FDRE                                         r  genblk1[53].reg_in/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1374, estimated)     1.483     2.429    genblk1[53].reg_in/clk_IBUF_BUFG
    SLICE_X110Y521       FDRE                                         r  genblk1[53].reg_in/reg_out_reg[6]/C
                         clock pessimism             -0.391     2.038    
    SLICE_X110Y521       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.100    genblk1[53].reg_in/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                 -0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y521  genblk1[53].reg_in/reg_out_reg[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X116Y520  demux/genblk1[18].z_reg[18][0]/C



