Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Pranay/Programs/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 0edbc6e62e1b4b248769242873c45f81 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab4_3_partA_tb_behav xil_defaultlib.Lab4_3_partA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 35 differs from formal bit length 4 for port 'y' [C:/Pranay/Projects/vivado/Lab4_3/Lab4_3.srcs/sources_1/new/Lab4_3_partA_verilog.v:32]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Pranay/Projects/vivado/Lab4_3/Lab4_3.srcs/sources_1/new/Lab4_3_partA_verilog.v:32]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
