module comb_design(
	input a, b, c, d,
	output y
);

	wire w1,w2;
	
	and(w1, a, b);
	or(w2, b, c);
	
	assign ~(y = w1 ^ w2)







endmodule