{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711454193878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711454193878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 18:56:33 2024 " "Processing started: Tue Mar 26 18:56:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711454193878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454193878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off century_clock -c century_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off century_clock -c century_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454193879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711454194388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711454194388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_second_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file one_second_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_second_pulse " "Found entity 1: one_second_pulse" {  } { { "one_second_pulse.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/one_second_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_second_pulse_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file one_second_pulse_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_second_pulse_tb " "Found entity 1: one_second_pulse_tb" {  } { { "one_second_pulse_tb.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/one_second_pulse_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_60s.v 1 1 " "Found 1 design units, including 1 entities, in source file count_60s.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_60s " "Found entity 1: count_60s" {  } { { "count_60s.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/count_60s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "century_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file century_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 century_clock " "Found entity 1: century_clock" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/count_60_min.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/count_60_min.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_60_min " "Found entity 1: count_60_min" {  } { { "output_files/count_60_min.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_60_min.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/count_24_hours.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/count_24_hours.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_24_hours " "Found entity 1: count_24_hours" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201041 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/count_day.v " "Can't analyze file -- file output_files/count_day.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711454201043 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "count_month.v " "Can't analyze file -- file count_month.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711454201045 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "count_year.v " "Can't analyze file -- file count_year.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711454201048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "date.v 1 1 " "Found 1 design units, including 1 entities, in source file date.v" { { "Info" "ISGN_ENTITY_NAME" "1 date " "Found entity 1: date" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201052 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(14) " "Verilog HDL Parameter Declaration warning at century_clock.v(14): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 14 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711454201056 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(15) " "Verilog HDL Parameter Declaration warning at century_clock.v(15): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 15 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711454201056 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(17) " "Verilog HDL Parameter Declaration warning at century_clock.v(17): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711454201056 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(18) " "Verilog HDL Parameter Declaration warning at century_clock.v(18): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711454201056 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(19) " "Verilog HDL Parameter Declaration warning at century_clock.v(19): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711454201056 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(21) " "Verilog HDL Parameter Declaration warning at century_clock.v(21): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711454201056 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(22) " "Verilog HDL Parameter Declaration warning at century_clock.v(22): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711454201056 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "century_clock century_clock.v(23) " "Verilog HDL Parameter Declaration warning at century_clock.v(23): Parameter Declaration in module \"century_clock\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711454201057 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "count_24_hours count_24_hours.v(18) " "Verilog HDL Parameter Declaration warning at count_24_hours.v(18): Parameter Declaration in module \"count_24_hours\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711454201057 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "count_24_hours count_24_hours.v(19) " "Verilog HDL Parameter Declaration warning at count_24_hours.v(19): Parameter Declaration in module \"count_24_hours\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711454201057 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "count_24_hours count_24_hours.v(20) " "Verilog HDL Parameter Declaration warning at count_24_hours.v(20): Parameter Declaration in module \"count_24_hours\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711454201057 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "date date.v(20) " "Verilog HDL Parameter Declaration warning at date.v(20): Parameter Declaration in module \"date\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711454201057 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "date date.v(21) " "Verilog HDL Parameter Declaration warning at date.v(21): Parameter Declaration in module \"date\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711454201057 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "date date.v(22) " "Verilog HDL Parameter Declaration warning at date.v(22): Parameter Declaration in module \"date\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711454201057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "century_clock " "Elaborating entity \"century_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711454201119 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 century_clock.v(53) " "Verilog HDL assignment warning at century_clock.v(53): truncated value with size 32 to match size of target (3)" {  } { { "century_clock.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454201126 "|century_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_second_pulse one_second_pulse:one_second_pulse " "Elaborating entity \"one_second_pulse\" for hierarchy \"one_second_pulse:one_second_pulse\"" {  } { { "century_clock.v" "one_second_pulse" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454201129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:bcd_sec " "Elaborating entity \"bcd\" for hierarchy \"bcd:bcd_sec\"" {  } { { "century_clock.v" "bcd_sec" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454201131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(8) " "Verilog HDL assignment warning at bcd.v(8): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454201132 "|century_clock|count_60s:count_60s|bcd:bcd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(9) " "Verilog HDL assignment warning at bcd.v(9): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454201132 "|century_clock|count_60s:count_60s|bcd:bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_24_hours count_24_hours:count_24_hours " "Elaborating entity \"count_24_hours\" for hierarchy \"count_24_hours:count_24_hours\"" {  } { { "century_clock.v" "count_24_hours" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454201134 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 count_24_hours.v(37) " "Verilog HDL assignment warning at count_24_hours.v(37): truncated value with size 32 to match size of target (5)" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454201136 "|century_clock|count_24_hours:count_24_hours"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 count_24_hours.v(43) " "Verilog HDL assignment warning at count_24_hours.v(43): truncated value with size 32 to match size of target (6)" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454201136 "|century_clock|count_24_hours:count_24_hours"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 count_24_hours.v(49) " "Verilog HDL assignment warning at count_24_hours.v(49): truncated value with size 32 to match size of target (6)" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454201136 "|century_clock|count_24_hours:count_24_hours"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "count_24_hours.v(35) " "Verilog HDL Case Statement warning at count_24_hours.v(35): incomplete case statement has no default case item" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711454201136 "|century_clock|count_24_hours:count_24_hours"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 count_24_hours.v(58) " "Verilog HDL assignment warning at count_24_hours.v(58): truncated value with size 32 to match size of target (6)" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454201136 "|century_clock|count_24_hours:count_24_hours"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 count_24_hours.v(61) " "Verilog HDL assignment warning at count_24_hours.v(61): truncated value with size 32 to match size of target (6)" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454201136 "|century_clock|count_24_hours:count_24_hours"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 count_24_hours.v(65) " "Verilog HDL assignment warning at count_24_hours.v(65): truncated value with size 32 to match size of target (5)" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454201136 "|century_clock|count_24_hours:count_24_hours"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "date date:date " "Elaborating entity \"date\" for hierarchy \"date:date\"" {  } { { "century_clock.v" "date" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454201136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 date.v(39) " "Verilog HDL assignment warning at date.v(39): truncated value with size 32 to match size of target (6)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454201138 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(54) " "Verilog HDL assignment warning at date.v(54): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454201138 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 date.v(60) " "Verilog HDL assignment warning at date.v(60): truncated value with size 32 to match size of target (7)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454201138 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "date.v(37) " "Verilog HDL Case Statement warning at date.v(37): incomplete case statement has no default case item" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711454201138 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 date.v(69) " "Verilog HDL assignment warning at date.v(69): truncated value with size 32 to match size of target (6)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454201138 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(72) " "Verilog HDL assignment warning at date.v(72): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454201138 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(76) " "Verilog HDL assignment warning at date.v(76): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454201138 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(80) " "Verilog HDL assignment warning at date.v(80): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454201138 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 date.v(84) " "Verilog HDL assignment warning at date.v(84): truncated value with size 32 to match size of target (4)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454201138 "|century_clock|date:date"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 date.v(88) " "Verilog HDL assignment warning at date.v(88): truncated value with size 32 to match size of target (7)" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711454201138 "|century_clock|date:date"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display " "Elaborating entity \"display\" for hierarchy \"display:display\"" {  } { { "century_clock.v" "display" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/century_clock.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454201138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment display:display\|seven_segment:led_0 " "Elaborating entity \"seven_segment\" for hierarchy \"display:display\|seven_segment:led_0\"" {  } { { "display.v" "led_0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/display.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454201140 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_year\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_year\|Mod0\"" {  } { { "bcd.v" "Mod0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454201548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_year\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_year\|Div0\"" {  } { { "bcd.v" "Div0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454201548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_sec\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_sec\|Mod0\"" {  } { { "bcd.v" "Mod0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454201548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_sec\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_sec\|Div0\"" {  } { { "bcd.v" "Div0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454201548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_min\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_min\|Mod0\"" {  } { { "bcd.v" "Mod0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454201548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_mon\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_mon\|Mod0\"" {  } { { "bcd.v" "Mod0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454201548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_min\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_min\|Div0\"" {  } { { "bcd.v" "Div0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454201548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_mon\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_mon\|Div0\"" {  } { { "bcd.v" "Div0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454201548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_hour\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_hour\|Mod0\"" {  } { { "bcd.v" "Mod0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454201548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_day\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_day\|Mod0\"" {  } { { "bcd.v" "Mod0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454201548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_hour\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_hour\|Div0\"" {  } { { "bcd.v" "Div0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454201548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:bcd_day\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:bcd_day\|Div0\"" {  } { { "bcd.v" "Div0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454201548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:date\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:date\|Mod0\"" {  } { { "date.v" "Mod0" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454201548 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "date:date\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"date:date\|Mod1\"" {  } { { "date.v" "Mod1" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711454201548 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1711454201548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:bcd_year\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bcd:bcd_year\|lpm_divide:Mod0\"" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454201628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:bcd_year\|lpm_divide:Mod0 " "Instantiated megafunction \"bcd:bcd_year\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201628 ""}  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711454201628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/lpm_divide_k9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/alt_u_div_64f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:bcd_year\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bcd:bcd_year\|lpm_divide:Div0\"" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454201762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:bcd_year\|lpm_divide:Div0 " "Instantiated megafunction \"bcd:bcd_year\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201762 ""}  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711454201762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/lpm_divide_hhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:bcd_mon\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bcd:bcd_mon\|lpm_divide:Mod0\"" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454201804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:bcd_mon\|lpm_divide:Mod0 " "Instantiated megafunction \"bcd:bcd_mon\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201804 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201804 ""}  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711454201804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:bcd_mon\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bcd:bcd_mon\|lpm_divide:Div0\"" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454201812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:bcd_mon\|lpm_divide:Div0 " "Instantiated megafunction \"bcd:bcd_mon\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201812 ""}  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711454201812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:bcd_hour\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bcd:bcd_hour\|lpm_divide:Mod0\"" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454201818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:bcd_hour\|lpm_divide:Mod0 " "Instantiated megafunction \"bcd:bcd_hour\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201818 ""}  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711454201818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:bcd_hour\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bcd:bcd_hour\|lpm_divide:Div0\"" {  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454201825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:bcd_hour\|lpm_divide:Div0 " "Instantiated megafunction \"bcd:bcd_hour\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201825 ""}  } { { "bcd.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/bcd.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711454201825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "date:date\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"date:date\|lpm_divide:Mod0\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454201834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "date:date\|lpm_divide:Mod0 " "Instantiated megafunction \"date:date\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201834 ""}  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711454201834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o9m " "Found entity 1: lpm_divide_o9m" {  } { { "db/lpm_divide_o9m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/lpm_divide_o9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/sign_div_unsign_dkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e4f " "Found entity 1: alt_u_div_e4f" {  } { { "db/alt_u_div_e4f.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/alt_u_div_e4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "date:date\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"date:date\|lpm_divide:Mod1\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454201887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "date:date\|lpm_divide:Mod1 " "Instantiated megafunction \"date:date\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711454201887 ""}  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711454201887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/sign_div_unsign_hkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m4f " "Found entity 1: alt_u_div_m4f" {  } { { "db/alt_u_div_m4f.tdf" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/db/alt_u_div_m4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711454201936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454201936 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711454202079 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|years\[0\] date:date\|years\[0\]~_emulated date:date\|years\[0\]~1 " "Register \"date:date\|years\[0\]\" is converted into an equivalent circuit using register \"date:date\|years\[0\]~_emulated\" and latch \"date:date\|years\[0\]~1\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|date:date|years[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|years\[1\] date:date\|years\[1\]~_emulated date:date\|years\[1\]~6 " "Register \"date:date\|years\[1\]\" is converted into an equivalent circuit using register \"date:date\|years\[1\]~_emulated\" and latch \"date:date\|years\[1\]~6\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|date:date|years[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|years\[2\] date:date\|years\[2\]~_emulated date:date\|years\[2\]~11 " "Register \"date:date\|years\[2\]\" is converted into an equivalent circuit using register \"date:date\|years\[2\]~_emulated\" and latch \"date:date\|years\[2\]~11\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|date:date|years[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|years\[3\] date:date\|years\[3\]~_emulated date:date\|years\[3\]~16 " "Register \"date:date\|years\[3\]\" is converted into an equivalent circuit using register \"date:date\|years\[3\]~_emulated\" and latch \"date:date\|years\[3\]~16\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|date:date|years[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|seconds\[0\] count_24_hours:count_24_hours\|seconds\[0\]~_emulated count_24_hours:count_24_hours\|seconds\[0\]~1 " "Register \"count_24_hours:count_24_hours\|seconds\[0\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|seconds\[0\]~_emulated\" and latch \"count_24_hours:count_24_hours\|seconds\[0\]~1\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|count_24_hours:count_24_hours|seconds[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|seconds\[1\] count_24_hours:count_24_hours\|seconds\[1\]~_emulated count_24_hours:count_24_hours\|seconds\[1\]~6 " "Register \"count_24_hours:count_24_hours\|seconds\[1\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|seconds\[1\]~_emulated\" and latch \"count_24_hours:count_24_hours\|seconds\[1\]~6\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|count_24_hours:count_24_hours|seconds[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|seconds\[2\] count_24_hours:count_24_hours\|seconds\[2\]~_emulated count_24_hours:count_24_hours\|seconds\[2\]~11 " "Register \"count_24_hours:count_24_hours\|seconds\[2\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|seconds\[2\]~_emulated\" and latch \"count_24_hours:count_24_hours\|seconds\[2\]~11\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|count_24_hours:count_24_hours|seconds[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|seconds\[3\] count_24_hours:count_24_hours\|seconds\[3\]~_emulated count_24_hours:count_24_hours\|seconds\[3\]~16 " "Register \"count_24_hours:count_24_hours\|seconds\[3\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|seconds\[3\]~_emulated\" and latch \"count_24_hours:count_24_hours\|seconds\[3\]~16\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|count_24_hours:count_24_hours|seconds[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|minutes\[0\] count_24_hours:count_24_hours\|minutes\[0\]~_emulated count_24_hours:count_24_hours\|minutes\[0\]~1 " "Register \"count_24_hours:count_24_hours\|minutes\[0\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|minutes\[0\]~_emulated\" and latch \"count_24_hours:count_24_hours\|minutes\[0\]~1\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|count_24_hours:count_24_hours|minutes[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|months\[0\] date:date\|months\[0\]~_emulated date:date\|months\[0\]~1 " "Register \"date:date\|months\[0\]\" is converted into an equivalent circuit using register \"date:date\|months\[0\]~_emulated\" and latch \"date:date\|months\[0\]~1\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|date:date|months[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|minutes\[1\] count_24_hours:count_24_hours\|minutes\[1\]~_emulated count_24_hours:count_24_hours\|minutes\[1\]~6 " "Register \"count_24_hours:count_24_hours\|minutes\[1\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|minutes\[1\]~_emulated\" and latch \"count_24_hours:count_24_hours\|minutes\[1\]~6\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|count_24_hours:count_24_hours|minutes[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|months\[1\] date:date\|months\[1\]~_emulated date:date\|months\[1\]~6 " "Register \"date:date\|months\[1\]\" is converted into an equivalent circuit using register \"date:date\|months\[1\]~_emulated\" and latch \"date:date\|months\[1\]~6\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|date:date|months[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|minutes\[2\] count_24_hours:count_24_hours\|minutes\[2\]~_emulated count_24_hours:count_24_hours\|minutes\[2\]~11 " "Register \"count_24_hours:count_24_hours\|minutes\[2\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|minutes\[2\]~_emulated\" and latch \"count_24_hours:count_24_hours\|minutes\[2\]~11\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|count_24_hours:count_24_hours|minutes[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|months\[2\] date:date\|months\[2\]~_emulated date:date\|months\[2\]~11 " "Register \"date:date\|months\[2\]\" is converted into an equivalent circuit using register \"date:date\|months\[2\]~_emulated\" and latch \"date:date\|months\[2\]~11\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|date:date|months[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|minutes\[3\] count_24_hours:count_24_hours\|minutes\[3\]~_emulated count_24_hours:count_24_hours\|minutes\[3\]~16 " "Register \"count_24_hours:count_24_hours\|minutes\[3\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|minutes\[3\]~_emulated\" and latch \"count_24_hours:count_24_hours\|minutes\[3\]~16\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|count_24_hours:count_24_hours|minutes[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|months\[3\] date:date\|months\[3\]~_emulated date:date\|months\[3\]~16 " "Register \"date:date\|months\[3\]\" is converted into an equivalent circuit using register \"date:date\|months\[3\]~_emulated\" and latch \"date:date\|months\[3\]~16\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|date:date|months[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|hours\[0\] count_24_hours:count_24_hours\|hours\[0\]~_emulated count_24_hours:count_24_hours\|hours\[0\]~1 " "Register \"count_24_hours:count_24_hours\|hours\[0\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|hours\[0\]~_emulated\" and latch \"count_24_hours:count_24_hours\|hours\[0\]~1\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|count_24_hours:count_24_hours|hours[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|days\[0\] date:date\|days\[0\]~_emulated date:date\|days\[0\]~1 " "Register \"date:date\|days\[0\]\" is converted into an equivalent circuit using register \"date:date\|days\[0\]~_emulated\" and latch \"date:date\|days\[0\]~1\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|date:date|days[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|hours\[1\] count_24_hours:count_24_hours\|hours\[1\]~_emulated count_24_hours:count_24_hours\|hours\[1\]~6 " "Register \"count_24_hours:count_24_hours\|hours\[1\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|hours\[1\]~_emulated\" and latch \"count_24_hours:count_24_hours\|hours\[1\]~6\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|count_24_hours:count_24_hours|hours[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|days\[1\] date:date\|days\[1\]~_emulated date:date\|days\[1\]~6 " "Register \"date:date\|days\[1\]\" is converted into an equivalent circuit using register \"date:date\|days\[1\]~_emulated\" and latch \"date:date\|days\[1\]~6\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|date:date|days[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|hours\[2\] count_24_hours:count_24_hours\|hours\[2\]~_emulated count_24_hours:count_24_hours\|hours\[2\]~11 " "Register \"count_24_hours:count_24_hours\|hours\[2\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|hours\[2\]~_emulated\" and latch \"count_24_hours:count_24_hours\|hours\[2\]~11\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|count_24_hours:count_24_hours|hours[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|days\[2\] date:date\|days\[2\]~_emulated date:date\|days\[2\]~11 " "Register \"date:date\|days\[2\]\" is converted into an equivalent circuit using register \"date:date\|days\[2\]~_emulated\" and latch \"date:date\|days\[2\]~11\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|date:date|days[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|hours\[3\] count_24_hours:count_24_hours\|hours\[3\]~_emulated count_24_hours:count_24_hours\|hours\[3\]~16 " "Register \"count_24_hours:count_24_hours\|hours\[3\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|hours\[3\]~_emulated\" and latch \"count_24_hours:count_24_hours\|hours\[3\]~16\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|count_24_hours:count_24_hours|hours[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|days\[3\] date:date\|days\[3\]~_emulated date:date\|days\[3\]~16 " "Register \"date:date\|days\[3\]\" is converted into an equivalent circuit using register \"date:date\|days\[3\]~_emulated\" and latch \"date:date\|days\[3\]~16\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|date:date|days[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|years\[6\] date:date\|years\[6\]~_emulated date:date\|years\[6\]~21 " "Register \"date:date\|years\[6\]\" is converted into an equivalent circuit using register \"date:date\|years\[6\]~_emulated\" and latch \"date:date\|years\[6\]~21\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|date:date|years[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|years\[5\] date:date\|years\[5\]~_emulated date:date\|years\[5\]~26 " "Register \"date:date\|years\[5\]\" is converted into an equivalent circuit using register \"date:date\|years\[5\]~_emulated\" and latch \"date:date\|years\[5\]~26\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|date:date|years[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|years\[4\] date:date\|years\[4\]~_emulated date:date\|years\[4\]~31 " "Register \"date:date\|years\[4\]\" is converted into an equivalent circuit using register \"date:date\|years\[4\]~_emulated\" and latch \"date:date\|years\[4\]~31\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|date:date|years[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|seconds\[5\] count_24_hours:count_24_hours\|seconds\[5\]~_emulated count_24_hours:count_24_hours\|seconds\[5\]~21 " "Register \"count_24_hours:count_24_hours\|seconds\[5\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|seconds\[5\]~_emulated\" and latch \"count_24_hours:count_24_hours\|seconds\[5\]~21\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|count_24_hours:count_24_hours|seconds[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|seconds\[4\] count_24_hours:count_24_hours\|seconds\[4\]~_emulated count_24_hours:count_24_hours\|seconds\[4\]~26 " "Register \"count_24_hours:count_24_hours\|seconds\[4\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|seconds\[4\]~_emulated\" and latch \"count_24_hours:count_24_hours\|seconds\[4\]~26\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|count_24_hours:count_24_hours|seconds[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|minutes\[5\] count_24_hours:count_24_hours\|minutes\[5\]~_emulated count_24_hours:count_24_hours\|minutes\[5\]~21 " "Register \"count_24_hours:count_24_hours\|minutes\[5\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|minutes\[5\]~_emulated\" and latch \"count_24_hours:count_24_hours\|minutes\[5\]~21\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|count_24_hours:count_24_hours|minutes[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|minutes\[4\] count_24_hours:count_24_hours\|minutes\[4\]~_emulated count_24_hours:count_24_hours\|minutes\[4\]~26 " "Register \"count_24_hours:count_24_hours\|minutes\[4\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|minutes\[4\]~_emulated\" and latch \"count_24_hours:count_24_hours\|minutes\[4\]~26\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|count_24_hours:count_24_hours|minutes[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|days\[5\] date:date\|days\[5\]~_emulated date:date\|days\[5\]~21 " "Register \"date:date\|days\[5\]\" is converted into an equivalent circuit using register \"date:date\|days\[5\]~_emulated\" and latch \"date:date\|days\[5\]~21\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|date:date|days[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "date:date\|days\[4\] date:date\|days\[4\]~_emulated date:date\|days\[4\]~26 " "Register \"date:date\|days\[4\]\" is converted into an equivalent circuit using register \"date:date\|days\[4\]~_emulated\" and latch \"date:date\|days\[4\]~26\"" {  } { { "date.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/date.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|date:date|days[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count_24_hours:count_24_hours\|hours\[4\] count_24_hours:count_24_hours\|hours\[4\]~_emulated count_24_hours:count_24_hours\|hours\[4\]~21 " "Register \"count_24_hours:count_24_hours\|hours\[4\]\" is converted into an equivalent circuit using register \"count_24_hours:count_24_hours\|hours\[4\]~_emulated\" and latch \"count_24_hours:count_24_hours\|hours\[4\]~21\"" {  } { { "output_files/count_24_hours.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/Lab3/output_files/count_24_hours.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711454202097 "|century_clock|count_24_hours:count_24_hours|hours[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1711454202097 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711454202273 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711454202962 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711454202962 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "749 " "Implemented 749 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711454203082 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711454203082 ""} { "Info" "ICUT_CUT_TM_LCELLS" "689 " "Implemented 689 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711454203082 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711454203082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711454203096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 18:56:43 2024 " "Processing ended: Tue Mar 26 18:56:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711454203096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711454203096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711454203096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711454203096 ""}
