
<html><head><title>Virtuoso MultiTech Framework Flows</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2020-09-17" />
<meta name="CreateTime" content="1600409575" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso MultiTech Framework (VMT) flow that binds package designing in Virtuoso and SiP Layout." />
<meta name="DocTitle" content="Virtuoso MultiTech Framework User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Virtuoso MultiTech Framework Flows" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vmtUser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-17" />
<meta name="ModifiedTime" content="1600409575" />
<meta name="NextFile" content="library.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap3.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso MultiTech Framework User Guide -- Virtuoso MultiTech Framework Flows" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Virtuoso MultiTech Framework" />
<meta name="prod_subfeature" content="Package Export" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vmtUserICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vmtUserTOC.html">Contents</a></li><li><a class="prev" href="chap3.html" title="Virtuoso MultiTech Framework">Virtuoso MultiTech Framework </a></li><li style="float: right;"><a class="viewPrint" href="vmtUser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="library.html" title="Managing Unified Libraries">Managing Unified Libraries</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso MultiTech Framework User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:ct_multitech_flows" title="Virtuoso MultiTech Framework Flows"></a><h2>
<a id="pgfId-893366"></a><a id="12304"></a>Virtuoso MultiTech Framework Flows</h2>

<p>
<a id="pgfId-915350"></a>There are primarily two flows in the Framework, SiP Layout flow and Layout EXL flow. </p>
<ul><li>
<a id="pgfId-919823"></a><a href="chap3_ct_multitech_flows.html#40402">Virtuoso Schematic Editor&#8211;Driven SiP Layout Flow</a></li><li>
<a id="pgfId-919837"></a><a href="chap3_ct_multitech_flows.html#34195">Virtuoso Schematic Editor Driven VSE driven Layout EXL Flow</a></li></ul>

<p>
<a id="pgfId-919821"></a>This gives the flexibility to finalize the layout in the Allegro or Virtuoso environment. Cadence SiP Layout has many features for package and module implementation alongside a complete complement of constraint-driven verification and automation tools to complete the implementation. Artwork and manufacturing activities must be performed in Cadence SiP Layout. Teams that do day-to-day module and package design in Cadence SiP Layout can enjoy benefits from using a Virtuoso Schematic Editor driven flow without changing their use model. In addition, it provides the ability to mix high-accuracy extraction models with ideal models and simulate the design along with the testbench in Spectre. </p>

<h2>
<a id="pgfId-915475"></a><a id="40402"></a>Virtuoso Schematic Editor&#8211;Driven SiP Layout Flow</h2>

<p>
<a id="pgfId-915508"></a>The following diagram depicts the overall flow.</p>

<p>
<a id="pgfId-915821"></a></p>
<div class="webflare-div-image">
<img width="668" height="328" src="images/chap3-3.gif" /></div>
<ol><li>
<a id="pgfId-908768"></a><strong>Set up the framework.</strong><br />
<a id="pgfId-915896"></a>Set up the path and required SHELL environment variables for the Virtuoso MultiTech Framework environment. <br />
<a id="pgfId-919645"></a>For details, see <a href="preface.html#66414">Setting Up Virtuoso MultiTech Framework</a>.</li><li>
<a id="pgfId-916219"></a><strong>Create the unified library.</strong><br />
<a id="pgfId-907473"></a>Map the terminologies and data between Virtuoso and Allegro by using unified libraries for a seamless flow of information. <br />
<a id="pgfId-919655"></a>For details, see <a href="library.html#61104">Managing Unified Libraries</a>.</li><li>
<a id="pgfId-916153"></a><strong>Create the package schematic.</strong><br />
<a id="pgfId-916479"></a>Create a package schematic by instantiating SMD instances, instances of dies or ICs, transmission lines, selecting parts, creating attachments, connecting attachments to the package connectors, and simulating the schematic. <br />
<a id="pgfId-919665"></a>For details, see <a actuate="user" class="URL" href="../vrf/chap3.html" show="replace" xml:link="simple">Creating a Package Schematic</a>.</li><li>
<a id="pgfId-916145"></a><strong>Create the SiP layout.</strong><br />
<a id="pgfId-916540"></a>Generate the SiP layout by choosing <em>Layout SiP</em> from the <em>Launch</em> menu. Then, import the technology and parameters file. <br />
<a id="pgfId-919672"></a>For details, see <a href="sip_layout_tk_sip_layout_create.html#57429">Creating a SiP Layout from Package Schematic</a>.</li><li>
<a id="pgfId-916819"></a><strong>Generate the layout from the source.</strong><br />
<a id="pgfId-916820"></a>Generate the package layout from the package schematic. <br />
<a id="pgfId-919682"></a>For details, see <a href="sip_layout_tk_GFS.html#94038">Generating from Source Schematic</a>.</li><li>
<a id="pgfId-916893"></a><strong>Update connectivity and nets.</strong><br />
<a id="pgfId-916929"></a>Update the connectivity and nets information from the package schematic. <br />
<a id="pgfId-919699"></a>For details, see <a href="sip_layout_tk_CAS.html#66311">Checking against Source Schematic</a>.</li><li>
<a id="pgfId-917146"></a><strong>Check against the source.</strong><br />
<a id="pgfId-907943"></a>Compare the changes done in the SiP layout with the schematic using the LVS check. <br />
<a id="pgfId-919702"></a>For details, see <a href="sip_layout_tk_CAS.html#66311">Checking against Source Schematic</a>.</li></ol>


































<h2>
<a id="pgfId-917261"></a><a id="34195"></a>Virtuoso Schematic Editor Driven VSE driven Layout EXL Flow</h2>

<p>
<a id="pgfId-917262"></a>The following diagram depicts the overall flow.</p>

<p>
<a id="pgfId-917266"></a></p>
<div class="webflare-div-image">
<img width="668" height="429" src="images/chap3-4.gif" /></div>
<ol><li>
<a id="pgfId-917268"></a><strong>Set up the framework.</strong><br />
<a id="pgfId-917269"></a>Set up the path and required SHELL environment variables for the Virtuoso MultiTech Framework environment. <br />
<a id="pgfId-919846"></a>For details, see <a href="preface.html#66414">Setting Up Virtuoso MultiTech Framework</a>.</li><li>
<a id="pgfId-917270"></a><strong>Create the unified library.</strong><br />
<a id="pgfId-917271"></a>Map the terminologies and data between Virtuoso and Allegro for the seamless flow of information. <br />
<a id="pgfId-919849"></a>For details, see <a href="library.html#61104">Managing Unified Libraries</a>.</li><li>
<a id="pgfId-917272"></a><strong>Create the package schematic.</strong><br />
<a id="pgfId-917273"></a>Create a package schematic by instantiating SMD instances, instances of die or IC, transmission lines, selecting parts, creating attachments, connecting attachments to the package connectors, and simulating the schematic. <br />
<a id="pgfId-919852"></a>For details, see <a actuate="user" class="URL" href="../vrf/chap3.html" show="replace" xml:link="simple">Creating a Package Schematic</a>.</li><li>
<a id="pgfId-917279"></a><strong>Create the Virtuoso layout.</strong><br />
<a id="pgfId-917383"></a>Create a package layout by generating a layout from source, creating bond wires, bump attachments, die embedding, die stacks, voids using dynamic shapes. Co-design by opening layouts from multiple fabrics simultaneously represented as various tabs in Virtuoso layout. Thereafter, perform interactive routing. <br />
<a id="pgfId-919855"></a>For details, see <a actuate="user" class="URL" href="../vrf/chap4.html" show="replace" xml:link="simple">Creating Package Layout</a>.</li><li>
<a id="pgfId-917281"></a><strong>Co-Design layouts.</strong><br />
<a id="pgfId-917282"></a>Co-design by opening layouts from multiple fabrics simultaneously represented as various tabs in Virtuoso layout. Thereafter, perform interactive routing. <br />
<a id="pgfId-919858"></a>For details, see <a actuate="user" class="URL" href="../vrf/co_design.html" show="replace" xml:link="simple">Co-Design</a>.</li><li>
<a id="pgfId-917285"></a><strong>Verify the package.</strong><br />
<a id="pgfId-917286"></a>Perform the connectivity, LVS, DRD, and DRC checks on the layout after importing it from Allegro. <br />
<a id="pgfId-919861"></a>For details, see <a actuate="user" class="URL" href="../vrf/chap6.html" show="replace" xml:link="simple">Verify the Package</a>. </li><li>
<a id="pgfId-917283"></a><strong>Perform 3D electromagnetic simulation.</strong><br />
<a id="pgfId-917287"></a>Perform EM analysis using Sigrity 3D-EM, and post-layout simulation. Additionally, create the extracted schematic using S-Parameters from 3D-EM. <br />
<a id="pgfId-919864"></a>For details, see <a actuate="user" class="URL" href="../vrf/EM_extract.html" show="replace" xml:link="simple">Performing 3D Electromagnetic Simulation</a>.</li><li>
<a id="pgfId-896096"></a><strong>Create extracted view.</strong><br />
<a id="pgfId-919194"></a>Create extracted view of the golden package schematic by using the s-parameter models created by using Sigrity. <br />
<a id="pgfId-919867"></a>For details, see <a href="sip_layout_tk_extracted_view.html#67814">Creating an Extracted View</a>.</li><li>
<a id="pgfId-919333"></a><strong>Annotate from extracted view.</strong><br />
<a id="pgfId-919334"></a>Backannotate the parasitic models from the extracted view on the golden package schematic. <br />
<a id="pgfId-919870"></a>For details, see <a href="sip_layout_tk_extracted_view.html#67814">Creating an Extracted View</a>.<br />
<a id="pgfId-919329"></a></li></ol>













































<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap3.html" id="prev" title="Virtuoso MultiTech Framework">Virtuoso MultiTech Framework </a></em></b><b><em><a href="library.html" id="nex" title="Managing Unified Libraries">Managing Unified Libraries</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>