
ASSIGNMENT_PROTEUS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003834  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08003940  08003940  00013940  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080039a4  080039a4  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  080039a4  080039a4  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  080039a4  080039a4  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080039a4  080039a4  000139a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080039a8  080039a8  000139a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  080039ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000128  20000090  08003a3c  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001b8  08003a3c  000201b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c5e2  00000000  00000000  000200b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fe0  00000000  00000000  0002c69b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ce0  00000000  00000000  0002e680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c08  00000000  00000000  0002f360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000027e2  00000000  00000000  0002ff68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d3bb  00000000  00000000  0003274a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088b5b  00000000  00000000  0003fb05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c8660  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038a4  00000000  00000000  000c86b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000090 	.word	0x20000090
 8000128:	00000000 	.word	0x00000000
 800012c:	08003928 	.word	0x08003928

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000094 	.word	0x20000094
 8000148:	08003928 	.word	0x08003928

0800014c <toogleRed>:


#include "fsm.h"
//HAL_GPIO_WritePin(GPIOB, ledpa_Pin|led1b_Pin|led2b_Pin|led2a_Pin, GPIO_PIN_RESET);
//HAL_GPIO_WritePin(GPIOA, ledpb_Pin|led1a_Pin, GPIO_PIN_RESET);
void toogleRed(){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,led1a_Pin, GPIO_PIN_RESET);
 8000150:	2200      	movs	r2, #0
 8000152:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000156:	4805      	ldr	r0, [pc, #20]	; (800016c <toogleRed+0x20>)
 8000158:	f001 fa8b 	bl	8001672 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,led1b_Pin, GPIO_PIN_SET);
 800015c:	2201      	movs	r2, #1
 800015e:	2108      	movs	r1, #8
 8000160:	4803      	ldr	r0, [pc, #12]	; (8000170 <toogleRed+0x24>)
 8000162:	f001 fa86 	bl	8001672 <HAL_GPIO_WritePin>
}
 8000166:	bf00      	nop
 8000168:	bd80      	pop	{r7, pc}
 800016a:	bf00      	nop
 800016c:	40010800 	.word	0x40010800
 8000170:	40010c00 	.word	0x40010c00

08000174 <toogleGreen>:
void toogleGreen(){
 8000174:	b580      	push	{r7, lr}
 8000176:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,led1a_Pin, GPIO_PIN_SET);
 8000178:	2201      	movs	r2, #1
 800017a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800017e:	4805      	ldr	r0, [pc, #20]	; (8000194 <toogleGreen+0x20>)
 8000180:	f001 fa77 	bl	8001672 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,led1b_Pin, GPIO_PIN_RESET);
 8000184:	2200      	movs	r2, #0
 8000186:	2108      	movs	r1, #8
 8000188:	4803      	ldr	r0, [pc, #12]	; (8000198 <toogleGreen+0x24>)
 800018a:	f001 fa72 	bl	8001672 <HAL_GPIO_WritePin>
}
 800018e:	bf00      	nop
 8000190:	bd80      	pop	{r7, pc}
 8000192:	bf00      	nop
 8000194:	40010800 	.word	0x40010800
 8000198:	40010c00 	.word	0x40010c00

0800019c <toogleYellow>:
void toogleYellow(){
 800019c:	b580      	push	{r7, lr}
 800019e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,led1a_Pin, GPIO_PIN_RESET);
 80001a0:	2200      	movs	r2, #0
 80001a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001a6:	4805      	ldr	r0, [pc, #20]	; (80001bc <toogleYellow+0x20>)
 80001a8:	f001 fa63 	bl	8001672 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,led1b_Pin, GPIO_PIN_RESET);
 80001ac:	2200      	movs	r2, #0
 80001ae:	2108      	movs	r1, #8
 80001b0:	4803      	ldr	r0, [pc, #12]	; (80001c0 <toogleYellow+0x24>)
 80001b2:	f001 fa5e 	bl	8001672 <HAL_GPIO_WritePin>
}
 80001b6:	bf00      	nop
 80001b8:	bd80      	pop	{r7, pc}
 80001ba:	bf00      	nop
 80001bc:	40010800 	.word	0x40010800
 80001c0:	40010c00 	.word	0x40010c00

080001c4 <toogleRed1>:
void toogleRed1(){
 80001c4:	b580      	push	{r7, lr}
 80001c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,led2a_Pin, GPIO_PIN_RESET);
 80001c8:	2200      	movs	r2, #0
 80001ca:	2120      	movs	r1, #32
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <toogleRed1+0x1c>)
 80001ce:	f001 fa50 	bl	8001672 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,led2b_Pin, GPIO_PIN_SET);
 80001d2:	2201      	movs	r2, #1
 80001d4:	2110      	movs	r1, #16
 80001d6:	4802      	ldr	r0, [pc, #8]	; (80001e0 <toogleRed1+0x1c>)
 80001d8:	f001 fa4b 	bl	8001672 <HAL_GPIO_WritePin>
}
 80001dc:	bf00      	nop
 80001de:	bd80      	pop	{r7, pc}
 80001e0:	40010c00 	.word	0x40010c00

080001e4 <toogleGreen1>:
void toogleGreen1(){
 80001e4:	b580      	push	{r7, lr}
 80001e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,led2a_Pin, GPIO_PIN_SET);
 80001e8:	2201      	movs	r2, #1
 80001ea:	2120      	movs	r1, #32
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <toogleGreen1+0x1c>)
 80001ee:	f001 fa40 	bl	8001672 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,led2b_Pin, GPIO_PIN_RESET);
 80001f2:	2200      	movs	r2, #0
 80001f4:	2110      	movs	r1, #16
 80001f6:	4802      	ldr	r0, [pc, #8]	; (8000200 <toogleGreen1+0x1c>)
 80001f8:	f001 fa3b 	bl	8001672 <HAL_GPIO_WritePin>
}
 80001fc:	bf00      	nop
 80001fe:	bd80      	pop	{r7, pc}
 8000200:	40010c00 	.word	0x40010c00

08000204 <toogleYellow1>:
void toogleYellow1(){
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,led2a_Pin, GPIO_PIN_RESET);
 8000208:	2200      	movs	r2, #0
 800020a:	2120      	movs	r1, #32
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <toogleYellow1+0x1c>)
 800020e:	f001 fa30 	bl	8001672 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,led2b_Pin, GPIO_PIN_RESET);
 8000212:	2200      	movs	r2, #0
 8000214:	2110      	movs	r1, #16
 8000216:	4802      	ldr	r0, [pc, #8]	; (8000220 <toogleYellow1+0x1c>)
 8000218:	f001 fa2b 	bl	8001672 <HAL_GPIO_WritePin>
}
 800021c:	bf00      	nop
 800021e:	bd80      	pop	{r7, pc}
 8000220:	40010c00 	.word	0x40010c00

08000224 <fsm_automatic_run1>:
void fsm_automatic_run1(){
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
	switch (status1	) {
 8000228:	4b36      	ldr	r3, [pc, #216]	; (8000304 <fsm_automatic_run1+0xe0>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a36      	ldr	r2, [pc, #216]	; (8000308 <fsm_automatic_run1+0xe4>)
 800022e:	4293      	cmp	r3, r2
 8000230:	d00b      	beq.n	800024a <fsm_automatic_run1+0x26>
 8000232:	4a35      	ldr	r2, [pc, #212]	; (8000308 <fsm_automatic_run1+0xe4>)
 8000234:	4293      	cmp	r3, r2
 8000236:	dc5c      	bgt.n	80002f2 <fsm_automatic_run1+0xce>
 8000238:	2b03      	cmp	r3, #3
 800023a:	d041      	beq.n	80002c0 <fsm_automatic_run1+0x9c>
 800023c:	2b03      	cmp	r3, #3
 800023e:	dc58      	bgt.n	80002f2 <fsm_automatic_run1+0xce>
 8000240:	2b01      	cmp	r3, #1
 8000242:	d00b      	beq.n	800025c <fsm_automatic_run1+0x38>
 8000244:	2b02      	cmp	r3, #2
 8000246:	d022      	beq.n	800028e <fsm_automatic_run1+0x6a>



			break;
		default:
			break;
 8000248:	e053      	b.n	80002f2 <fsm_automatic_run1+0xce>
			status1 = AUTO_RED;
 800024a:	4b2e      	ldr	r3, [pc, #184]	; (8000304 <fsm_automatic_run1+0xe0>)
 800024c:	2201      	movs	r2, #1
 800024e:	601a      	str	r2, [r3, #0]
			setTimer1(RED_TIME);
 8000250:	4b2e      	ldr	r3, [pc, #184]	; (800030c <fsm_automatic_run1+0xe8>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	4618      	mov	r0, r3
 8000256:	f000 fda5 	bl	8000da4 <setTimer1>
			break;
 800025a:	e051      	b.n	8000300 <fsm_automatic_run1+0xdc>
			toogleRed();
 800025c:	f7ff ff76 	bl	800014c <toogleRed>
			if(timer1_flag==1){
 8000260:	4b2b      	ldr	r3, [pc, #172]	; (8000310 <fsm_automatic_run1+0xec>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	2b01      	cmp	r3, #1
 8000266:	d146      	bne.n	80002f6 <fsm_automatic_run1+0xd2>
				status1 = AUTO_GREEN;
 8000268:	4b26      	ldr	r3, [pc, #152]	; (8000304 <fsm_automatic_run1+0xe0>)
 800026a:	2202      	movs	r2, #2
 800026c:	601a      	str	r2, [r3, #0]
				setTimer1(GREEN_TIME);
 800026e:	4b29      	ldr	r3, [pc, #164]	; (8000314 <fsm_automatic_run1+0xf0>)
 8000270:	681b      	ldr	r3, [r3, #0]
 8000272:	4618      	mov	r0, r3
 8000274:	f000 fd96 	bl	8000da4 <setTimer1>
				timer=GREEN_TIME/100;
 8000278:	4b26      	ldr	r3, [pc, #152]	; (8000314 <fsm_automatic_run1+0xf0>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	4a26      	ldr	r2, [pc, #152]	; (8000318 <fsm_automatic_run1+0xf4>)
 800027e:	fb82 1203 	smull	r1, r2, r2, r3
 8000282:	1152      	asrs	r2, r2, #5
 8000284:	17db      	asrs	r3, r3, #31
 8000286:	1ad3      	subs	r3, r2, r3
 8000288:	4a24      	ldr	r2, [pc, #144]	; (800031c <fsm_automatic_run1+0xf8>)
 800028a:	6013      	str	r3, [r2, #0]
			break;
 800028c:	e033      	b.n	80002f6 <fsm_automatic_run1+0xd2>
			toogleGreen();
 800028e:	f7ff ff71 	bl	8000174 <toogleGreen>
			if(timer1_flag==1){
 8000292:	4b1f      	ldr	r3, [pc, #124]	; (8000310 <fsm_automatic_run1+0xec>)
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	2b01      	cmp	r3, #1
 8000298:	d12f      	bne.n	80002fa <fsm_automatic_run1+0xd6>
				status1 = AUTO_YELLOW;
 800029a:	4b1a      	ldr	r3, [pc, #104]	; (8000304 <fsm_automatic_run1+0xe0>)
 800029c:	2203      	movs	r2, #3
 800029e:	601a      	str	r2, [r3, #0]
				setTimer1(YELLOW_TIME);
 80002a0:	4b1f      	ldr	r3, [pc, #124]	; (8000320 <fsm_automatic_run1+0xfc>)
 80002a2:	681b      	ldr	r3, [r3, #0]
 80002a4:	4618      	mov	r0, r3
 80002a6:	f000 fd7d 	bl	8000da4 <setTimer1>
				timer=YELLOW_TIME/100;
 80002aa:	4b1d      	ldr	r3, [pc, #116]	; (8000320 <fsm_automatic_run1+0xfc>)
 80002ac:	681b      	ldr	r3, [r3, #0]
 80002ae:	4a1a      	ldr	r2, [pc, #104]	; (8000318 <fsm_automatic_run1+0xf4>)
 80002b0:	fb82 1203 	smull	r1, r2, r2, r3
 80002b4:	1152      	asrs	r2, r2, #5
 80002b6:	17db      	asrs	r3, r3, #31
 80002b8:	1ad3      	subs	r3, r2, r3
 80002ba:	4a18      	ldr	r2, [pc, #96]	; (800031c <fsm_automatic_run1+0xf8>)
 80002bc:	6013      	str	r3, [r2, #0]
			break;
 80002be:	e01c      	b.n	80002fa <fsm_automatic_run1+0xd6>
			toogleYellow();
 80002c0:	f7ff ff6c 	bl	800019c <toogleYellow>
			if(timer1_flag==1){
 80002c4:	4b12      	ldr	r3, [pc, #72]	; (8000310 <fsm_automatic_run1+0xec>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	2b01      	cmp	r3, #1
 80002ca:	d118      	bne.n	80002fe <fsm_automatic_run1+0xda>
				status1 = AUTO_RED;
 80002cc:	4b0d      	ldr	r3, [pc, #52]	; (8000304 <fsm_automatic_run1+0xe0>)
 80002ce:	2201      	movs	r2, #1
 80002d0:	601a      	str	r2, [r3, #0]
				setTimer1(RED_TIME);
 80002d2:	4b0e      	ldr	r3, [pc, #56]	; (800030c <fsm_automatic_run1+0xe8>)
 80002d4:	681b      	ldr	r3, [r3, #0]
 80002d6:	4618      	mov	r0, r3
 80002d8:	f000 fd64 	bl	8000da4 <setTimer1>
				timer=RED_TIME/100;
 80002dc:	4b0b      	ldr	r3, [pc, #44]	; (800030c <fsm_automatic_run1+0xe8>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	4a0d      	ldr	r2, [pc, #52]	; (8000318 <fsm_automatic_run1+0xf4>)
 80002e2:	fb82 1203 	smull	r1, r2, r2, r3
 80002e6:	1152      	asrs	r2, r2, #5
 80002e8:	17db      	asrs	r3, r3, #31
 80002ea:	1ad3      	subs	r3, r2, r3
 80002ec:	4a0b      	ldr	r2, [pc, #44]	; (800031c <fsm_automatic_run1+0xf8>)
 80002ee:	6013      	str	r3, [r2, #0]
			break;
 80002f0:	e005      	b.n	80002fe <fsm_automatic_run1+0xda>
			break;
 80002f2:	bf00      	nop
 80002f4:	e004      	b.n	8000300 <fsm_automatic_run1+0xdc>
			break;
 80002f6:	bf00      	nop
 80002f8:	e002      	b.n	8000300 <fsm_automatic_run1+0xdc>
			break;
 80002fa:	bf00      	nop
 80002fc:	e000      	b.n	8000300 <fsm_automatic_run1+0xdc>
			break;
 80002fe:	bf00      	nop
	}
}
 8000300:	bf00      	nop
 8000302:	bd80      	pop	{r7, pc}
 8000304:	20000000 	.word	0x20000000
 8000308:	01605b22 	.word	0x01605b22
 800030c:	2000000c 	.word	0x2000000c
 8000310:	200000d0 	.word	0x200000d0
 8000314:	20000014 	.word	0x20000014
 8000318:	51eb851f 	.word	0x51eb851f
 800031c:	20000010 	.word	0x20000010
 8000320:	2000001c 	.word	0x2000001c

08000324 <fsm_automatic_run2>:


void fsm_automatic_run2(){
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
	switch (status2	) {
 8000328:	4b36      	ldr	r3, [pc, #216]	; (8000404 <fsm_automatic_run2+0xe0>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	4a36      	ldr	r2, [pc, #216]	; (8000408 <fsm_automatic_run2+0xe4>)
 800032e:	4293      	cmp	r3, r2
 8000330:	d00b      	beq.n	800034a <fsm_automatic_run2+0x26>
 8000332:	4a35      	ldr	r2, [pc, #212]	; (8000408 <fsm_automatic_run2+0xe4>)
 8000334:	4293      	cmp	r3, r2
 8000336:	dc5c      	bgt.n	80003f2 <fsm_automatic_run2+0xce>
 8000338:	2b03      	cmp	r3, #3
 800033a:	d041      	beq.n	80003c0 <fsm_automatic_run2+0x9c>
 800033c:	2b03      	cmp	r3, #3
 800033e:	dc58      	bgt.n	80003f2 <fsm_automatic_run2+0xce>
 8000340:	2b01      	cmp	r3, #1
 8000342:	d00b      	beq.n	800035c <fsm_automatic_run2+0x38>
 8000344:	2b02      	cmp	r3, #2
 8000346:	d022      	beq.n	800038e <fsm_automatic_run2+0x6a>



			break;
		default:
			break;
 8000348:	e053      	b.n	80003f2 <fsm_automatic_run2+0xce>
			status2 = AUTO_GREEN;
 800034a:	4b2e      	ldr	r3, [pc, #184]	; (8000404 <fsm_automatic_run2+0xe0>)
 800034c:	2202      	movs	r2, #2
 800034e:	601a      	str	r2, [r3, #0]
			setTimer2(GREEN_TIME);
 8000350:	4b2e      	ldr	r3, [pc, #184]	; (800040c <fsm_automatic_run2+0xe8>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	4618      	mov	r0, r3
 8000356:	f000 fd39 	bl	8000dcc <setTimer2>
			break;
 800035a:	e051      	b.n	8000400 <fsm_automatic_run2+0xdc>
			toogleRed1();
 800035c:	f7ff ff32 	bl	80001c4 <toogleRed1>
			if(timer2_flag==1){
 8000360:	4b2b      	ldr	r3, [pc, #172]	; (8000410 <fsm_automatic_run2+0xec>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	2b01      	cmp	r3, #1
 8000366:	d146      	bne.n	80003f6 <fsm_automatic_run2+0xd2>
				status2 = AUTO_GREEN;
 8000368:	4b26      	ldr	r3, [pc, #152]	; (8000404 <fsm_automatic_run2+0xe0>)
 800036a:	2202      	movs	r2, #2
 800036c:	601a      	str	r2, [r3, #0]
				setTimer2(GREEN_TIME);
 800036e:	4b27      	ldr	r3, [pc, #156]	; (800040c <fsm_automatic_run2+0xe8>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	4618      	mov	r0, r3
 8000374:	f000 fd2a 	bl	8000dcc <setTimer2>
				timer2=GREEN_TIME/100;
 8000378:	4b24      	ldr	r3, [pc, #144]	; (800040c <fsm_automatic_run2+0xe8>)
 800037a:	681b      	ldr	r3, [r3, #0]
 800037c:	4a25      	ldr	r2, [pc, #148]	; (8000414 <fsm_automatic_run2+0xf0>)
 800037e:	fb82 1203 	smull	r1, r2, r2, r3
 8000382:	1152      	asrs	r2, r2, #5
 8000384:	17db      	asrs	r3, r3, #31
 8000386:	1ad3      	subs	r3, r2, r3
 8000388:	4a23      	ldr	r2, [pc, #140]	; (8000418 <fsm_automatic_run2+0xf4>)
 800038a:	6013      	str	r3, [r2, #0]
			break;
 800038c:	e033      	b.n	80003f6 <fsm_automatic_run2+0xd2>
			toogleGreen1();
 800038e:	f7ff ff29 	bl	80001e4 <toogleGreen1>
			if(timer2_flag==1){
 8000392:	4b1f      	ldr	r3, [pc, #124]	; (8000410 <fsm_automatic_run2+0xec>)
 8000394:	681b      	ldr	r3, [r3, #0]
 8000396:	2b01      	cmp	r3, #1
 8000398:	d12f      	bne.n	80003fa <fsm_automatic_run2+0xd6>
				status2 = AUTO_YELLOW;
 800039a:	4b1a      	ldr	r3, [pc, #104]	; (8000404 <fsm_automatic_run2+0xe0>)
 800039c:	2203      	movs	r2, #3
 800039e:	601a      	str	r2, [r3, #0]
				setTimer2(YELLOW_TIME);
 80003a0:	4b1e      	ldr	r3, [pc, #120]	; (800041c <fsm_automatic_run2+0xf8>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	4618      	mov	r0, r3
 80003a6:	f000 fd11 	bl	8000dcc <setTimer2>
				timer2=YELLOW_TIME/100;
 80003aa:	4b1c      	ldr	r3, [pc, #112]	; (800041c <fsm_automatic_run2+0xf8>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	4a19      	ldr	r2, [pc, #100]	; (8000414 <fsm_automatic_run2+0xf0>)
 80003b0:	fb82 1203 	smull	r1, r2, r2, r3
 80003b4:	1152      	asrs	r2, r2, #5
 80003b6:	17db      	asrs	r3, r3, #31
 80003b8:	1ad3      	subs	r3, r2, r3
 80003ba:	4a17      	ldr	r2, [pc, #92]	; (8000418 <fsm_automatic_run2+0xf4>)
 80003bc:	6013      	str	r3, [r2, #0]
			break;
 80003be:	e01c      	b.n	80003fa <fsm_automatic_run2+0xd6>
			toogleYellow1();
 80003c0:	f7ff ff20 	bl	8000204 <toogleYellow1>
			if(timer2_flag==1){
 80003c4:	4b12      	ldr	r3, [pc, #72]	; (8000410 <fsm_automatic_run2+0xec>)
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	2b01      	cmp	r3, #1
 80003ca:	d118      	bne.n	80003fe <fsm_automatic_run2+0xda>
				status2 = AUTO_RED;
 80003cc:	4b0d      	ldr	r3, [pc, #52]	; (8000404 <fsm_automatic_run2+0xe0>)
 80003ce:	2201      	movs	r2, #1
 80003d0:	601a      	str	r2, [r3, #0]
				setTimer2(RED_TIME);
 80003d2:	4b13      	ldr	r3, [pc, #76]	; (8000420 <fsm_automatic_run2+0xfc>)
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	4618      	mov	r0, r3
 80003d8:	f000 fcf8 	bl	8000dcc <setTimer2>
				timer2=RED_TIME/100;
 80003dc:	4b10      	ldr	r3, [pc, #64]	; (8000420 <fsm_automatic_run2+0xfc>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	4a0c      	ldr	r2, [pc, #48]	; (8000414 <fsm_automatic_run2+0xf0>)
 80003e2:	fb82 1203 	smull	r1, r2, r2, r3
 80003e6:	1152      	asrs	r2, r2, #5
 80003e8:	17db      	asrs	r3, r3, #31
 80003ea:	1ad3      	subs	r3, r2, r3
 80003ec:	4a0a      	ldr	r2, [pc, #40]	; (8000418 <fsm_automatic_run2+0xf4>)
 80003ee:	6013      	str	r3, [r2, #0]
			break;
 80003f0:	e005      	b.n	80003fe <fsm_automatic_run2+0xda>
			break;
 80003f2:	bf00      	nop
 80003f4:	e004      	b.n	8000400 <fsm_automatic_run2+0xdc>
			break;
 80003f6:	bf00      	nop
 80003f8:	e002      	b.n	8000400 <fsm_automatic_run2+0xdc>
			break;
 80003fa:	bf00      	nop
 80003fc:	e000      	b.n	8000400 <fsm_automatic_run2+0xdc>
			break;
 80003fe:	bf00      	nop
	}
}
 8000400:	bf00      	nop
 8000402:	bd80      	pop	{r7, pc}
 8000404:	20000004 	.word	0x20000004
 8000408:	01605b22 	.word	0x01605b22
 800040c:	20000014 	.word	0x20000014
 8000410:	200000d8 	.word	0x200000d8
 8000414:	51eb851f 	.word	0x51eb851f
 8000418:	20000018 	.word	0x20000018
 800041c:	2000001c 	.word	0x2000001c
 8000420:	2000000c 	.word	0x2000000c

08000424 <fsm_automatic_run3>:

#include "fsm.h"

void fsm_automatic_run3(){
 8000424:	b580      	push	{r7, lr}
 8000426:	af00      	add	r7, sp, #0
	switch (status3	) {
 8000428:	4b98      	ldr	r3, [pc, #608]	; (800068c <fsm_automatic_run3+0x268>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	4a98      	ldr	r2, [pc, #608]	; (8000690 <fsm_automatic_run3+0x26c>)
 800042e:	4293      	cmp	r3, r2
 8000430:	d043      	beq.n	80004ba <fsm_automatic_run3+0x96>
 8000432:	4a97      	ldr	r2, [pc, #604]	; (8000690 <fsm_automatic_run3+0x26c>)
 8000434:	4293      	cmp	r3, r2
 8000436:	f300 811e 	bgt.w	8000676 <fsm_automatic_run3+0x252>
 800043a:	2b64      	cmp	r3, #100	; 0x64
 800043c:	d00e      	beq.n	800045c <fsm_automatic_run3+0x38>
 800043e:	2b64      	cmp	r3, #100	; 0x64
 8000440:	f300 8119 	bgt.w	8000676 <fsm_automatic_run3+0x252>
 8000444:	2b0d      	cmp	r3, #13
 8000446:	f000 80d7 	beq.w	80005f8 <fsm_automatic_run3+0x1d4>
 800044a:	2b0d      	cmp	r3, #13
 800044c:	f300 8113 	bgt.w	8000676 <fsm_automatic_run3+0x252>
 8000450:	2b0b      	cmp	r3, #11
 8000452:	d03c      	beq.n	80004ce <fsm_automatic_run3+0xaa>
 8000454:	2b0c      	cmp	r3, #12
 8000456:	f000 8086 	beq.w	8000566 <fsm_automatic_run3+0x142>


			break;

		default:
			break;
 800045a:	e10c      	b.n	8000676 <fsm_automatic_run3+0x252>
			if( timer0_flag == 1) {
 800045c:	4b8d      	ldr	r3, [pc, #564]	; (8000694 <fsm_automatic_run3+0x270>)
 800045e:	681b      	ldr	r3, [r3, #0]
 8000460:	2b01      	cmp	r3, #1
 8000462:	d10e      	bne.n	8000482 <fsm_automatic_run3+0x5e>
					Print_HELLO();
 8000464:	f000 f9ee 	bl	8000844 <Print_HELLO>
					  timer--;
 8000468:	4b8b      	ldr	r3, [pc, #556]	; (8000698 <fsm_automatic_run3+0x274>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	3b01      	subs	r3, #1
 800046e:	4a8a      	ldr	r2, [pc, #552]	; (8000698 <fsm_automatic_run3+0x274>)
 8000470:	6013      	str	r3, [r2, #0]
					  timer2--;
 8000472:	4b8a      	ldr	r3, [pc, #552]	; (800069c <fsm_automatic_run3+0x278>)
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	3b01      	subs	r3, #1
 8000478:	4a88      	ldr	r2, [pc, #544]	; (800069c <fsm_automatic_run3+0x278>)
 800047a:	6013      	str	r3, [r2, #0]
					  setTimer0 (100) ;
 800047c:	2064      	movs	r0, #100	; 0x64
 800047e:	f000 fc7d 	bl	8000d7c <setTimer0>
			if(button_flag[0]==1){
 8000482:	4b87      	ldr	r3, [pc, #540]	; (80006a0 <fsm_automatic_run3+0x27c>)
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	2b01      	cmp	r3, #1
 8000488:	f040 80f7 	bne.w	800067a <fsm_automatic_run3+0x256>
				button_flag[0]=0;
 800048c:	4b84      	ldr	r3, [pc, #528]	; (80006a0 <fsm_automatic_run3+0x27c>)
 800048e:	2200      	movs	r2, #0
 8000490:	601a      	str	r2, [r3, #0]
				status1=Waiting;
 8000492:	4b84      	ldr	r3, [pc, #528]	; (80006a4 <fsm_automatic_run3+0x280>)
 8000494:	2263      	movs	r2, #99	; 0x63
 8000496:	601a      	str	r2, [r3, #0]
				status2=Waiting;
 8000498:	4b83      	ldr	r3, [pc, #524]	; (80006a8 <fsm_automatic_run3+0x284>)
 800049a:	2263      	movs	r2, #99	; 0x63
 800049c:	601a      	str	r2, [r3, #0]
				status3=MAN_RED;
 800049e:	4b7b      	ldr	r3, [pc, #492]	; (800068c <fsm_automatic_run3+0x268>)
 80004a0:	220b      	movs	r2, #11
 80004a2:	601a      	str	r2, [r3, #0]
				timer2=RED_TIME/100;
 80004a4:	4b81      	ldr	r3, [pc, #516]	; (80006ac <fsm_automatic_run3+0x288>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	4a81      	ldr	r2, [pc, #516]	; (80006b0 <fsm_automatic_run3+0x28c>)
 80004aa:	fb82 1203 	smull	r1, r2, r2, r3
 80004ae:	1152      	asrs	r2, r2, #5
 80004b0:	17db      	asrs	r3, r3, #31
 80004b2:	1ad3      	subs	r3, r2, r3
 80004b4:	4a79      	ldr	r2, [pc, #484]	; (800069c <fsm_automatic_run3+0x278>)
 80004b6:	6013      	str	r3, [r2, #0]
			break;
 80004b8:	e0df      	b.n	800067a <fsm_automatic_run3+0x256>
			status1=INIT;
 80004ba:	4b7a      	ldr	r3, [pc, #488]	; (80006a4 <fsm_automatic_run3+0x280>)
 80004bc:	4a74      	ldr	r2, [pc, #464]	; (8000690 <fsm_automatic_run3+0x26c>)
 80004be:	601a      	str	r2, [r3, #0]
			status2=INIT;
 80004c0:	4b79      	ldr	r3, [pc, #484]	; (80006a8 <fsm_automatic_run3+0x284>)
 80004c2:	4a73      	ldr	r2, [pc, #460]	; (8000690 <fsm_automatic_run3+0x26c>)
 80004c4:	601a      	str	r2, [r3, #0]
			status3=RUNNING;
 80004c6:	4b71      	ldr	r3, [pc, #452]	; (800068c <fsm_automatic_run3+0x268>)
 80004c8:	2264      	movs	r2, #100	; 0x64
 80004ca:	601a      	str	r2, [r3, #0]
			break;
 80004cc:	e0dc      	b.n	8000688 <fsm_automatic_run3+0x264>
			toogleRed();
 80004ce:	f7ff fe3d 	bl	800014c <toogleRed>
			toogleRed1();
 80004d2:	f7ff fe77 	bl	80001c4 <toogleRed1>
			if(timer2>99)timer2=0;
 80004d6:	4b71      	ldr	r3, [pc, #452]	; (800069c <fsm_automatic_run3+0x278>)
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	2b63      	cmp	r3, #99	; 0x63
 80004dc:	dd02      	ble.n	80004e4 <fsm_automatic_run3+0xc0>
 80004de:	4b6f      	ldr	r3, [pc, #444]	; (800069c <fsm_automatic_run3+0x278>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	601a      	str	r2, [r3, #0]
			timer=01;
 80004e4:	4b6c      	ldr	r3, [pc, #432]	; (8000698 <fsm_automatic_run3+0x274>)
 80004e6:	2201      	movs	r2, #1
 80004e8:	601a      	str	r2, [r3, #0]
			if(button_flag[0]==1){
 80004ea:	4b6d      	ldr	r3, [pc, #436]	; (80006a0 <fsm_automatic_run3+0x27c>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	2b01      	cmp	r3, #1
 80004f0:	d10f      	bne.n	8000512 <fsm_automatic_run3+0xee>
				button_flag[0]=0;
 80004f2:	4b6b      	ldr	r3, [pc, #428]	; (80006a0 <fsm_automatic_run3+0x27c>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	601a      	str	r2, [r3, #0]
				timer2=GREEN_TIME/100;
 80004f8:	4b6e      	ldr	r3, [pc, #440]	; (80006b4 <fsm_automatic_run3+0x290>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	4a6c      	ldr	r2, [pc, #432]	; (80006b0 <fsm_automatic_run3+0x28c>)
 80004fe:	fb82 1203 	smull	r1, r2, r2, r3
 8000502:	1152      	asrs	r2, r2, #5
 8000504:	17db      	asrs	r3, r3, #31
 8000506:	1ad3      	subs	r3, r2, r3
 8000508:	4a64      	ldr	r2, [pc, #400]	; (800069c <fsm_automatic_run3+0x278>)
 800050a:	6013      	str	r3, [r2, #0]
				status3=MAN_GREEN;
 800050c:	4b5f      	ldr	r3, [pc, #380]	; (800068c <fsm_automatic_run3+0x268>)
 800050e:	220c      	movs	r2, #12
 8000510:	601a      	str	r2, [r3, #0]
			if(button_flag[1]==1){
 8000512:	4b63      	ldr	r3, [pc, #396]	; (80006a0 <fsm_automatic_run3+0x27c>)
 8000514:	685b      	ldr	r3, [r3, #4]
 8000516:	2b01      	cmp	r3, #1
 8000518:	d109      	bne.n	800052e <fsm_automatic_run3+0x10a>
				Print_HELLO();
 800051a:	f000 f993 	bl	8000844 <Print_HELLO>
				button_flag[1]=0;
 800051e:	4b60      	ldr	r3, [pc, #384]	; (80006a0 <fsm_automatic_run3+0x27c>)
 8000520:	2200      	movs	r2, #0
 8000522:	605a      	str	r2, [r3, #4]
				timer2++;
 8000524:	4b5d      	ldr	r3, [pc, #372]	; (800069c <fsm_automatic_run3+0x278>)
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	3301      	adds	r3, #1
 800052a:	4a5c      	ldr	r2, [pc, #368]	; (800069c <fsm_automatic_run3+0x278>)
 800052c:	6013      	str	r3, [r2, #0]
			if(button_flag[2]==1){
 800052e:	4b5c      	ldr	r3, [pc, #368]	; (80006a0 <fsm_automatic_run3+0x27c>)
 8000530:	689b      	ldr	r3, [r3, #8]
 8000532:	2b01      	cmp	r3, #1
 8000534:	d107      	bne.n	8000546 <fsm_automatic_run3+0x122>
				button_flag[2]=0;
 8000536:	4b5a      	ldr	r3, [pc, #360]	; (80006a0 <fsm_automatic_run3+0x27c>)
 8000538:	2200      	movs	r2, #0
 800053a:	609a      	str	r2, [r3, #8]
				timer2--;
 800053c:	4b57      	ldr	r3, [pc, #348]	; (800069c <fsm_automatic_run3+0x278>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	3b01      	subs	r3, #1
 8000542:	4a56      	ldr	r2, [pc, #344]	; (800069c <fsm_automatic_run3+0x278>)
 8000544:	6013      	str	r3, [r2, #0]
			if(button_flag[3]==1){
 8000546:	4b56      	ldr	r3, [pc, #344]	; (80006a0 <fsm_automatic_run3+0x27c>)
 8000548:	68db      	ldr	r3, [r3, #12]
 800054a:	2b01      	cmp	r3, #1
 800054c:	f040 8097 	bne.w	800067e <fsm_automatic_run3+0x25a>
				button_flag[3]=0;
 8000550:	4b53      	ldr	r3, [pc, #332]	; (80006a0 <fsm_automatic_run3+0x27c>)
 8000552:	2200      	movs	r2, #0
 8000554:	60da      	str	r2, [r3, #12]
				RED_TIME=timer2*100;
 8000556:	4b51      	ldr	r3, [pc, #324]	; (800069c <fsm_automatic_run3+0x278>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	2264      	movs	r2, #100	; 0x64
 800055c:	fb02 f303 	mul.w	r3, r2, r3
 8000560:	4a52      	ldr	r2, [pc, #328]	; (80006ac <fsm_automatic_run3+0x288>)
 8000562:	6013      	str	r3, [r2, #0]
			break;
 8000564:	e08b      	b.n	800067e <fsm_automatic_run3+0x25a>
			toogleGreen();
 8000566:	f7ff fe05 	bl	8000174 <toogleGreen>
			toogleGreen1();
 800056a:	f7ff fe3b 	bl	80001e4 <toogleGreen1>
			if(timer2>99)timer2=0;
 800056e:	4b4b      	ldr	r3, [pc, #300]	; (800069c <fsm_automatic_run3+0x278>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	2b63      	cmp	r3, #99	; 0x63
 8000574:	dd02      	ble.n	800057c <fsm_automatic_run3+0x158>
 8000576:	4b49      	ldr	r3, [pc, #292]	; (800069c <fsm_automatic_run3+0x278>)
 8000578:	2200      	movs	r2, #0
 800057a:	601a      	str	r2, [r3, #0]
			timer=02;
 800057c:	4b46      	ldr	r3, [pc, #280]	; (8000698 <fsm_automatic_run3+0x274>)
 800057e:	2202      	movs	r2, #2
 8000580:	601a      	str	r2, [r3, #0]
			if(button_flag[0]==1){
 8000582:	4b47      	ldr	r3, [pc, #284]	; (80006a0 <fsm_automatic_run3+0x27c>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	2b01      	cmp	r3, #1
 8000588:	d10f      	bne.n	80005aa <fsm_automatic_run3+0x186>
				button_flag[0]=0;
 800058a:	4b45      	ldr	r3, [pc, #276]	; (80006a0 <fsm_automatic_run3+0x27c>)
 800058c:	2200      	movs	r2, #0
 800058e:	601a      	str	r2, [r3, #0]
				timer2=YELLOW_TIME/100;
 8000590:	4b49      	ldr	r3, [pc, #292]	; (80006b8 <fsm_automatic_run3+0x294>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	4a46      	ldr	r2, [pc, #280]	; (80006b0 <fsm_automatic_run3+0x28c>)
 8000596:	fb82 1203 	smull	r1, r2, r2, r3
 800059a:	1152      	asrs	r2, r2, #5
 800059c:	17db      	asrs	r3, r3, #31
 800059e:	1ad3      	subs	r3, r2, r3
 80005a0:	4a3e      	ldr	r2, [pc, #248]	; (800069c <fsm_automatic_run3+0x278>)
 80005a2:	6013      	str	r3, [r2, #0]
				status3=MAN_YELLOW;
 80005a4:	4b39      	ldr	r3, [pc, #228]	; (800068c <fsm_automatic_run3+0x268>)
 80005a6:	220d      	movs	r2, #13
 80005a8:	601a      	str	r2, [r3, #0]
			if(button_flag[1]==1){
 80005aa:	4b3d      	ldr	r3, [pc, #244]	; (80006a0 <fsm_automatic_run3+0x27c>)
 80005ac:	685b      	ldr	r3, [r3, #4]
 80005ae:	2b01      	cmp	r3, #1
 80005b0:	d107      	bne.n	80005c2 <fsm_automatic_run3+0x19e>
				button_flag[1]=0;
 80005b2:	4b3b      	ldr	r3, [pc, #236]	; (80006a0 <fsm_automatic_run3+0x27c>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	605a      	str	r2, [r3, #4]
				timer2++;
 80005b8:	4b38      	ldr	r3, [pc, #224]	; (800069c <fsm_automatic_run3+0x278>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	3301      	adds	r3, #1
 80005be:	4a37      	ldr	r2, [pc, #220]	; (800069c <fsm_automatic_run3+0x278>)
 80005c0:	6013      	str	r3, [r2, #0]
			if(button_flag[2]==1){
 80005c2:	4b37      	ldr	r3, [pc, #220]	; (80006a0 <fsm_automatic_run3+0x27c>)
 80005c4:	689b      	ldr	r3, [r3, #8]
 80005c6:	2b01      	cmp	r3, #1
 80005c8:	d107      	bne.n	80005da <fsm_automatic_run3+0x1b6>
				button_flag[2]=0;
 80005ca:	4b35      	ldr	r3, [pc, #212]	; (80006a0 <fsm_automatic_run3+0x27c>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	609a      	str	r2, [r3, #8]
				timer2--;
 80005d0:	4b32      	ldr	r3, [pc, #200]	; (800069c <fsm_automatic_run3+0x278>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	3b01      	subs	r3, #1
 80005d6:	4a31      	ldr	r2, [pc, #196]	; (800069c <fsm_automatic_run3+0x278>)
 80005d8:	6013      	str	r3, [r2, #0]
			if(button_flag[3]==1){
 80005da:	4b31      	ldr	r3, [pc, #196]	; (80006a0 <fsm_automatic_run3+0x27c>)
 80005dc:	68db      	ldr	r3, [r3, #12]
 80005de:	2b01      	cmp	r3, #1
 80005e0:	d14f      	bne.n	8000682 <fsm_automatic_run3+0x25e>
				button_flag[3]=0;
 80005e2:	4b2f      	ldr	r3, [pc, #188]	; (80006a0 <fsm_automatic_run3+0x27c>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	60da      	str	r2, [r3, #12]
				YELLOW_TIME=timer2*100;
 80005e8:	4b2c      	ldr	r3, [pc, #176]	; (800069c <fsm_automatic_run3+0x278>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	2264      	movs	r2, #100	; 0x64
 80005ee:	fb02 f303 	mul.w	r3, r2, r3
 80005f2:	4a31      	ldr	r2, [pc, #196]	; (80006b8 <fsm_automatic_run3+0x294>)
 80005f4:	6013      	str	r3, [r2, #0]
			break;
 80005f6:	e044      	b.n	8000682 <fsm_automatic_run3+0x25e>
			toogleYellow();
 80005f8:	f7ff fdd0 	bl	800019c <toogleYellow>
			toogleYellow1();
 80005fc:	f7ff fe02 	bl	8000204 <toogleYellow1>
			if(timer2>99)timer2=0;
 8000600:	4b26      	ldr	r3, [pc, #152]	; (800069c <fsm_automatic_run3+0x278>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	2b63      	cmp	r3, #99	; 0x63
 8000606:	dd02      	ble.n	800060e <fsm_automatic_run3+0x1ea>
 8000608:	4b24      	ldr	r3, [pc, #144]	; (800069c <fsm_automatic_run3+0x278>)
 800060a:	2200      	movs	r2, #0
 800060c:	601a      	str	r2, [r3, #0]
			timer=03;
 800060e:	4b22      	ldr	r3, [pc, #136]	; (8000698 <fsm_automatic_run3+0x274>)
 8000610:	2203      	movs	r2, #3
 8000612:	601a      	str	r2, [r3, #0]
			if(button_flag[0]==1){
 8000614:	4b22      	ldr	r3, [pc, #136]	; (80006a0 <fsm_automatic_run3+0x27c>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	2b01      	cmp	r3, #1
 800061a:	d105      	bne.n	8000628 <fsm_automatic_run3+0x204>
				button_flag[0]=0;
 800061c:	4b20      	ldr	r3, [pc, #128]	; (80006a0 <fsm_automatic_run3+0x27c>)
 800061e:	2200      	movs	r2, #0
 8000620:	601a      	str	r2, [r3, #0]
				status3=INIT;
 8000622:	4b1a      	ldr	r3, [pc, #104]	; (800068c <fsm_automatic_run3+0x268>)
 8000624:	4a1a      	ldr	r2, [pc, #104]	; (8000690 <fsm_automatic_run3+0x26c>)
 8000626:	601a      	str	r2, [r3, #0]
			if(button_flag[1]==1){
 8000628:	4b1d      	ldr	r3, [pc, #116]	; (80006a0 <fsm_automatic_run3+0x27c>)
 800062a:	685b      	ldr	r3, [r3, #4]
 800062c:	2b01      	cmp	r3, #1
 800062e:	d107      	bne.n	8000640 <fsm_automatic_run3+0x21c>
				button_flag[1]=0;
 8000630:	4b1b      	ldr	r3, [pc, #108]	; (80006a0 <fsm_automatic_run3+0x27c>)
 8000632:	2200      	movs	r2, #0
 8000634:	605a      	str	r2, [r3, #4]
				timer2++;
 8000636:	4b19      	ldr	r3, [pc, #100]	; (800069c <fsm_automatic_run3+0x278>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	3301      	adds	r3, #1
 800063c:	4a17      	ldr	r2, [pc, #92]	; (800069c <fsm_automatic_run3+0x278>)
 800063e:	6013      	str	r3, [r2, #0]
			if(button_flag[2]==1){
 8000640:	4b17      	ldr	r3, [pc, #92]	; (80006a0 <fsm_automatic_run3+0x27c>)
 8000642:	689b      	ldr	r3, [r3, #8]
 8000644:	2b01      	cmp	r3, #1
 8000646:	d107      	bne.n	8000658 <fsm_automatic_run3+0x234>
				button_flag[2]=0;
 8000648:	4b15      	ldr	r3, [pc, #84]	; (80006a0 <fsm_automatic_run3+0x27c>)
 800064a:	2200      	movs	r2, #0
 800064c:	609a      	str	r2, [r3, #8]
				timer2--;
 800064e:	4b13      	ldr	r3, [pc, #76]	; (800069c <fsm_automatic_run3+0x278>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	3b01      	subs	r3, #1
 8000654:	4a11      	ldr	r2, [pc, #68]	; (800069c <fsm_automatic_run3+0x278>)
 8000656:	6013      	str	r3, [r2, #0]
			if(button_flag[3]==1){
 8000658:	4b11      	ldr	r3, [pc, #68]	; (80006a0 <fsm_automatic_run3+0x27c>)
 800065a:	68db      	ldr	r3, [r3, #12]
 800065c:	2b01      	cmp	r3, #1
 800065e:	d112      	bne.n	8000686 <fsm_automatic_run3+0x262>
				button_flag[3]=0;
 8000660:	4b0f      	ldr	r3, [pc, #60]	; (80006a0 <fsm_automatic_run3+0x27c>)
 8000662:	2200      	movs	r2, #0
 8000664:	60da      	str	r2, [r3, #12]
				YELLOW_TIME=timer2*100;
 8000666:	4b0d      	ldr	r3, [pc, #52]	; (800069c <fsm_automatic_run3+0x278>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	2264      	movs	r2, #100	; 0x64
 800066c:	fb02 f303 	mul.w	r3, r2, r3
 8000670:	4a11      	ldr	r2, [pc, #68]	; (80006b8 <fsm_automatic_run3+0x294>)
 8000672:	6013      	str	r3, [r2, #0]
			break;
 8000674:	e007      	b.n	8000686 <fsm_automatic_run3+0x262>
			break;
 8000676:	bf00      	nop
 8000678:	e006      	b.n	8000688 <fsm_automatic_run3+0x264>
			break;
 800067a:	bf00      	nop
 800067c:	e004      	b.n	8000688 <fsm_automatic_run3+0x264>
			break;
 800067e:	bf00      	nop
 8000680:	e002      	b.n	8000688 <fsm_automatic_run3+0x264>
			break;
 8000682:	bf00      	nop
 8000684:	e000      	b.n	8000688 <fsm_automatic_run3+0x264>
			break;
 8000686:	bf00      	nop
	}
}
 8000688:	bf00      	nop
 800068a:	bd80      	pop	{r7, pc}
 800068c:	20000008 	.word	0x20000008
 8000690:	01605b22 	.word	0x01605b22
 8000694:	200000c8 	.word	0x200000c8
 8000698:	20000010 	.word	0x20000010
 800069c:	20000018 	.word	0x20000018
 80006a0:	200000f0 	.word	0x200000f0
 80006a4:	20000000 	.word	0x20000000
 80006a8:	20000004 	.word	0x20000004
 80006ac:	2000000c 	.word	0x2000000c
 80006b0:	51eb851f 	.word	0x51eb851f
 80006b4:	20000014 	.word	0x20000014
 80006b8:	2000001c 	.word	0x2000001c

080006bc <subkeyProcess>:

//unsigned char is_button_pressed_1s()


void subkeyProcess(unsigned char i)
{
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	4603      	mov	r3, r0
 80006c4:	71fb      	strb	r3, [r7, #7]
	button_flag[i] = 1;
 80006c6:	79fb      	ldrb	r3, [r7, #7]
 80006c8:	4a04      	ldr	r2, [pc, #16]	; (80006dc <subkeyProcess+0x20>)
 80006ca:	2101      	movs	r1, #1
 80006cc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80006d0:	bf00      	nop
 80006d2:	370c      	adds	r7, #12
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bc80      	pop	{r7}
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	200000f0 	.word	0x200000f0

080006e0 <button_reading>:
void button_reading()
{
 80006e0:	b590      	push	{r4, r7, lr}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
	for(unsigned char i = 0; i < NO_OF_BUTTONS; i++)
 80006e6:	2300      	movs	r3, #0
 80006e8:	71fb      	strb	r3, [r7, #7]
 80006ea:	e093      	b.n	8000814 <button_reading+0x134>
	{
		debounceButtonBuffer0[i] = debounceButtonBuffer1[i];
 80006ec:	79fa      	ldrb	r2, [r7, #7]
 80006ee:	79fb      	ldrb	r3, [r7, #7]
 80006f0:	494d      	ldr	r1, [pc, #308]	; (8000828 <button_reading+0x148>)
 80006f2:	5c89      	ldrb	r1, [r1, r2]
 80006f4:	4a4d      	ldr	r2, [pc, #308]	; (800082c <button_reading+0x14c>)
 80006f6:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer1[i] = debounceButtonBuffer2[i];
 80006f8:	79fa      	ldrb	r2, [r7, #7]
 80006fa:	79fb      	ldrb	r3, [r7, #7]
 80006fc:	494c      	ldr	r1, [pc, #304]	; (8000830 <button_reading+0x150>)
 80006fe:	5c89      	ldrb	r1, [r1, r2]
 8000700:	4a49      	ldr	r2, [pc, #292]	; (8000828 <button_reading+0x148>)
 8000702:	54d1      	strb	r1, [r2, r3]
		switch (i)
 8000704:	79fb      	ldrb	r3, [r7, #7]
 8000706:	2b03      	cmp	r3, #3
 8000708:	d832      	bhi.n	8000770 <button_reading+0x90>
 800070a:	a201      	add	r2, pc, #4	; (adr r2, 8000710 <button_reading+0x30>)
 800070c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000710:	08000721 	.word	0x08000721
 8000714:	08000735 	.word	0x08000735
 8000718:	08000749 	.word	0x08000749
 800071c:	0800075d 	.word	0x0800075d
		{
			case 0:
				debounceButtonBuffer2[i] = HAL_GPIO_ReadPin(button_1_GPIO_Port, button_1_Pin);
 8000720:	79fc      	ldrb	r4, [r7, #7]
 8000722:	2102      	movs	r1, #2
 8000724:	4843      	ldr	r0, [pc, #268]	; (8000834 <button_reading+0x154>)
 8000726:	f000 ff8d 	bl	8001644 <HAL_GPIO_ReadPin>
 800072a:	4603      	mov	r3, r0
 800072c:	461a      	mov	r2, r3
 800072e:	4b40      	ldr	r3, [pc, #256]	; (8000830 <button_reading+0x150>)
 8000730:	551a      	strb	r2, [r3, r4]
				break;
 8000732:	e022      	b.n	800077a <button_reading+0x9a>
			case 1:
				debounceButtonBuffer2[i] = HAL_GPIO_ReadPin(button_2_GPIO_Port, button_2_Pin);
 8000734:	79fc      	ldrb	r4, [r7, #7]
 8000736:	2120      	movs	r1, #32
 8000738:	483e      	ldr	r0, [pc, #248]	; (8000834 <button_reading+0x154>)
 800073a:	f000 ff83 	bl	8001644 <HAL_GPIO_ReadPin>
 800073e:	4603      	mov	r3, r0
 8000740:	461a      	mov	r2, r3
 8000742:	4b3b      	ldr	r3, [pc, #236]	; (8000830 <button_reading+0x150>)
 8000744:	551a      	strb	r2, [r3, r4]
				break;
 8000746:	e018      	b.n	800077a <button_reading+0x9a>
			case 2:
				debounceButtonBuffer2[i] = HAL_GPIO_ReadPin(button_3_GPIO_Port, button_3_Pin);
 8000748:	79fc      	ldrb	r4, [r7, #7]
 800074a:	2101      	movs	r1, #1
 800074c:	483a      	ldr	r0, [pc, #232]	; (8000838 <button_reading+0x158>)
 800074e:	f000 ff79 	bl	8001644 <HAL_GPIO_ReadPin>
 8000752:	4603      	mov	r3, r0
 8000754:	461a      	mov	r2, r3
 8000756:	4b36      	ldr	r3, [pc, #216]	; (8000830 <button_reading+0x150>)
 8000758:	551a      	strb	r2, [r3, r4]
				break;
 800075a:	e00e      	b.n	800077a <button_reading+0x9a>
			case 3:
				debounceButtonBuffer2[i] = HAL_GPIO_ReadPin(button_p_GPIO_Port, button_p_Pin);
 800075c:	79fc      	ldrb	r4, [r7, #7]
 800075e:	2102      	movs	r1, #2
 8000760:	4835      	ldr	r0, [pc, #212]	; (8000838 <button_reading+0x158>)
 8000762:	f000 ff6f 	bl	8001644 <HAL_GPIO_ReadPin>
 8000766:	4603      	mov	r3, r0
 8000768:	461a      	mov	r2, r3
 800076a:	4b31      	ldr	r3, [pc, #196]	; (8000830 <button_reading+0x150>)
 800076c:	551a      	strb	r2, [r3, r4]
				break;
 800076e:	e004      	b.n	800077a <button_reading+0x9a>
			default:
				debounceButtonBuffer2[i] = BUTTON_IS_RELEASED;
 8000770:	79fb      	ldrb	r3, [r7, #7]
 8000772:	4a2f      	ldr	r2, [pc, #188]	; (8000830 <button_reading+0x150>)
 8000774:	2101      	movs	r1, #1
 8000776:	54d1      	strb	r1, [r2, r3]
				break;
 8000778:	bf00      	nop
		}
		if((debounceButtonBuffer0[i] == debounceButtonBuffer1[i]) && (debounceButtonBuffer1[i] == debounceButtonBuffer2[i]))
 800077a:	79fb      	ldrb	r3, [r7, #7]
 800077c:	4a2b      	ldr	r2, [pc, #172]	; (800082c <button_reading+0x14c>)
 800077e:	5cd2      	ldrb	r2, [r2, r3]
 8000780:	79fb      	ldrb	r3, [r7, #7]
 8000782:	4929      	ldr	r1, [pc, #164]	; (8000828 <button_reading+0x148>)
 8000784:	5ccb      	ldrb	r3, [r1, r3]
 8000786:	429a      	cmp	r2, r3
 8000788:	d141      	bne.n	800080e <button_reading+0x12e>
 800078a:	79fb      	ldrb	r3, [r7, #7]
 800078c:	4a26      	ldr	r2, [pc, #152]	; (8000828 <button_reading+0x148>)
 800078e:	5cd2      	ldrb	r2, [r2, r3]
 8000790:	79fb      	ldrb	r3, [r7, #7]
 8000792:	4927      	ldr	r1, [pc, #156]	; (8000830 <button_reading+0x150>)
 8000794:	5ccb      	ldrb	r3, [r1, r3]
 8000796:	429a      	cmp	r2, r3
 8000798:	d139      	bne.n	800080e <button_reading+0x12e>
		{
			if(buttonBuffer[i] != debounceButtonBuffer2[i])
 800079a:	79fb      	ldrb	r3, [r7, #7]
 800079c:	4a27      	ldr	r2, [pc, #156]	; (800083c <button_reading+0x15c>)
 800079e:	5cd2      	ldrb	r2, [r2, r3]
 80007a0:	79fb      	ldrb	r3, [r7, #7]
 80007a2:	4923      	ldr	r1, [pc, #140]	; (8000830 <button_reading+0x150>)
 80007a4:	5ccb      	ldrb	r3, [r1, r3]
 80007a6:	429a      	cmp	r2, r3
 80007a8:	d014      	beq.n	80007d4 <button_reading+0xf4>
			{
				buttonBuffer[i] = debounceButtonBuffer2[i];
 80007aa:	79fa      	ldrb	r2, [r7, #7]
 80007ac:	79fb      	ldrb	r3, [r7, #7]
 80007ae:	4920      	ldr	r1, [pc, #128]	; (8000830 <button_reading+0x150>)
 80007b0:	5c89      	ldrb	r1, [r1, r2]
 80007b2:	4a22      	ldr	r2, [pc, #136]	; (800083c <button_reading+0x15c>)
 80007b4:	54d1      	strb	r1, [r2, r3]
				if(buttonBuffer[i] == BUTTON_IS_PRESSED)
 80007b6:	79fb      	ldrb	r3, [r7, #7]
 80007b8:	4a20      	ldr	r2, [pc, #128]	; (800083c <button_reading+0x15c>)
 80007ba:	5cd3      	ldrb	r3, [r2, r3]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d126      	bne.n	800080e <button_reading+0x12e>
				{
					counterForButtonPress1s[i] = DURATION_FOR_AUTO_DECREASING;
 80007c0:	79fb      	ldrb	r3, [r7, #7]
 80007c2:	4a1f      	ldr	r2, [pc, #124]	; (8000840 <button_reading+0x160>)
 80007c4:	2164      	movs	r1, #100	; 0x64
 80007c6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					subkeyProcess(i);
 80007ca:	79fb      	ldrb	r3, [r7, #7]
 80007cc:	4618      	mov	r0, r3
 80007ce:	f7ff ff75 	bl	80006bc <subkeyProcess>
 80007d2:	e01c      	b.n	800080e <button_reading+0x12e>
				}
			}
			else
			{
				counterForButtonPress1s[i]--;
 80007d4:	79fb      	ldrb	r3, [r7, #7]
 80007d6:	4a1a      	ldr	r2, [pc, #104]	; (8000840 <button_reading+0x160>)
 80007d8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80007dc:	3a01      	subs	r2, #1
 80007de:	b291      	uxth	r1, r2
 80007e0:	4a17      	ldr	r2, [pc, #92]	; (8000840 <button_reading+0x160>)
 80007e2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(counterForButtonPress1s[i] == 0)
 80007e6:	79fb      	ldrb	r3, [r7, #7]
 80007e8:	4a15      	ldr	r2, [pc, #84]	; (8000840 <button_reading+0x160>)
 80007ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d10d      	bne.n	800080e <button_reading+0x12e>
				{
					if(buttonBuffer[i]== BUTTON_IS_PRESSED)
 80007f2:	79fb      	ldrb	r3, [r7, #7]
 80007f4:	4a11      	ldr	r2, [pc, #68]	; (800083c <button_reading+0x15c>)
 80007f6:	5cd3      	ldrb	r3, [r2, r3]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d108      	bne.n	800080e <button_reading+0x12e>
					{
						counterForButtonPress1s[i] = DURATION_FOR_AUTO_DECREASING;
 80007fc:	79fb      	ldrb	r3, [r7, #7]
 80007fe:	4a10      	ldr	r2, [pc, #64]	; (8000840 <button_reading+0x160>)
 8000800:	2164      	movs	r1, #100	; 0x64
 8000802:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						subkeyProcess(i);
 8000806:	79fb      	ldrb	r3, [r7, #7]
 8000808:	4618      	mov	r0, r3
 800080a:	f7ff ff57 	bl	80006bc <subkeyProcess>
	for(unsigned char i = 0; i < NO_OF_BUTTONS; i++)
 800080e:	79fb      	ldrb	r3, [r7, #7]
 8000810:	3301      	adds	r3, #1
 8000812:	71fb      	strb	r3, [r7, #7]
 8000814:	79fb      	ldrb	r3, [r7, #7]
 8000816:	2b03      	cmp	r3, #3
 8000818:	f67f af68 	bls.w	80006ec <button_reading+0xc>
					//buttonBuffer[i] = BUTTON_IS_RELEASED;
				}
			}
		}
	}
}
 800081c:	bf00      	nop
 800081e:	bf00      	nop
 8000820:	370c      	adds	r7, #12
 8000822:	46bd      	mov	sp, r7
 8000824:	bd90      	pop	{r4, r7, pc}
 8000826:	bf00      	nop
 8000828:	200000b4 	.word	0x200000b4
 800082c:	200000b0 	.word	0x200000b0
 8000830:	200000b8 	.word	0x200000b8
 8000834:	40010800 	.word	0x40010800
 8000838:	40010c00 	.word	0x40010c00
 800083c:	200000ac 	.word	0x200000ac
 8000840:	200000bc 	.word	0x200000bc

08000844 <Print_HELLO>:

UART_HandleTypeDef huart2;

/* USER CODE BEGIN PV */
void Print_HELLO()
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b088      	sub	sp, #32
 8000848:	af00      	add	r7, sp, #0
	char str[30];
	HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "HELLO\r"), 1000);
 800084a:	463b      	mov	r3, r7
 800084c:	4907      	ldr	r1, [pc, #28]	; (800086c <Print_HELLO+0x28>)
 800084e:	4618      	mov	r0, r3
 8000850:	f002 fc30 	bl	80030b4 <siprintf>
 8000854:	4603      	mov	r3, r0
 8000856:	b29a      	uxth	r2, r3
 8000858:	4639      	mov	r1, r7
 800085a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800085e:	4804      	ldr	r0, [pc, #16]	; (8000870 <Print_HELLO+0x2c>)
 8000860:	f001 ff6b 	bl	800273a <HAL_UART_Transmit>
}
 8000864:	bf00      	nop
 8000866:	3720      	adds	r7, #32
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	08003940 	.word	0x08003940
 8000870:	2000015c 	.word	0x2000015c

08000874 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000878:	f000 fb4a 	bl	8000f10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800087c:	f000 f816 	bl	80008ac <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  MX_GPIO_Init ();
 8000880:	f000 f8c6 	bl	8000a10 <MX_GPIO_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000884:	f000 f8c4 	bl	8000a10 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000888:	f000 f84c 	bl	8000924 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 800088c:	f000 f896 	bl	80009bc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
//  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
  HAL_TIM_Base_Start_IT (& htim2 ) ;
 8000890:	4805      	ldr	r0, [pc, #20]	; (80008a8 <main+0x34>)
 8000892:	f001 fb71 	bl	8001f78 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
//  HAL_GPIO_WritePin(GPIOB, ledpa_Pin|led1b_Pin|led2b_Pin|led2a_Pin, GPIO_PIN_RESET);
//  HAL_GPIO_WritePin(GPIOA, ledpb_Pin|led1a_Pin, GPIO_PIN_RESET);\char str[30];

  Print_HELLO();
 8000896:	f7ff ffd5 	bl	8000844 <Print_HELLO>
  while (1)
  {
		 fsm_automatic_run1();
 800089a:	f7ff fcc3 	bl	8000224 <fsm_automatic_run1>
		 fsm_automatic_run2();
 800089e:	f7ff fd41 	bl	8000324 <fsm_automatic_run2>
		 fsm_automatic_run3();
 80008a2:	f7ff fdbf 	bl	8000424 <fsm_automatic_run3>
		 fsm_automatic_run1();
 80008a6:	e7f8      	b.n	800089a <main+0x26>
 80008a8:	20000114 	.word	0x20000114

080008ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b090      	sub	sp, #64	; 0x40
 80008b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008b2:	f107 0318 	add.w	r3, r7, #24
 80008b6:	2228      	movs	r2, #40	; 0x28
 80008b8:	2100      	movs	r1, #0
 80008ba:	4618      	mov	r0, r3
 80008bc:	f002 fbf2 	bl	80030a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008c0:	1d3b      	adds	r3, r7, #4
 80008c2:	2200      	movs	r2, #0
 80008c4:	601a      	str	r2, [r3, #0]
 80008c6:	605a      	str	r2, [r3, #4]
 80008c8:	609a      	str	r2, [r3, #8]
 80008ca:	60da      	str	r2, [r3, #12]
 80008cc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008ce:	2302      	movs	r3, #2
 80008d0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008d2:	2301      	movs	r3, #1
 80008d4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008d6:	2310      	movs	r3, #16
 80008d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008da:	2300      	movs	r3, #0
 80008dc:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008de:	f107 0318 	add.w	r3, r7, #24
 80008e2:	4618      	mov	r0, r3
 80008e4:	f000 fede 	bl	80016a4 <HAL_RCC_OscConfig>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80008ee:	f000 f920 	bl	8000b32 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008f2:	230f      	movs	r3, #15
 80008f4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008f6:	2300      	movs	r3, #0
 80008f8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008fa:	2300      	movs	r3, #0
 80008fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008fe:	2300      	movs	r3, #0
 8000900:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000902:	2300      	movs	r3, #0
 8000904:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000906:	1d3b      	adds	r3, r7, #4
 8000908:	2100      	movs	r1, #0
 800090a:	4618      	mov	r0, r3
 800090c:	f001 f94a 	bl	8001ba4 <HAL_RCC_ClockConfig>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000916:	f000 f90c 	bl	8000b32 <Error_Handler>
  }
}
 800091a:	bf00      	nop
 800091c:	3740      	adds	r7, #64	; 0x40
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
	...

08000924 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b086      	sub	sp, #24
 8000928:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800092a:	f107 0308 	add.w	r3, r7, #8
 800092e:	2200      	movs	r2, #0
 8000930:	601a      	str	r2, [r3, #0]
 8000932:	605a      	str	r2, [r3, #4]
 8000934:	609a      	str	r2, [r3, #8]
 8000936:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000938:	463b      	mov	r3, r7
 800093a:	2200      	movs	r2, #0
 800093c:	601a      	str	r2, [r3, #0]
 800093e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000940:	4b1d      	ldr	r3, [pc, #116]	; (80009b8 <MX_TIM2_Init+0x94>)
 8000942:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000946:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000948:	4b1b      	ldr	r3, [pc, #108]	; (80009b8 <MX_TIM2_Init+0x94>)
 800094a:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800094e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000950:	4b19      	ldr	r3, [pc, #100]	; (80009b8 <MX_TIM2_Init+0x94>)
 8000952:	2200      	movs	r2, #0
 8000954:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000956:	4b18      	ldr	r3, [pc, #96]	; (80009b8 <MX_TIM2_Init+0x94>)
 8000958:	2209      	movs	r2, #9
 800095a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800095c:	4b16      	ldr	r3, [pc, #88]	; (80009b8 <MX_TIM2_Init+0x94>)
 800095e:	2200      	movs	r2, #0
 8000960:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000962:	4b15      	ldr	r3, [pc, #84]	; (80009b8 <MX_TIM2_Init+0x94>)
 8000964:	2200      	movs	r2, #0
 8000966:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000968:	4813      	ldr	r0, [pc, #76]	; (80009b8 <MX_TIM2_Init+0x94>)
 800096a:	f001 fab5 	bl	8001ed8 <HAL_TIM_Base_Init>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000974:	f000 f8dd 	bl	8000b32 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000978:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800097c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800097e:	f107 0308 	add.w	r3, r7, #8
 8000982:	4619      	mov	r1, r3
 8000984:	480c      	ldr	r0, [pc, #48]	; (80009b8 <MX_TIM2_Init+0x94>)
 8000986:	f001 fc4b 	bl	8002220 <HAL_TIM_ConfigClockSource>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000990:	f000 f8cf 	bl	8000b32 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000994:	2300      	movs	r3, #0
 8000996:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000998:	2300      	movs	r3, #0
 800099a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800099c:	463b      	mov	r3, r7
 800099e:	4619      	mov	r1, r3
 80009a0:	4805      	ldr	r0, [pc, #20]	; (80009b8 <MX_TIM2_Init+0x94>)
 80009a2:	f001 fe13 	bl	80025cc <HAL_TIMEx_MasterConfigSynchronization>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80009ac:	f000 f8c1 	bl	8000b32 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80009b0:	bf00      	nop
 80009b2:	3718      	adds	r7, #24
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	20000114 	.word	0x20000114

080009bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009c0:	4b11      	ldr	r3, [pc, #68]	; (8000a08 <MX_USART2_UART_Init+0x4c>)
 80009c2:	4a12      	ldr	r2, [pc, #72]	; (8000a0c <MX_USART2_UART_Init+0x50>)
 80009c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80009c6:	4b10      	ldr	r3, [pc, #64]	; (8000a08 <MX_USART2_UART_Init+0x4c>)
 80009c8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80009cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009ce:	4b0e      	ldr	r3, [pc, #56]	; (8000a08 <MX_USART2_UART_Init+0x4c>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009d4:	4b0c      	ldr	r3, [pc, #48]	; (8000a08 <MX_USART2_UART_Init+0x4c>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009da:	4b0b      	ldr	r3, [pc, #44]	; (8000a08 <MX_USART2_UART_Init+0x4c>)
 80009dc:	2200      	movs	r2, #0
 80009de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009e0:	4b09      	ldr	r3, [pc, #36]	; (8000a08 <MX_USART2_UART_Init+0x4c>)
 80009e2:	220c      	movs	r2, #12
 80009e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009e6:	4b08      	ldr	r3, [pc, #32]	; (8000a08 <MX_USART2_UART_Init+0x4c>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009ec:	4b06      	ldr	r3, [pc, #24]	; (8000a08 <MX_USART2_UART_Init+0x4c>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009f2:	4805      	ldr	r0, [pc, #20]	; (8000a08 <MX_USART2_UART_Init+0x4c>)
 80009f4:	f001 fe54 	bl	80026a0 <HAL_UART_Init>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80009fe:	f000 f898 	bl	8000b32 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a02:	bf00      	nop
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	2000015c 	.word	0x2000015c
 8000a0c:	40004400 	.word	0x40004400

08000a10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b086      	sub	sp, #24
 8000a14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a16:	f107 0308 	add.w	r3, r7, #8
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	601a      	str	r2, [r3, #0]
 8000a1e:	605a      	str	r2, [r3, #4]
 8000a20:	609a      	str	r2, [r3, #8]
 8000a22:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a24:	4b34      	ldr	r3, [pc, #208]	; (8000af8 <MX_GPIO_Init+0xe8>)
 8000a26:	699b      	ldr	r3, [r3, #24]
 8000a28:	4a33      	ldr	r2, [pc, #204]	; (8000af8 <MX_GPIO_Init+0xe8>)
 8000a2a:	f043 0304 	orr.w	r3, r3, #4
 8000a2e:	6193      	str	r3, [r2, #24]
 8000a30:	4b31      	ldr	r3, [pc, #196]	; (8000af8 <MX_GPIO_Init+0xe8>)
 8000a32:	699b      	ldr	r3, [r3, #24]
 8000a34:	f003 0304 	and.w	r3, r3, #4
 8000a38:	607b      	str	r3, [r7, #4]
 8000a3a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a3c:	4b2e      	ldr	r3, [pc, #184]	; (8000af8 <MX_GPIO_Init+0xe8>)
 8000a3e:	699b      	ldr	r3, [r3, #24]
 8000a40:	4a2d      	ldr	r2, [pc, #180]	; (8000af8 <MX_GPIO_Init+0xe8>)
 8000a42:	f043 0308 	orr.w	r3, r3, #8
 8000a46:	6193      	str	r3, [r2, #24]
 8000a48:	4b2b      	ldr	r3, [pc, #172]	; (8000af8 <MX_GPIO_Init+0xe8>)
 8000a4a:	699b      	ldr	r3, [r3, #24]
 8000a4c:	f003 0308 	and.w	r3, r3, #8
 8000a50:	603b      	str	r3, [r7, #0]
 8000a52:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ledpa_Pin|led1b_Pin|led2b_Pin|led2a_Pin, GPIO_PIN_RESET);
 8000a54:	2200      	movs	r2, #0
 8000a56:	f44f 6187 	mov.w	r1, #1080	; 0x438
 8000a5a:	4828      	ldr	r0, [pc, #160]	; (8000afc <MX_GPIO_Init+0xec>)
 8000a5c:	f000 fe09 	bl	8001672 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ledpb_Pin|led1a_Pin, GPIO_PIN_RESET);
 8000a60:	2200      	movs	r2, #0
 8000a62:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 8000a66:	4826      	ldr	r0, [pc, #152]	; (8000b00 <MX_GPIO_Init+0xf0>)
 8000a68:	f000 fe03 	bl	8001672 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a70:	2300      	movs	r3, #0
 8000a72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a74:	2300      	movs	r3, #0
 8000a76:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a78:	f107 0308 	add.w	r3, r7, #8
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	4820      	ldr	r0, [pc, #128]	; (8000b00 <MX_GPIO_Init+0xf0>)
 8000a80:	f000 fc66 	bl	8001350 <HAL_GPIO_Init>

  /*Configure GPIO pins : button_1_Pin button_2_Pin */
  GPIO_InitStruct.Pin = button_1_Pin|button_2_Pin;
 8000a84:	2322      	movs	r3, #34	; 0x22
 8000a86:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a90:	f107 0308 	add.w	r3, r7, #8
 8000a94:	4619      	mov	r1, r3
 8000a96:	481a      	ldr	r0, [pc, #104]	; (8000b00 <MX_GPIO_Init+0xf0>)
 8000a98:	f000 fc5a 	bl	8001350 <HAL_GPIO_Init>

  /*Configure GPIO pins : button_3_Pin button_p_Pin */
  GPIO_InitStruct.Pin = button_3_Pin|button_p_Pin;
 8000a9c:	2303      	movs	r3, #3
 8000a9e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aa8:	f107 0308 	add.w	r3, r7, #8
 8000aac:	4619      	mov	r1, r3
 8000aae:	4813      	ldr	r0, [pc, #76]	; (8000afc <MX_GPIO_Init+0xec>)
 8000ab0:	f000 fc4e 	bl	8001350 <HAL_GPIO_Init>

  /*Configure GPIO pins : ledpa_Pin led1b_Pin led2b_Pin led2a_Pin */
  GPIO_InitStruct.Pin = ledpa_Pin|led1b_Pin|led2b_Pin|led2a_Pin;
 8000ab4:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8000ab8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aba:	2301      	movs	r3, #1
 8000abc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abe:	2300      	movs	r3, #0
 8000ac0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac2:	2302      	movs	r3, #2
 8000ac4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ac6:	f107 0308 	add.w	r3, r7, #8
 8000aca:	4619      	mov	r1, r3
 8000acc:	480b      	ldr	r0, [pc, #44]	; (8000afc <MX_GPIO_Init+0xec>)
 8000ace:	f000 fc3f 	bl	8001350 <HAL_GPIO_Init>

  /*Configure GPIO pins : ledpb_Pin led1a_Pin */
  GPIO_InitStruct.Pin = ledpb_Pin|led1a_Pin;
 8000ad2:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8000ad6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad8:	2301      	movs	r3, #1
 8000ada:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000adc:	2300      	movs	r3, #0
 8000ade:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae0:	2302      	movs	r3, #2
 8000ae2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae4:	f107 0308 	add.w	r3, r7, #8
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4805      	ldr	r0, [pc, #20]	; (8000b00 <MX_GPIO_Init+0xf0>)
 8000aec:	f000 fc30 	bl	8001350 <HAL_GPIO_Init>

}
 8000af0:	bf00      	nop
 8000af2:	3718      	adds	r7, #24
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	40021000 	.word	0x40021000
 8000afc:	40010c00 	.word	0x40010c00
 8000b00:	40010800 	.word	0x40010800

08000b04 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim ){
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
	if( htim -> Instance == TIM2 ){
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b14:	d109      	bne.n	8000b2a <HAL_TIM_PeriodElapsedCallback+0x26>
			timerRun0();
 8000b16:	f000 f96d 	bl	8000df4 <timerRun0>
			timerRun1();
 8000b1a:	f000 f985 	bl	8000e28 <timerRun1>
			timerRun2();
 8000b1e:	f000 f99d 	bl	8000e5c <timerRun2>
			timerRun3();
 8000b22:	f000 f9b5 	bl	8000e90 <timerRun3>
			button_reading();
 8000b26:	f7ff fddb 	bl	80006e0 <button_reading>



	//		button_reading () ;
		}
}
 8000b2a:	bf00      	nop
 8000b2c:	3708      	adds	r7, #8
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}

08000b32 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b32:	b480      	push	{r7}
 8000b34:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b36:	b672      	cpsid	i
}
 8000b38:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b3a:	e7fe      	b.n	8000b3a <Error_Handler+0x8>

08000b3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b085      	sub	sp, #20
 8000b40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000b42:	4b15      	ldr	r3, [pc, #84]	; (8000b98 <HAL_MspInit+0x5c>)
 8000b44:	699b      	ldr	r3, [r3, #24]
 8000b46:	4a14      	ldr	r2, [pc, #80]	; (8000b98 <HAL_MspInit+0x5c>)
 8000b48:	f043 0301 	orr.w	r3, r3, #1
 8000b4c:	6193      	str	r3, [r2, #24]
 8000b4e:	4b12      	ldr	r3, [pc, #72]	; (8000b98 <HAL_MspInit+0x5c>)
 8000b50:	699b      	ldr	r3, [r3, #24]
 8000b52:	f003 0301 	and.w	r3, r3, #1
 8000b56:	60bb      	str	r3, [r7, #8]
 8000b58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b5a:	4b0f      	ldr	r3, [pc, #60]	; (8000b98 <HAL_MspInit+0x5c>)
 8000b5c:	69db      	ldr	r3, [r3, #28]
 8000b5e:	4a0e      	ldr	r2, [pc, #56]	; (8000b98 <HAL_MspInit+0x5c>)
 8000b60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b64:	61d3      	str	r3, [r2, #28]
 8000b66:	4b0c      	ldr	r3, [pc, #48]	; (8000b98 <HAL_MspInit+0x5c>)
 8000b68:	69db      	ldr	r3, [r3, #28]
 8000b6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b6e:	607b      	str	r3, [r7, #4]
 8000b70:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000b72:	4b0a      	ldr	r3, [pc, #40]	; (8000b9c <HAL_MspInit+0x60>)
 8000b74:	685b      	ldr	r3, [r3, #4]
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000b7e:	60fb      	str	r3, [r7, #12]
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000b86:	60fb      	str	r3, [r7, #12]
 8000b88:	4a04      	ldr	r2, [pc, #16]	; (8000b9c <HAL_MspInit+0x60>)
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b8e:	bf00      	nop
 8000b90:	3714      	adds	r7, #20
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bc80      	pop	{r7}
 8000b96:	4770      	bx	lr
 8000b98:	40021000 	.word	0x40021000
 8000b9c:	40010000 	.word	0x40010000

08000ba0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b084      	sub	sp, #16
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000bb0:	d113      	bne.n	8000bda <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000bb2:	4b0c      	ldr	r3, [pc, #48]	; (8000be4 <HAL_TIM_Base_MspInit+0x44>)
 8000bb4:	69db      	ldr	r3, [r3, #28]
 8000bb6:	4a0b      	ldr	r2, [pc, #44]	; (8000be4 <HAL_TIM_Base_MspInit+0x44>)
 8000bb8:	f043 0301 	orr.w	r3, r3, #1
 8000bbc:	61d3      	str	r3, [r2, #28]
 8000bbe:	4b09      	ldr	r3, [pc, #36]	; (8000be4 <HAL_TIM_Base_MspInit+0x44>)
 8000bc0:	69db      	ldr	r3, [r3, #28]
 8000bc2:	f003 0301 	and.w	r3, r3, #1
 8000bc6:	60fb      	str	r3, [r7, #12]
 8000bc8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000bca:	2200      	movs	r2, #0
 8000bcc:	2100      	movs	r1, #0
 8000bce:	201c      	movs	r0, #28
 8000bd0:	f000 fad7 	bl	8001182 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000bd4:	201c      	movs	r0, #28
 8000bd6:	f000 faf0 	bl	80011ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000bda:	bf00      	nop
 8000bdc:	3710      	adds	r7, #16
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	40021000 	.word	0x40021000

08000be8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b088      	sub	sp, #32
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf0:	f107 0310 	add.w	r3, r7, #16
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	601a      	str	r2, [r3, #0]
 8000bf8:	605a      	str	r2, [r3, #4]
 8000bfa:	609a      	str	r2, [r3, #8]
 8000bfc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	4a1f      	ldr	r2, [pc, #124]	; (8000c80 <HAL_UART_MspInit+0x98>)
 8000c04:	4293      	cmp	r3, r2
 8000c06:	d137      	bne.n	8000c78 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c08:	4b1e      	ldr	r3, [pc, #120]	; (8000c84 <HAL_UART_MspInit+0x9c>)
 8000c0a:	69db      	ldr	r3, [r3, #28]
 8000c0c:	4a1d      	ldr	r2, [pc, #116]	; (8000c84 <HAL_UART_MspInit+0x9c>)
 8000c0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c12:	61d3      	str	r3, [r2, #28]
 8000c14:	4b1b      	ldr	r3, [pc, #108]	; (8000c84 <HAL_UART_MspInit+0x9c>)
 8000c16:	69db      	ldr	r3, [r3, #28]
 8000c18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c1c:	60fb      	str	r3, [r7, #12]
 8000c1e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c20:	4b18      	ldr	r3, [pc, #96]	; (8000c84 <HAL_UART_MspInit+0x9c>)
 8000c22:	699b      	ldr	r3, [r3, #24]
 8000c24:	4a17      	ldr	r2, [pc, #92]	; (8000c84 <HAL_UART_MspInit+0x9c>)
 8000c26:	f043 0304 	orr.w	r3, r3, #4
 8000c2a:	6193      	str	r3, [r2, #24]
 8000c2c:	4b15      	ldr	r3, [pc, #84]	; (8000c84 <HAL_UART_MspInit+0x9c>)
 8000c2e:	699b      	ldr	r3, [r3, #24]
 8000c30:	f003 0304 	and.w	r3, r3, #4
 8000c34:	60bb      	str	r3, [r7, #8]
 8000c36:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c38:	2304      	movs	r3, #4
 8000c3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c40:	2303      	movs	r3, #3
 8000c42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c44:	f107 0310 	add.w	r3, r7, #16
 8000c48:	4619      	mov	r1, r3
 8000c4a:	480f      	ldr	r0, [pc, #60]	; (8000c88 <HAL_UART_MspInit+0xa0>)
 8000c4c:	f000 fb80 	bl	8001350 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c50:	2308      	movs	r3, #8
 8000c52:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c54:	2300      	movs	r3, #0
 8000c56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c5c:	f107 0310 	add.w	r3, r7, #16
 8000c60:	4619      	mov	r1, r3
 8000c62:	4809      	ldr	r0, [pc, #36]	; (8000c88 <HAL_UART_MspInit+0xa0>)
 8000c64:	f000 fb74 	bl	8001350 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000c68:	2200      	movs	r2, #0
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	2026      	movs	r0, #38	; 0x26
 8000c6e:	f000 fa88 	bl	8001182 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000c72:	2026      	movs	r0, #38	; 0x26
 8000c74:	f000 faa1 	bl	80011ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000c78:	bf00      	nop
 8000c7a:	3720      	adds	r7, #32
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	40004400 	.word	0x40004400
 8000c84:	40021000 	.word	0x40021000
 8000c88:	40010800 	.word	0x40010800

08000c8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c90:	e7fe      	b.n	8000c90 <NMI_Handler+0x4>

08000c92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c92:	b480      	push	{r7}
 8000c94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c96:	e7fe      	b.n	8000c96 <HardFault_Handler+0x4>

08000c98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c9c:	e7fe      	b.n	8000c9c <MemManage_Handler+0x4>

08000c9e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c9e:	b480      	push	{r7}
 8000ca0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ca2:	e7fe      	b.n	8000ca2 <BusFault_Handler+0x4>

08000ca4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ca8:	e7fe      	b.n	8000ca8 <UsageFault_Handler+0x4>

08000caa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000caa:	b480      	push	{r7}
 8000cac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cae:	bf00      	nop
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bc80      	pop	{r7}
 8000cb4:	4770      	bx	lr

08000cb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cb6:	b480      	push	{r7}
 8000cb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cba:	bf00      	nop
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bc80      	pop	{r7}
 8000cc0:	4770      	bx	lr

08000cc2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cc2:	b480      	push	{r7}
 8000cc4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cc6:	bf00      	nop
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bc80      	pop	{r7}
 8000ccc:	4770      	bx	lr

08000cce <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cd2:	f000 f963 	bl	8000f9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cd6:	bf00      	nop
 8000cd8:	bd80      	pop	{r7, pc}
	...

08000cdc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000ce0:	4802      	ldr	r0, [pc, #8]	; (8000cec <TIM2_IRQHandler+0x10>)
 8000ce2:	f001 f995 	bl	8002010 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000ce6:	bf00      	nop
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	20000114 	.word	0x20000114

08000cf0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000cf4:	4802      	ldr	r0, [pc, #8]	; (8000d00 <USART2_IRQHandler+0x10>)
 8000cf6:	f001 fdb3 	bl	8002860 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	2000015c 	.word	0x2000015c

08000d04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b086      	sub	sp, #24
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d0c:	4a14      	ldr	r2, [pc, #80]	; (8000d60 <_sbrk+0x5c>)
 8000d0e:	4b15      	ldr	r3, [pc, #84]	; (8000d64 <_sbrk+0x60>)
 8000d10:	1ad3      	subs	r3, r2, r3
 8000d12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d18:	4b13      	ldr	r3, [pc, #76]	; (8000d68 <_sbrk+0x64>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d102      	bne.n	8000d26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d20:	4b11      	ldr	r3, [pc, #68]	; (8000d68 <_sbrk+0x64>)
 8000d22:	4a12      	ldr	r2, [pc, #72]	; (8000d6c <_sbrk+0x68>)
 8000d24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d26:	4b10      	ldr	r3, [pc, #64]	; (8000d68 <_sbrk+0x64>)
 8000d28:	681a      	ldr	r2, [r3, #0]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	4413      	add	r3, r2
 8000d2e:	693a      	ldr	r2, [r7, #16]
 8000d30:	429a      	cmp	r2, r3
 8000d32:	d207      	bcs.n	8000d44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d34:	f002 f98c 	bl	8003050 <__errno>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	220c      	movs	r2, #12
 8000d3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d42:	e009      	b.n	8000d58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d44:	4b08      	ldr	r3, [pc, #32]	; (8000d68 <_sbrk+0x64>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d4a:	4b07      	ldr	r3, [pc, #28]	; (8000d68 <_sbrk+0x64>)
 8000d4c:	681a      	ldr	r2, [r3, #0]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	4413      	add	r3, r2
 8000d52:	4a05      	ldr	r2, [pc, #20]	; (8000d68 <_sbrk+0x64>)
 8000d54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d56:	68fb      	ldr	r3, [r7, #12]
}
 8000d58:	4618      	mov	r0, r3
 8000d5a:	3718      	adds	r7, #24
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	20002800 	.word	0x20002800
 8000d64:	00000400 	.word	0x00000400
 8000d68:	200000c4 	.word	0x200000c4
 8000d6c:	200001b8 	.word	0x200001b8

08000d70 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr

08000d7c <setTimer0>:

int timer3_flag = 0;
int timer3_counter = 0;


void setTimer0(int duration){
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
	timer0_counter = duration;
 8000d84:	4a05      	ldr	r2, [pc, #20]	; (8000d9c <setTimer0+0x20>)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 8000d8a:	4b05      	ldr	r3, [pc, #20]	; (8000da0 <setTimer0+0x24>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]
};
 8000d90:	bf00      	nop
 8000d92:	370c      	adds	r7, #12
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bc80      	pop	{r7}
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	200000cc 	.word	0x200000cc
 8000da0:	200000c8 	.word	0x200000c8

08000da4 <setTimer1>:
void setTimer1(int duration){
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
	timer1_counter = duration;
 8000dac:	4a05      	ldr	r2, [pc, #20]	; (8000dc4 <setTimer1+0x20>)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8000db2:	4b05      	ldr	r3, [pc, #20]	; (8000dc8 <setTimer1+0x24>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]
};
 8000db8:	bf00      	nop
 8000dba:	370c      	adds	r7, #12
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bc80      	pop	{r7}
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	200000d4 	.word	0x200000d4
 8000dc8:	200000d0 	.word	0x200000d0

08000dcc <setTimer2>:
void setTimer2(int duration){
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
	timer2_counter = duration;
 8000dd4:	4a05      	ldr	r2, [pc, #20]	; (8000dec <setTimer2+0x20>)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8000dda:	4b05      	ldr	r3, [pc, #20]	; (8000df0 <setTimer2+0x24>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
}
 8000de0:	bf00      	nop
 8000de2:	370c      	adds	r7, #12
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bc80      	pop	{r7}
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	200000dc 	.word	0x200000dc
 8000df0:	200000d8 	.word	0x200000d8

08000df4 <timerRun0>:





void timerRun0(){
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
	if(timer0_counter > 0 )
 8000df8:	4b09      	ldr	r3, [pc, #36]	; (8000e20 <timerRun0+0x2c>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	dd0b      	ble.n	8000e18 <timerRun0+0x24>
	{
		timer0_counter --;
 8000e00:	4b07      	ldr	r3, [pc, #28]	; (8000e20 <timerRun0+0x2c>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	3b01      	subs	r3, #1
 8000e06:	4a06      	ldr	r2, [pc, #24]	; (8000e20 <timerRun0+0x2c>)
 8000e08:	6013      	str	r3, [r2, #0]
		if(timer0_counter <=0){
 8000e0a:	4b05      	ldr	r3, [pc, #20]	; (8000e20 <timerRun0+0x2c>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	dc02      	bgt.n	8000e18 <timerRun0+0x24>
			timer0_flag=1;
 8000e12:	4b04      	ldr	r3, [pc, #16]	; (8000e24 <timerRun0+0x30>)
 8000e14:	2201      	movs	r2, #1
 8000e16:	601a      	str	r2, [r3, #0]
		}
	}
};
 8000e18:	bf00      	nop
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	bc80      	pop	{r7}
 8000e1e:	4770      	bx	lr
 8000e20:	200000cc 	.word	0x200000cc
 8000e24:	200000c8 	.word	0x200000c8

08000e28 <timerRun1>:
void timerRun1(){
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
	if(timer1_counter > 0 )
 8000e2c:	4b09      	ldr	r3, [pc, #36]	; (8000e54 <timerRun1+0x2c>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	dd0b      	ble.n	8000e4c <timerRun1+0x24>
	{
		timer1_counter --;
 8000e34:	4b07      	ldr	r3, [pc, #28]	; (8000e54 <timerRun1+0x2c>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	3b01      	subs	r3, #1
 8000e3a:	4a06      	ldr	r2, [pc, #24]	; (8000e54 <timerRun1+0x2c>)
 8000e3c:	6013      	str	r3, [r2, #0]
		if(timer1_counter <=0){
 8000e3e:	4b05      	ldr	r3, [pc, #20]	; (8000e54 <timerRun1+0x2c>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	dc02      	bgt.n	8000e4c <timerRun1+0x24>
			timer1_flag=1;
 8000e46:	4b04      	ldr	r3, [pc, #16]	; (8000e58 <timerRun1+0x30>)
 8000e48:	2201      	movs	r2, #1
 8000e4a:	601a      	str	r2, [r3, #0]
		}
	}
};
 8000e4c:	bf00      	nop
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr
 8000e54:	200000d4 	.word	0x200000d4
 8000e58:	200000d0 	.word	0x200000d0

08000e5c <timerRun2>:
void timerRun2(){
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
	if(timer2_counter > 0 )
 8000e60:	4b09      	ldr	r3, [pc, #36]	; (8000e88 <timerRun2+0x2c>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	dd0b      	ble.n	8000e80 <timerRun2+0x24>
	{
		timer2_counter --;
 8000e68:	4b07      	ldr	r3, [pc, #28]	; (8000e88 <timerRun2+0x2c>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	3b01      	subs	r3, #1
 8000e6e:	4a06      	ldr	r2, [pc, #24]	; (8000e88 <timerRun2+0x2c>)
 8000e70:	6013      	str	r3, [r2, #0]
		if(timer2_counter <=0){
 8000e72:	4b05      	ldr	r3, [pc, #20]	; (8000e88 <timerRun2+0x2c>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	dc02      	bgt.n	8000e80 <timerRun2+0x24>
			timer2_flag=1;
 8000e7a:	4b04      	ldr	r3, [pc, #16]	; (8000e8c <timerRun2+0x30>)
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	601a      	str	r2, [r3, #0]
		}
	}
};
 8000e80:	bf00      	nop
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bc80      	pop	{r7}
 8000e86:	4770      	bx	lr
 8000e88:	200000dc 	.word	0x200000dc
 8000e8c:	200000d8 	.word	0x200000d8

08000e90 <timerRun3>:

void timerRun3(){
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
	if(timer3_counter > 0 )
 8000e94:	4b09      	ldr	r3, [pc, #36]	; (8000ebc <timerRun3+0x2c>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	dd0b      	ble.n	8000eb4 <timerRun3+0x24>
	{
		timer3_counter --;
 8000e9c:	4b07      	ldr	r3, [pc, #28]	; (8000ebc <timerRun3+0x2c>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	3b01      	subs	r3, #1
 8000ea2:	4a06      	ldr	r2, [pc, #24]	; (8000ebc <timerRun3+0x2c>)
 8000ea4:	6013      	str	r3, [r2, #0]
		if(timer3_counter <=0){
 8000ea6:	4b05      	ldr	r3, [pc, #20]	; (8000ebc <timerRun3+0x2c>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	dc02      	bgt.n	8000eb4 <timerRun3+0x24>
			timer3_flag=1;
 8000eae:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <timerRun3+0x30>)
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	601a      	str	r2, [r3, #0]
		}
	}
};
 8000eb4:	bf00      	nop
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bc80      	pop	{r7}
 8000eba:	4770      	bx	lr
 8000ebc:	200000e4 	.word	0x200000e4
 8000ec0:	200000e0 	.word	0x200000e0

08000ec4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ec4:	480c      	ldr	r0, [pc, #48]	; (8000ef8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ec6:	490d      	ldr	r1, [pc, #52]	; (8000efc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ec8:	4a0d      	ldr	r2, [pc, #52]	; (8000f00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000eca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ecc:	e002      	b.n	8000ed4 <LoopCopyDataInit>

08000ece <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ece:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ed0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ed2:	3304      	adds	r3, #4

08000ed4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ed4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ed6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ed8:	d3f9      	bcc.n	8000ece <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eda:	4a0a      	ldr	r2, [pc, #40]	; (8000f04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000edc:	4c0a      	ldr	r4, [pc, #40]	; (8000f08 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ede:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ee0:	e001      	b.n	8000ee6 <LoopFillZerobss>

08000ee2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ee2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ee4:	3204      	adds	r2, #4

08000ee6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ee6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ee8:	d3fb      	bcc.n	8000ee2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000eea:	f7ff ff41 	bl	8000d70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000eee:	f002 f8b5 	bl	800305c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ef2:	f7ff fcbf 	bl	8000874 <main>
  bx lr
 8000ef6:	4770      	bx	lr
  ldr r0, =_sdata
 8000ef8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000efc:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8000f00:	080039ac 	.word	0x080039ac
  ldr r2, =_sbss
 8000f04:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8000f08:	200001b8 	.word	0x200001b8

08000f0c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f0c:	e7fe      	b.n	8000f0c <ADC1_2_IRQHandler>
	...

08000f10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f14:	4b08      	ldr	r3, [pc, #32]	; (8000f38 <HAL_Init+0x28>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4a07      	ldr	r2, [pc, #28]	; (8000f38 <HAL_Init+0x28>)
 8000f1a:	f043 0310 	orr.w	r3, r3, #16
 8000f1e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f20:	2003      	movs	r0, #3
 8000f22:	f000 f923 	bl	800116c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f26:	200f      	movs	r0, #15
 8000f28:	f000 f808 	bl	8000f3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f2c:	f7ff fe06 	bl	8000b3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f30:	2300      	movs	r3, #0
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	40022000 	.word	0x40022000

08000f3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f44:	4b12      	ldr	r3, [pc, #72]	; (8000f90 <HAL_InitTick+0x54>)
 8000f46:	681a      	ldr	r2, [r3, #0]
 8000f48:	4b12      	ldr	r3, [pc, #72]	; (8000f94 <HAL_InitTick+0x58>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f52:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f56:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f000 f93b 	bl	80011d6 <HAL_SYSTICK_Config>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f66:	2301      	movs	r3, #1
 8000f68:	e00e      	b.n	8000f88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2b0f      	cmp	r3, #15
 8000f6e:	d80a      	bhi.n	8000f86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f70:	2200      	movs	r2, #0
 8000f72:	6879      	ldr	r1, [r7, #4]
 8000f74:	f04f 30ff 	mov.w	r0, #4294967295
 8000f78:	f000 f903 	bl	8001182 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f7c:	4a06      	ldr	r2, [pc, #24]	; (8000f98 <HAL_InitTick+0x5c>)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f82:	2300      	movs	r3, #0
 8000f84:	e000      	b.n	8000f88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f86:	2301      	movs	r3, #1
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	20000020 	.word	0x20000020
 8000f94:	20000028 	.word	0x20000028
 8000f98:	20000024 	.word	0x20000024

08000f9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fa0:	4b05      	ldr	r3, [pc, #20]	; (8000fb8 <HAL_IncTick+0x1c>)
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	4b05      	ldr	r3, [pc, #20]	; (8000fbc <HAL_IncTick+0x20>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4413      	add	r3, r2
 8000fac:	4a03      	ldr	r2, [pc, #12]	; (8000fbc <HAL_IncTick+0x20>)
 8000fae:	6013      	str	r3, [r2, #0]
}
 8000fb0:	bf00      	nop
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bc80      	pop	{r7}
 8000fb6:	4770      	bx	lr
 8000fb8:	20000028 	.word	0x20000028
 8000fbc:	200001a4 	.word	0x200001a4

08000fc0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  return uwTick;
 8000fc4:	4b02      	ldr	r3, [pc, #8]	; (8000fd0 <HAL_GetTick+0x10>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bc80      	pop	{r7}
 8000fce:	4770      	bx	lr
 8000fd0:	200001a4 	.word	0x200001a4

08000fd4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b085      	sub	sp, #20
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	f003 0307 	and.w	r3, r3, #7
 8000fe2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fe4:	4b0c      	ldr	r3, [pc, #48]	; (8001018 <__NVIC_SetPriorityGrouping+0x44>)
 8000fe6:	68db      	ldr	r3, [r3, #12]
 8000fe8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fea:	68ba      	ldr	r2, [r7, #8]
 8000fec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ffc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001000:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001004:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001006:	4a04      	ldr	r2, [pc, #16]	; (8001018 <__NVIC_SetPriorityGrouping+0x44>)
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	60d3      	str	r3, [r2, #12]
}
 800100c:	bf00      	nop
 800100e:	3714      	adds	r7, #20
 8001010:	46bd      	mov	sp, r7
 8001012:	bc80      	pop	{r7}
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	e000ed00 	.word	0xe000ed00

0800101c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001020:	4b04      	ldr	r3, [pc, #16]	; (8001034 <__NVIC_GetPriorityGrouping+0x18>)
 8001022:	68db      	ldr	r3, [r3, #12]
 8001024:	0a1b      	lsrs	r3, r3, #8
 8001026:	f003 0307 	and.w	r3, r3, #7
}
 800102a:	4618      	mov	r0, r3
 800102c:	46bd      	mov	sp, r7
 800102e:	bc80      	pop	{r7}
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	e000ed00 	.word	0xe000ed00

08001038 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001038:	b480      	push	{r7}
 800103a:	b083      	sub	sp, #12
 800103c:	af00      	add	r7, sp, #0
 800103e:	4603      	mov	r3, r0
 8001040:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001046:	2b00      	cmp	r3, #0
 8001048:	db0b      	blt.n	8001062 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800104a:	79fb      	ldrb	r3, [r7, #7]
 800104c:	f003 021f 	and.w	r2, r3, #31
 8001050:	4906      	ldr	r1, [pc, #24]	; (800106c <__NVIC_EnableIRQ+0x34>)
 8001052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001056:	095b      	lsrs	r3, r3, #5
 8001058:	2001      	movs	r0, #1
 800105a:	fa00 f202 	lsl.w	r2, r0, r2
 800105e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001062:	bf00      	nop
 8001064:	370c      	adds	r7, #12
 8001066:	46bd      	mov	sp, r7
 8001068:	bc80      	pop	{r7}
 800106a:	4770      	bx	lr
 800106c:	e000e100 	.word	0xe000e100

08001070 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	6039      	str	r1, [r7, #0]
 800107a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800107c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001080:	2b00      	cmp	r3, #0
 8001082:	db0a      	blt.n	800109a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	b2da      	uxtb	r2, r3
 8001088:	490c      	ldr	r1, [pc, #48]	; (80010bc <__NVIC_SetPriority+0x4c>)
 800108a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800108e:	0112      	lsls	r2, r2, #4
 8001090:	b2d2      	uxtb	r2, r2
 8001092:	440b      	add	r3, r1
 8001094:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001098:	e00a      	b.n	80010b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	b2da      	uxtb	r2, r3
 800109e:	4908      	ldr	r1, [pc, #32]	; (80010c0 <__NVIC_SetPriority+0x50>)
 80010a0:	79fb      	ldrb	r3, [r7, #7]
 80010a2:	f003 030f 	and.w	r3, r3, #15
 80010a6:	3b04      	subs	r3, #4
 80010a8:	0112      	lsls	r2, r2, #4
 80010aa:	b2d2      	uxtb	r2, r2
 80010ac:	440b      	add	r3, r1
 80010ae:	761a      	strb	r2, [r3, #24]
}
 80010b0:	bf00      	nop
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bc80      	pop	{r7}
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	e000e100 	.word	0xe000e100
 80010c0:	e000ed00 	.word	0xe000ed00

080010c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b089      	sub	sp, #36	; 0x24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	60f8      	str	r0, [r7, #12]
 80010cc:	60b9      	str	r1, [r7, #8]
 80010ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	f003 0307 	and.w	r3, r3, #7
 80010d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010d8:	69fb      	ldr	r3, [r7, #28]
 80010da:	f1c3 0307 	rsb	r3, r3, #7
 80010de:	2b04      	cmp	r3, #4
 80010e0:	bf28      	it	cs
 80010e2:	2304      	movcs	r3, #4
 80010e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010e6:	69fb      	ldr	r3, [r7, #28]
 80010e8:	3304      	adds	r3, #4
 80010ea:	2b06      	cmp	r3, #6
 80010ec:	d902      	bls.n	80010f4 <NVIC_EncodePriority+0x30>
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	3b03      	subs	r3, #3
 80010f2:	e000      	b.n	80010f6 <NVIC_EncodePriority+0x32>
 80010f4:	2300      	movs	r3, #0
 80010f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010f8:	f04f 32ff 	mov.w	r2, #4294967295
 80010fc:	69bb      	ldr	r3, [r7, #24]
 80010fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001102:	43da      	mvns	r2, r3
 8001104:	68bb      	ldr	r3, [r7, #8]
 8001106:	401a      	ands	r2, r3
 8001108:	697b      	ldr	r3, [r7, #20]
 800110a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800110c:	f04f 31ff 	mov.w	r1, #4294967295
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	fa01 f303 	lsl.w	r3, r1, r3
 8001116:	43d9      	mvns	r1, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800111c:	4313      	orrs	r3, r2
         );
}
 800111e:	4618      	mov	r0, r3
 8001120:	3724      	adds	r7, #36	; 0x24
 8001122:	46bd      	mov	sp, r7
 8001124:	bc80      	pop	{r7}
 8001126:	4770      	bx	lr

08001128 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	3b01      	subs	r3, #1
 8001134:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001138:	d301      	bcc.n	800113e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800113a:	2301      	movs	r3, #1
 800113c:	e00f      	b.n	800115e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800113e:	4a0a      	ldr	r2, [pc, #40]	; (8001168 <SysTick_Config+0x40>)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	3b01      	subs	r3, #1
 8001144:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001146:	210f      	movs	r1, #15
 8001148:	f04f 30ff 	mov.w	r0, #4294967295
 800114c:	f7ff ff90 	bl	8001070 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001150:	4b05      	ldr	r3, [pc, #20]	; (8001168 <SysTick_Config+0x40>)
 8001152:	2200      	movs	r2, #0
 8001154:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001156:	4b04      	ldr	r3, [pc, #16]	; (8001168 <SysTick_Config+0x40>)
 8001158:	2207      	movs	r2, #7
 800115a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800115c:	2300      	movs	r3, #0
}
 800115e:	4618      	mov	r0, r3
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	e000e010 	.word	0xe000e010

0800116c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f7ff ff2d 	bl	8000fd4 <__NVIC_SetPriorityGrouping>
}
 800117a:	bf00      	nop
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}

08001182 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001182:	b580      	push	{r7, lr}
 8001184:	b086      	sub	sp, #24
 8001186:	af00      	add	r7, sp, #0
 8001188:	4603      	mov	r3, r0
 800118a:	60b9      	str	r1, [r7, #8]
 800118c:	607a      	str	r2, [r7, #4]
 800118e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001190:	2300      	movs	r3, #0
 8001192:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001194:	f7ff ff42 	bl	800101c <__NVIC_GetPriorityGrouping>
 8001198:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800119a:	687a      	ldr	r2, [r7, #4]
 800119c:	68b9      	ldr	r1, [r7, #8]
 800119e:	6978      	ldr	r0, [r7, #20]
 80011a0:	f7ff ff90 	bl	80010c4 <NVIC_EncodePriority>
 80011a4:	4602      	mov	r2, r0
 80011a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011aa:	4611      	mov	r1, r2
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff ff5f 	bl	8001070 <__NVIC_SetPriority>
}
 80011b2:	bf00      	nop
 80011b4:	3718      	adds	r7, #24
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}

080011ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011ba:	b580      	push	{r7, lr}
 80011bc:	b082      	sub	sp, #8
 80011be:	af00      	add	r7, sp, #0
 80011c0:	4603      	mov	r3, r0
 80011c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff ff35 	bl	8001038 <__NVIC_EnableIRQ>
}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b082      	sub	sp, #8
 80011da:	af00      	add	r7, sp, #0
 80011dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011de:	6878      	ldr	r0, [r7, #4]
 80011e0:	f7ff ffa2 	bl	8001128 <SysTick_Config>
 80011e4:	4603      	mov	r3, r0
}
 80011e6:	4618      	mov	r0, r3
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}

080011ee <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80011ee:	b480      	push	{r7}
 80011f0:	b085      	sub	sp, #20
 80011f2:	af00      	add	r7, sp, #0
 80011f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011f6:	2300      	movs	r3, #0
 80011f8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001200:	2b02      	cmp	r3, #2
 8001202:	d008      	beq.n	8001216 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2204      	movs	r2, #4
 8001208:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2200      	movs	r2, #0
 800120e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001212:	2301      	movs	r3, #1
 8001214:	e020      	b.n	8001258 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	681a      	ldr	r2, [r3, #0]
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f022 020e 	bic.w	r2, r2, #14
 8001224:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	681a      	ldr	r2, [r3, #0]
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f022 0201 	bic.w	r2, r2, #1
 8001234:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800123e:	2101      	movs	r1, #1
 8001240:	fa01 f202 	lsl.w	r2, r1, r2
 8001244:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2201      	movs	r2, #1
 800124a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2200      	movs	r2, #0
 8001252:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001256:	7bfb      	ldrb	r3, [r7, #15]
}
 8001258:	4618      	mov	r0, r3
 800125a:	3714      	adds	r7, #20
 800125c:	46bd      	mov	sp, r7
 800125e:	bc80      	pop	{r7}
 8001260:	4770      	bx	lr
	...

08001264 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800126c:	2300      	movs	r3, #0
 800126e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001276:	2b02      	cmp	r3, #2
 8001278:	d005      	beq.n	8001286 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2204      	movs	r2, #4
 800127e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001280:	2301      	movs	r3, #1
 8001282:	73fb      	strb	r3, [r7, #15]
 8001284:	e051      	b.n	800132a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	681a      	ldr	r2, [r3, #0]
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f022 020e 	bic.w	r2, r2, #14
 8001294:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f022 0201 	bic.w	r2, r2, #1
 80012a4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a22      	ldr	r2, [pc, #136]	; (8001334 <HAL_DMA_Abort_IT+0xd0>)
 80012ac:	4293      	cmp	r3, r2
 80012ae:	d029      	beq.n	8001304 <HAL_DMA_Abort_IT+0xa0>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a20      	ldr	r2, [pc, #128]	; (8001338 <HAL_DMA_Abort_IT+0xd4>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d022      	beq.n	8001300 <HAL_DMA_Abort_IT+0x9c>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a1f      	ldr	r2, [pc, #124]	; (800133c <HAL_DMA_Abort_IT+0xd8>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d01a      	beq.n	80012fa <HAL_DMA_Abort_IT+0x96>
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a1d      	ldr	r2, [pc, #116]	; (8001340 <HAL_DMA_Abort_IT+0xdc>)
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d012      	beq.n	80012f4 <HAL_DMA_Abort_IT+0x90>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4a1c      	ldr	r2, [pc, #112]	; (8001344 <HAL_DMA_Abort_IT+0xe0>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d00a      	beq.n	80012ee <HAL_DMA_Abort_IT+0x8a>
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a1a      	ldr	r2, [pc, #104]	; (8001348 <HAL_DMA_Abort_IT+0xe4>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d102      	bne.n	80012e8 <HAL_DMA_Abort_IT+0x84>
 80012e2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80012e6:	e00e      	b.n	8001306 <HAL_DMA_Abort_IT+0xa2>
 80012e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80012ec:	e00b      	b.n	8001306 <HAL_DMA_Abort_IT+0xa2>
 80012ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80012f2:	e008      	b.n	8001306 <HAL_DMA_Abort_IT+0xa2>
 80012f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012f8:	e005      	b.n	8001306 <HAL_DMA_Abort_IT+0xa2>
 80012fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012fe:	e002      	b.n	8001306 <HAL_DMA_Abort_IT+0xa2>
 8001300:	2310      	movs	r3, #16
 8001302:	e000      	b.n	8001306 <HAL_DMA_Abort_IT+0xa2>
 8001304:	2301      	movs	r3, #1
 8001306:	4a11      	ldr	r2, [pc, #68]	; (800134c <HAL_DMA_Abort_IT+0xe8>)
 8001308:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2201      	movs	r2, #1
 800130e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2200      	movs	r2, #0
 8001316:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800131e:	2b00      	cmp	r3, #0
 8001320:	d003      	beq.n	800132a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001326:	6878      	ldr	r0, [r7, #4]
 8001328:	4798      	blx	r3
    } 
  }
  return status;
 800132a:	7bfb      	ldrb	r3, [r7, #15]
}
 800132c:	4618      	mov	r0, r3
 800132e:	3710      	adds	r7, #16
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	40020008 	.word	0x40020008
 8001338:	4002001c 	.word	0x4002001c
 800133c:	40020030 	.word	0x40020030
 8001340:	40020044 	.word	0x40020044
 8001344:	40020058 	.word	0x40020058
 8001348:	4002006c 	.word	0x4002006c
 800134c:	40020000 	.word	0x40020000

08001350 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001350:	b480      	push	{r7}
 8001352:	b08b      	sub	sp, #44	; 0x2c
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
 8001358:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800135a:	2300      	movs	r3, #0
 800135c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800135e:	2300      	movs	r3, #0
 8001360:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001362:	e148      	b.n	80015f6 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001364:	2201      	movs	r2, #1
 8001366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001368:	fa02 f303 	lsl.w	r3, r2, r3
 800136c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	69fa      	ldr	r2, [r7, #28]
 8001374:	4013      	ands	r3, r2
 8001376:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001378:	69ba      	ldr	r2, [r7, #24]
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	429a      	cmp	r2, r3
 800137e:	f040 8137 	bne.w	80015f0 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	4aa3      	ldr	r2, [pc, #652]	; (8001614 <HAL_GPIO_Init+0x2c4>)
 8001388:	4293      	cmp	r3, r2
 800138a:	d05e      	beq.n	800144a <HAL_GPIO_Init+0xfa>
 800138c:	4aa1      	ldr	r2, [pc, #644]	; (8001614 <HAL_GPIO_Init+0x2c4>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d875      	bhi.n	800147e <HAL_GPIO_Init+0x12e>
 8001392:	4aa1      	ldr	r2, [pc, #644]	; (8001618 <HAL_GPIO_Init+0x2c8>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d058      	beq.n	800144a <HAL_GPIO_Init+0xfa>
 8001398:	4a9f      	ldr	r2, [pc, #636]	; (8001618 <HAL_GPIO_Init+0x2c8>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d86f      	bhi.n	800147e <HAL_GPIO_Init+0x12e>
 800139e:	4a9f      	ldr	r2, [pc, #636]	; (800161c <HAL_GPIO_Init+0x2cc>)
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d052      	beq.n	800144a <HAL_GPIO_Init+0xfa>
 80013a4:	4a9d      	ldr	r2, [pc, #628]	; (800161c <HAL_GPIO_Init+0x2cc>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d869      	bhi.n	800147e <HAL_GPIO_Init+0x12e>
 80013aa:	4a9d      	ldr	r2, [pc, #628]	; (8001620 <HAL_GPIO_Init+0x2d0>)
 80013ac:	4293      	cmp	r3, r2
 80013ae:	d04c      	beq.n	800144a <HAL_GPIO_Init+0xfa>
 80013b0:	4a9b      	ldr	r2, [pc, #620]	; (8001620 <HAL_GPIO_Init+0x2d0>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d863      	bhi.n	800147e <HAL_GPIO_Init+0x12e>
 80013b6:	4a9b      	ldr	r2, [pc, #620]	; (8001624 <HAL_GPIO_Init+0x2d4>)
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d046      	beq.n	800144a <HAL_GPIO_Init+0xfa>
 80013bc:	4a99      	ldr	r2, [pc, #612]	; (8001624 <HAL_GPIO_Init+0x2d4>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d85d      	bhi.n	800147e <HAL_GPIO_Init+0x12e>
 80013c2:	2b12      	cmp	r3, #18
 80013c4:	d82a      	bhi.n	800141c <HAL_GPIO_Init+0xcc>
 80013c6:	2b12      	cmp	r3, #18
 80013c8:	d859      	bhi.n	800147e <HAL_GPIO_Init+0x12e>
 80013ca:	a201      	add	r2, pc, #4	; (adr r2, 80013d0 <HAL_GPIO_Init+0x80>)
 80013cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013d0:	0800144b 	.word	0x0800144b
 80013d4:	08001425 	.word	0x08001425
 80013d8:	08001437 	.word	0x08001437
 80013dc:	08001479 	.word	0x08001479
 80013e0:	0800147f 	.word	0x0800147f
 80013e4:	0800147f 	.word	0x0800147f
 80013e8:	0800147f 	.word	0x0800147f
 80013ec:	0800147f 	.word	0x0800147f
 80013f0:	0800147f 	.word	0x0800147f
 80013f4:	0800147f 	.word	0x0800147f
 80013f8:	0800147f 	.word	0x0800147f
 80013fc:	0800147f 	.word	0x0800147f
 8001400:	0800147f 	.word	0x0800147f
 8001404:	0800147f 	.word	0x0800147f
 8001408:	0800147f 	.word	0x0800147f
 800140c:	0800147f 	.word	0x0800147f
 8001410:	0800147f 	.word	0x0800147f
 8001414:	0800142d 	.word	0x0800142d
 8001418:	08001441 	.word	0x08001441
 800141c:	4a82      	ldr	r2, [pc, #520]	; (8001628 <HAL_GPIO_Init+0x2d8>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d013      	beq.n	800144a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001422:	e02c      	b.n	800147e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	623b      	str	r3, [r7, #32]
          break;
 800142a:	e029      	b.n	8001480 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	68db      	ldr	r3, [r3, #12]
 8001430:	3304      	adds	r3, #4
 8001432:	623b      	str	r3, [r7, #32]
          break;
 8001434:	e024      	b.n	8001480 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	68db      	ldr	r3, [r3, #12]
 800143a:	3308      	adds	r3, #8
 800143c:	623b      	str	r3, [r7, #32]
          break;
 800143e:	e01f      	b.n	8001480 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	330c      	adds	r3, #12
 8001446:	623b      	str	r3, [r7, #32]
          break;
 8001448:	e01a      	b.n	8001480 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d102      	bne.n	8001458 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001452:	2304      	movs	r3, #4
 8001454:	623b      	str	r3, [r7, #32]
          break;
 8001456:	e013      	b.n	8001480 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	2b01      	cmp	r3, #1
 800145e:	d105      	bne.n	800146c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001460:	2308      	movs	r3, #8
 8001462:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	69fa      	ldr	r2, [r7, #28]
 8001468:	611a      	str	r2, [r3, #16]
          break;
 800146a:	e009      	b.n	8001480 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800146c:	2308      	movs	r3, #8
 800146e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	69fa      	ldr	r2, [r7, #28]
 8001474:	615a      	str	r2, [r3, #20]
          break;
 8001476:	e003      	b.n	8001480 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001478:	2300      	movs	r3, #0
 800147a:	623b      	str	r3, [r7, #32]
          break;
 800147c:	e000      	b.n	8001480 <HAL_GPIO_Init+0x130>
          break;
 800147e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	2bff      	cmp	r3, #255	; 0xff
 8001484:	d801      	bhi.n	800148a <HAL_GPIO_Init+0x13a>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	e001      	b.n	800148e <HAL_GPIO_Init+0x13e>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	3304      	adds	r3, #4
 800148e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001490:	69bb      	ldr	r3, [r7, #24]
 8001492:	2bff      	cmp	r3, #255	; 0xff
 8001494:	d802      	bhi.n	800149c <HAL_GPIO_Init+0x14c>
 8001496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001498:	009b      	lsls	r3, r3, #2
 800149a:	e002      	b.n	80014a2 <HAL_GPIO_Init+0x152>
 800149c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800149e:	3b08      	subs	r3, #8
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	210f      	movs	r1, #15
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	fa01 f303 	lsl.w	r3, r1, r3
 80014b0:	43db      	mvns	r3, r3
 80014b2:	401a      	ands	r2, r3
 80014b4:	6a39      	ldr	r1, [r7, #32]
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	fa01 f303 	lsl.w	r3, r1, r3
 80014bc:	431a      	orrs	r2, r3
 80014be:	697b      	ldr	r3, [r7, #20]
 80014c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	f000 8090 	beq.w	80015f0 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80014d0:	4b56      	ldr	r3, [pc, #344]	; (800162c <HAL_GPIO_Init+0x2dc>)
 80014d2:	699b      	ldr	r3, [r3, #24]
 80014d4:	4a55      	ldr	r2, [pc, #340]	; (800162c <HAL_GPIO_Init+0x2dc>)
 80014d6:	f043 0301 	orr.w	r3, r3, #1
 80014da:	6193      	str	r3, [r2, #24]
 80014dc:	4b53      	ldr	r3, [pc, #332]	; (800162c <HAL_GPIO_Init+0x2dc>)
 80014de:	699b      	ldr	r3, [r3, #24]
 80014e0:	f003 0301 	and.w	r3, r3, #1
 80014e4:	60bb      	str	r3, [r7, #8]
 80014e6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80014e8:	4a51      	ldr	r2, [pc, #324]	; (8001630 <HAL_GPIO_Init+0x2e0>)
 80014ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ec:	089b      	lsrs	r3, r3, #2
 80014ee:	3302      	adds	r3, #2
 80014f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014f4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80014f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f8:	f003 0303 	and.w	r3, r3, #3
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	220f      	movs	r2, #15
 8001500:	fa02 f303 	lsl.w	r3, r2, r3
 8001504:	43db      	mvns	r3, r3
 8001506:	68fa      	ldr	r2, [r7, #12]
 8001508:	4013      	ands	r3, r2
 800150a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	4a49      	ldr	r2, [pc, #292]	; (8001634 <HAL_GPIO_Init+0x2e4>)
 8001510:	4293      	cmp	r3, r2
 8001512:	d00d      	beq.n	8001530 <HAL_GPIO_Init+0x1e0>
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	4a48      	ldr	r2, [pc, #288]	; (8001638 <HAL_GPIO_Init+0x2e8>)
 8001518:	4293      	cmp	r3, r2
 800151a:	d007      	beq.n	800152c <HAL_GPIO_Init+0x1dc>
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	4a47      	ldr	r2, [pc, #284]	; (800163c <HAL_GPIO_Init+0x2ec>)
 8001520:	4293      	cmp	r3, r2
 8001522:	d101      	bne.n	8001528 <HAL_GPIO_Init+0x1d8>
 8001524:	2302      	movs	r3, #2
 8001526:	e004      	b.n	8001532 <HAL_GPIO_Init+0x1e2>
 8001528:	2303      	movs	r3, #3
 800152a:	e002      	b.n	8001532 <HAL_GPIO_Init+0x1e2>
 800152c:	2301      	movs	r3, #1
 800152e:	e000      	b.n	8001532 <HAL_GPIO_Init+0x1e2>
 8001530:	2300      	movs	r3, #0
 8001532:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001534:	f002 0203 	and.w	r2, r2, #3
 8001538:	0092      	lsls	r2, r2, #2
 800153a:	4093      	lsls	r3, r2
 800153c:	68fa      	ldr	r2, [r7, #12]
 800153e:	4313      	orrs	r3, r2
 8001540:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001542:	493b      	ldr	r1, [pc, #236]	; (8001630 <HAL_GPIO_Init+0x2e0>)
 8001544:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001546:	089b      	lsrs	r3, r3, #2
 8001548:	3302      	adds	r3, #2
 800154a:	68fa      	ldr	r2, [r7, #12]
 800154c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001558:	2b00      	cmp	r3, #0
 800155a:	d006      	beq.n	800156a <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800155c:	4b38      	ldr	r3, [pc, #224]	; (8001640 <HAL_GPIO_Init+0x2f0>)
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	4937      	ldr	r1, [pc, #220]	; (8001640 <HAL_GPIO_Init+0x2f0>)
 8001562:	69bb      	ldr	r3, [r7, #24]
 8001564:	4313      	orrs	r3, r2
 8001566:	600b      	str	r3, [r1, #0]
 8001568:	e006      	b.n	8001578 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800156a:	4b35      	ldr	r3, [pc, #212]	; (8001640 <HAL_GPIO_Init+0x2f0>)
 800156c:	681a      	ldr	r2, [r3, #0]
 800156e:	69bb      	ldr	r3, [r7, #24]
 8001570:	43db      	mvns	r3, r3
 8001572:	4933      	ldr	r1, [pc, #204]	; (8001640 <HAL_GPIO_Init+0x2f0>)
 8001574:	4013      	ands	r3, r2
 8001576:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001580:	2b00      	cmp	r3, #0
 8001582:	d006      	beq.n	8001592 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001584:	4b2e      	ldr	r3, [pc, #184]	; (8001640 <HAL_GPIO_Init+0x2f0>)
 8001586:	685a      	ldr	r2, [r3, #4]
 8001588:	492d      	ldr	r1, [pc, #180]	; (8001640 <HAL_GPIO_Init+0x2f0>)
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	4313      	orrs	r3, r2
 800158e:	604b      	str	r3, [r1, #4]
 8001590:	e006      	b.n	80015a0 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001592:	4b2b      	ldr	r3, [pc, #172]	; (8001640 <HAL_GPIO_Init+0x2f0>)
 8001594:	685a      	ldr	r2, [r3, #4]
 8001596:	69bb      	ldr	r3, [r7, #24]
 8001598:	43db      	mvns	r3, r3
 800159a:	4929      	ldr	r1, [pc, #164]	; (8001640 <HAL_GPIO_Init+0x2f0>)
 800159c:	4013      	ands	r3, r2
 800159e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d006      	beq.n	80015ba <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015ac:	4b24      	ldr	r3, [pc, #144]	; (8001640 <HAL_GPIO_Init+0x2f0>)
 80015ae:	689a      	ldr	r2, [r3, #8]
 80015b0:	4923      	ldr	r1, [pc, #140]	; (8001640 <HAL_GPIO_Init+0x2f0>)
 80015b2:	69bb      	ldr	r3, [r7, #24]
 80015b4:	4313      	orrs	r3, r2
 80015b6:	608b      	str	r3, [r1, #8]
 80015b8:	e006      	b.n	80015c8 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015ba:	4b21      	ldr	r3, [pc, #132]	; (8001640 <HAL_GPIO_Init+0x2f0>)
 80015bc:	689a      	ldr	r2, [r3, #8]
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	43db      	mvns	r3, r3
 80015c2:	491f      	ldr	r1, [pc, #124]	; (8001640 <HAL_GPIO_Init+0x2f0>)
 80015c4:	4013      	ands	r3, r2
 80015c6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d006      	beq.n	80015e2 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015d4:	4b1a      	ldr	r3, [pc, #104]	; (8001640 <HAL_GPIO_Init+0x2f0>)
 80015d6:	68da      	ldr	r2, [r3, #12]
 80015d8:	4919      	ldr	r1, [pc, #100]	; (8001640 <HAL_GPIO_Init+0x2f0>)
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	4313      	orrs	r3, r2
 80015de:	60cb      	str	r3, [r1, #12]
 80015e0:	e006      	b.n	80015f0 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015e2:	4b17      	ldr	r3, [pc, #92]	; (8001640 <HAL_GPIO_Init+0x2f0>)
 80015e4:	68da      	ldr	r2, [r3, #12]
 80015e6:	69bb      	ldr	r3, [r7, #24]
 80015e8:	43db      	mvns	r3, r3
 80015ea:	4915      	ldr	r1, [pc, #84]	; (8001640 <HAL_GPIO_Init+0x2f0>)
 80015ec:	4013      	ands	r3, r2
 80015ee:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80015f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015f2:	3301      	adds	r3, #1
 80015f4:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001600:	2b00      	cmp	r3, #0
 8001602:	f47f aeaf 	bne.w	8001364 <HAL_GPIO_Init+0x14>
  }
}
 8001606:	bf00      	nop
 8001608:	bf00      	nop
 800160a:	372c      	adds	r7, #44	; 0x2c
 800160c:	46bd      	mov	sp, r7
 800160e:	bc80      	pop	{r7}
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	10320000 	.word	0x10320000
 8001618:	10310000 	.word	0x10310000
 800161c:	10220000 	.word	0x10220000
 8001620:	10210000 	.word	0x10210000
 8001624:	10120000 	.word	0x10120000
 8001628:	10110000 	.word	0x10110000
 800162c:	40021000 	.word	0x40021000
 8001630:	40010000 	.word	0x40010000
 8001634:	40010800 	.word	0x40010800
 8001638:	40010c00 	.word	0x40010c00
 800163c:	40011000 	.word	0x40011000
 8001640:	40010400 	.word	0x40010400

08001644 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001644:	b480      	push	{r7}
 8001646:	b085      	sub	sp, #20
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	460b      	mov	r3, r1
 800164e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	689a      	ldr	r2, [r3, #8]
 8001654:	887b      	ldrh	r3, [r7, #2]
 8001656:	4013      	ands	r3, r2
 8001658:	2b00      	cmp	r3, #0
 800165a:	d002      	beq.n	8001662 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800165c:	2301      	movs	r3, #1
 800165e:	73fb      	strb	r3, [r7, #15]
 8001660:	e001      	b.n	8001666 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001662:	2300      	movs	r3, #0
 8001664:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001666:	7bfb      	ldrb	r3, [r7, #15]
}
 8001668:	4618      	mov	r0, r3
 800166a:	3714      	adds	r7, #20
 800166c:	46bd      	mov	sp, r7
 800166e:	bc80      	pop	{r7}
 8001670:	4770      	bx	lr

08001672 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001672:	b480      	push	{r7}
 8001674:	b083      	sub	sp, #12
 8001676:	af00      	add	r7, sp, #0
 8001678:	6078      	str	r0, [r7, #4]
 800167a:	460b      	mov	r3, r1
 800167c:	807b      	strh	r3, [r7, #2]
 800167e:	4613      	mov	r3, r2
 8001680:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001682:	787b      	ldrb	r3, [r7, #1]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d003      	beq.n	8001690 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001688:	887a      	ldrh	r2, [r7, #2]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800168e:	e003      	b.n	8001698 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001690:	887b      	ldrh	r3, [r7, #2]
 8001692:	041a      	lsls	r2, r3, #16
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	611a      	str	r2, [r3, #16]
}
 8001698:	bf00      	nop
 800169a:	370c      	adds	r7, #12
 800169c:	46bd      	mov	sp, r7
 800169e:	bc80      	pop	{r7}
 80016a0:	4770      	bx	lr
	...

080016a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b086      	sub	sp, #24
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d101      	bne.n	80016b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
 80016b4:	e26c      	b.n	8001b90 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0301 	and.w	r3, r3, #1
 80016be:	2b00      	cmp	r3, #0
 80016c0:	f000 8087 	beq.w	80017d2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80016c4:	4b92      	ldr	r3, [pc, #584]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	f003 030c 	and.w	r3, r3, #12
 80016cc:	2b04      	cmp	r3, #4
 80016ce:	d00c      	beq.n	80016ea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80016d0:	4b8f      	ldr	r3, [pc, #572]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f003 030c 	and.w	r3, r3, #12
 80016d8:	2b08      	cmp	r3, #8
 80016da:	d112      	bne.n	8001702 <HAL_RCC_OscConfig+0x5e>
 80016dc:	4b8c      	ldr	r3, [pc, #560]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016e8:	d10b      	bne.n	8001702 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016ea:	4b89      	ldr	r3, [pc, #548]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d06c      	beq.n	80017d0 <HAL_RCC_OscConfig+0x12c>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d168      	bne.n	80017d0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e246      	b.n	8001b90 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800170a:	d106      	bne.n	800171a <HAL_RCC_OscConfig+0x76>
 800170c:	4b80      	ldr	r3, [pc, #512]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a7f      	ldr	r2, [pc, #508]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 8001712:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001716:	6013      	str	r3, [r2, #0]
 8001718:	e02e      	b.n	8001778 <HAL_RCC_OscConfig+0xd4>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d10c      	bne.n	800173c <HAL_RCC_OscConfig+0x98>
 8001722:	4b7b      	ldr	r3, [pc, #492]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a7a      	ldr	r2, [pc, #488]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 8001728:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800172c:	6013      	str	r3, [r2, #0]
 800172e:	4b78      	ldr	r3, [pc, #480]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4a77      	ldr	r2, [pc, #476]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 8001734:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001738:	6013      	str	r3, [r2, #0]
 800173a:	e01d      	b.n	8001778 <HAL_RCC_OscConfig+0xd4>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001744:	d10c      	bne.n	8001760 <HAL_RCC_OscConfig+0xbc>
 8001746:	4b72      	ldr	r3, [pc, #456]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a71      	ldr	r2, [pc, #452]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 800174c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001750:	6013      	str	r3, [r2, #0]
 8001752:	4b6f      	ldr	r3, [pc, #444]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a6e      	ldr	r2, [pc, #440]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 8001758:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800175c:	6013      	str	r3, [r2, #0]
 800175e:	e00b      	b.n	8001778 <HAL_RCC_OscConfig+0xd4>
 8001760:	4b6b      	ldr	r3, [pc, #428]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a6a      	ldr	r2, [pc, #424]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 8001766:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800176a:	6013      	str	r3, [r2, #0]
 800176c:	4b68      	ldr	r3, [pc, #416]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a67      	ldr	r2, [pc, #412]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 8001772:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001776:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d013      	beq.n	80017a8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001780:	f7ff fc1e 	bl	8000fc0 <HAL_GetTick>
 8001784:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001786:	e008      	b.n	800179a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001788:	f7ff fc1a 	bl	8000fc0 <HAL_GetTick>
 800178c:	4602      	mov	r2, r0
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	2b64      	cmp	r3, #100	; 0x64
 8001794:	d901      	bls.n	800179a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001796:	2303      	movs	r3, #3
 8001798:	e1fa      	b.n	8001b90 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800179a:	4b5d      	ldr	r3, [pc, #372]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d0f0      	beq.n	8001788 <HAL_RCC_OscConfig+0xe4>
 80017a6:	e014      	b.n	80017d2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a8:	f7ff fc0a 	bl	8000fc0 <HAL_GetTick>
 80017ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017ae:	e008      	b.n	80017c2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017b0:	f7ff fc06 	bl	8000fc0 <HAL_GetTick>
 80017b4:	4602      	mov	r2, r0
 80017b6:	693b      	ldr	r3, [r7, #16]
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	2b64      	cmp	r3, #100	; 0x64
 80017bc:	d901      	bls.n	80017c2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80017be:	2303      	movs	r3, #3
 80017c0:	e1e6      	b.n	8001b90 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017c2:	4b53      	ldr	r3, [pc, #332]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d1f0      	bne.n	80017b0 <HAL_RCC_OscConfig+0x10c>
 80017ce:	e000      	b.n	80017d2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f003 0302 	and.w	r3, r3, #2
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d063      	beq.n	80018a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80017de:	4b4c      	ldr	r3, [pc, #304]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	f003 030c 	and.w	r3, r3, #12
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d00b      	beq.n	8001802 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80017ea:	4b49      	ldr	r3, [pc, #292]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 80017ec:	685b      	ldr	r3, [r3, #4]
 80017ee:	f003 030c 	and.w	r3, r3, #12
 80017f2:	2b08      	cmp	r3, #8
 80017f4:	d11c      	bne.n	8001830 <HAL_RCC_OscConfig+0x18c>
 80017f6:	4b46      	ldr	r3, [pc, #280]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d116      	bne.n	8001830 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001802:	4b43      	ldr	r3, [pc, #268]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f003 0302 	and.w	r3, r3, #2
 800180a:	2b00      	cmp	r3, #0
 800180c:	d005      	beq.n	800181a <HAL_RCC_OscConfig+0x176>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	691b      	ldr	r3, [r3, #16]
 8001812:	2b01      	cmp	r3, #1
 8001814:	d001      	beq.n	800181a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e1ba      	b.n	8001b90 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800181a:	4b3d      	ldr	r3, [pc, #244]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	695b      	ldr	r3, [r3, #20]
 8001826:	00db      	lsls	r3, r3, #3
 8001828:	4939      	ldr	r1, [pc, #228]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 800182a:	4313      	orrs	r3, r2
 800182c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800182e:	e03a      	b.n	80018a6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	691b      	ldr	r3, [r3, #16]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d020      	beq.n	800187a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001838:	4b36      	ldr	r3, [pc, #216]	; (8001914 <HAL_RCC_OscConfig+0x270>)
 800183a:	2201      	movs	r2, #1
 800183c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800183e:	f7ff fbbf 	bl	8000fc0 <HAL_GetTick>
 8001842:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001844:	e008      	b.n	8001858 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001846:	f7ff fbbb 	bl	8000fc0 <HAL_GetTick>
 800184a:	4602      	mov	r2, r0
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	1ad3      	subs	r3, r2, r3
 8001850:	2b02      	cmp	r3, #2
 8001852:	d901      	bls.n	8001858 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001854:	2303      	movs	r3, #3
 8001856:	e19b      	b.n	8001b90 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001858:	4b2d      	ldr	r3, [pc, #180]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 0302 	and.w	r3, r3, #2
 8001860:	2b00      	cmp	r3, #0
 8001862:	d0f0      	beq.n	8001846 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001864:	4b2a      	ldr	r3, [pc, #168]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	695b      	ldr	r3, [r3, #20]
 8001870:	00db      	lsls	r3, r3, #3
 8001872:	4927      	ldr	r1, [pc, #156]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 8001874:	4313      	orrs	r3, r2
 8001876:	600b      	str	r3, [r1, #0]
 8001878:	e015      	b.n	80018a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800187a:	4b26      	ldr	r3, [pc, #152]	; (8001914 <HAL_RCC_OscConfig+0x270>)
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001880:	f7ff fb9e 	bl	8000fc0 <HAL_GetTick>
 8001884:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001886:	e008      	b.n	800189a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001888:	f7ff fb9a 	bl	8000fc0 <HAL_GetTick>
 800188c:	4602      	mov	r2, r0
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	2b02      	cmp	r3, #2
 8001894:	d901      	bls.n	800189a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e17a      	b.n	8001b90 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800189a:	4b1d      	ldr	r3, [pc, #116]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f003 0302 	and.w	r3, r3, #2
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d1f0      	bne.n	8001888 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f003 0308 	and.w	r3, r3, #8
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d03a      	beq.n	8001928 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	699b      	ldr	r3, [r3, #24]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d019      	beq.n	80018ee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018ba:	4b17      	ldr	r3, [pc, #92]	; (8001918 <HAL_RCC_OscConfig+0x274>)
 80018bc:	2201      	movs	r2, #1
 80018be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018c0:	f7ff fb7e 	bl	8000fc0 <HAL_GetTick>
 80018c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018c6:	e008      	b.n	80018da <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018c8:	f7ff fb7a 	bl	8000fc0 <HAL_GetTick>
 80018cc:	4602      	mov	r2, r0
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d901      	bls.n	80018da <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80018d6:	2303      	movs	r3, #3
 80018d8:	e15a      	b.n	8001b90 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018da:	4b0d      	ldr	r3, [pc, #52]	; (8001910 <HAL_RCC_OscConfig+0x26c>)
 80018dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018de:	f003 0302 	and.w	r3, r3, #2
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d0f0      	beq.n	80018c8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80018e6:	2001      	movs	r0, #1
 80018e8:	f000 fad8 	bl	8001e9c <RCC_Delay>
 80018ec:	e01c      	b.n	8001928 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018ee:	4b0a      	ldr	r3, [pc, #40]	; (8001918 <HAL_RCC_OscConfig+0x274>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018f4:	f7ff fb64 	bl	8000fc0 <HAL_GetTick>
 80018f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018fa:	e00f      	b.n	800191c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018fc:	f7ff fb60 	bl	8000fc0 <HAL_GetTick>
 8001900:	4602      	mov	r2, r0
 8001902:	693b      	ldr	r3, [r7, #16]
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	2b02      	cmp	r3, #2
 8001908:	d908      	bls.n	800191c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800190a:	2303      	movs	r3, #3
 800190c:	e140      	b.n	8001b90 <HAL_RCC_OscConfig+0x4ec>
 800190e:	bf00      	nop
 8001910:	40021000 	.word	0x40021000
 8001914:	42420000 	.word	0x42420000
 8001918:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800191c:	4b9e      	ldr	r3, [pc, #632]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 800191e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001920:	f003 0302 	and.w	r3, r3, #2
 8001924:	2b00      	cmp	r3, #0
 8001926:	d1e9      	bne.n	80018fc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f003 0304 	and.w	r3, r3, #4
 8001930:	2b00      	cmp	r3, #0
 8001932:	f000 80a6 	beq.w	8001a82 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001936:	2300      	movs	r3, #0
 8001938:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800193a:	4b97      	ldr	r3, [pc, #604]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 800193c:	69db      	ldr	r3, [r3, #28]
 800193e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d10d      	bne.n	8001962 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001946:	4b94      	ldr	r3, [pc, #592]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 8001948:	69db      	ldr	r3, [r3, #28]
 800194a:	4a93      	ldr	r2, [pc, #588]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 800194c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001950:	61d3      	str	r3, [r2, #28]
 8001952:	4b91      	ldr	r3, [pc, #580]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 8001954:	69db      	ldr	r3, [r3, #28]
 8001956:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800195a:	60bb      	str	r3, [r7, #8]
 800195c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800195e:	2301      	movs	r3, #1
 8001960:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001962:	4b8e      	ldr	r3, [pc, #568]	; (8001b9c <HAL_RCC_OscConfig+0x4f8>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800196a:	2b00      	cmp	r3, #0
 800196c:	d118      	bne.n	80019a0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800196e:	4b8b      	ldr	r3, [pc, #556]	; (8001b9c <HAL_RCC_OscConfig+0x4f8>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a8a      	ldr	r2, [pc, #552]	; (8001b9c <HAL_RCC_OscConfig+0x4f8>)
 8001974:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001978:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800197a:	f7ff fb21 	bl	8000fc0 <HAL_GetTick>
 800197e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001980:	e008      	b.n	8001994 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001982:	f7ff fb1d 	bl	8000fc0 <HAL_GetTick>
 8001986:	4602      	mov	r2, r0
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	2b64      	cmp	r3, #100	; 0x64
 800198e:	d901      	bls.n	8001994 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001990:	2303      	movs	r3, #3
 8001992:	e0fd      	b.n	8001b90 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001994:	4b81      	ldr	r3, [pc, #516]	; (8001b9c <HAL_RCC_OscConfig+0x4f8>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800199c:	2b00      	cmp	r3, #0
 800199e:	d0f0      	beq.n	8001982 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	68db      	ldr	r3, [r3, #12]
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d106      	bne.n	80019b6 <HAL_RCC_OscConfig+0x312>
 80019a8:	4b7b      	ldr	r3, [pc, #492]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 80019aa:	6a1b      	ldr	r3, [r3, #32]
 80019ac:	4a7a      	ldr	r2, [pc, #488]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 80019ae:	f043 0301 	orr.w	r3, r3, #1
 80019b2:	6213      	str	r3, [r2, #32]
 80019b4:	e02d      	b.n	8001a12 <HAL_RCC_OscConfig+0x36e>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	68db      	ldr	r3, [r3, #12]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d10c      	bne.n	80019d8 <HAL_RCC_OscConfig+0x334>
 80019be:	4b76      	ldr	r3, [pc, #472]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 80019c0:	6a1b      	ldr	r3, [r3, #32]
 80019c2:	4a75      	ldr	r2, [pc, #468]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 80019c4:	f023 0301 	bic.w	r3, r3, #1
 80019c8:	6213      	str	r3, [r2, #32]
 80019ca:	4b73      	ldr	r3, [pc, #460]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 80019cc:	6a1b      	ldr	r3, [r3, #32]
 80019ce:	4a72      	ldr	r2, [pc, #456]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 80019d0:	f023 0304 	bic.w	r3, r3, #4
 80019d4:	6213      	str	r3, [r2, #32]
 80019d6:	e01c      	b.n	8001a12 <HAL_RCC_OscConfig+0x36e>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	2b05      	cmp	r3, #5
 80019de:	d10c      	bne.n	80019fa <HAL_RCC_OscConfig+0x356>
 80019e0:	4b6d      	ldr	r3, [pc, #436]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 80019e2:	6a1b      	ldr	r3, [r3, #32]
 80019e4:	4a6c      	ldr	r2, [pc, #432]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 80019e6:	f043 0304 	orr.w	r3, r3, #4
 80019ea:	6213      	str	r3, [r2, #32]
 80019ec:	4b6a      	ldr	r3, [pc, #424]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 80019ee:	6a1b      	ldr	r3, [r3, #32]
 80019f0:	4a69      	ldr	r2, [pc, #420]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 80019f2:	f043 0301 	orr.w	r3, r3, #1
 80019f6:	6213      	str	r3, [r2, #32]
 80019f8:	e00b      	b.n	8001a12 <HAL_RCC_OscConfig+0x36e>
 80019fa:	4b67      	ldr	r3, [pc, #412]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 80019fc:	6a1b      	ldr	r3, [r3, #32]
 80019fe:	4a66      	ldr	r2, [pc, #408]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 8001a00:	f023 0301 	bic.w	r3, r3, #1
 8001a04:	6213      	str	r3, [r2, #32]
 8001a06:	4b64      	ldr	r3, [pc, #400]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 8001a08:	6a1b      	ldr	r3, [r3, #32]
 8001a0a:	4a63      	ldr	r2, [pc, #396]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 8001a0c:	f023 0304 	bic.w	r3, r3, #4
 8001a10:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	68db      	ldr	r3, [r3, #12]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d015      	beq.n	8001a46 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a1a:	f7ff fad1 	bl	8000fc0 <HAL_GetTick>
 8001a1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a20:	e00a      	b.n	8001a38 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a22:	f7ff facd 	bl	8000fc0 <HAL_GetTick>
 8001a26:	4602      	mov	r2, r0
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d901      	bls.n	8001a38 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001a34:	2303      	movs	r3, #3
 8001a36:	e0ab      	b.n	8001b90 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a38:	4b57      	ldr	r3, [pc, #348]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 8001a3a:	6a1b      	ldr	r3, [r3, #32]
 8001a3c:	f003 0302 	and.w	r3, r3, #2
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d0ee      	beq.n	8001a22 <HAL_RCC_OscConfig+0x37e>
 8001a44:	e014      	b.n	8001a70 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a46:	f7ff fabb 	bl	8000fc0 <HAL_GetTick>
 8001a4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a4c:	e00a      	b.n	8001a64 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a4e:	f7ff fab7 	bl	8000fc0 <HAL_GetTick>
 8001a52:	4602      	mov	r2, r0
 8001a54:	693b      	ldr	r3, [r7, #16]
 8001a56:	1ad3      	subs	r3, r2, r3
 8001a58:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d901      	bls.n	8001a64 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001a60:	2303      	movs	r3, #3
 8001a62:	e095      	b.n	8001b90 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a64:	4b4c      	ldr	r3, [pc, #304]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 8001a66:	6a1b      	ldr	r3, [r3, #32]
 8001a68:	f003 0302 	and.w	r3, r3, #2
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d1ee      	bne.n	8001a4e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001a70:	7dfb      	ldrb	r3, [r7, #23]
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d105      	bne.n	8001a82 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a76:	4b48      	ldr	r3, [pc, #288]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 8001a78:	69db      	ldr	r3, [r3, #28]
 8001a7a:	4a47      	ldr	r2, [pc, #284]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 8001a7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a80:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	69db      	ldr	r3, [r3, #28]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	f000 8081 	beq.w	8001b8e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a8c:	4b42      	ldr	r3, [pc, #264]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	f003 030c 	and.w	r3, r3, #12
 8001a94:	2b08      	cmp	r3, #8
 8001a96:	d061      	beq.n	8001b5c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	69db      	ldr	r3, [r3, #28]
 8001a9c:	2b02      	cmp	r3, #2
 8001a9e:	d146      	bne.n	8001b2e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001aa0:	4b3f      	ldr	r3, [pc, #252]	; (8001ba0 <HAL_RCC_OscConfig+0x4fc>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa6:	f7ff fa8b 	bl	8000fc0 <HAL_GetTick>
 8001aaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001aac:	e008      	b.n	8001ac0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aae:	f7ff fa87 	bl	8000fc0 <HAL_GetTick>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	693b      	ldr	r3, [r7, #16]
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d901      	bls.n	8001ac0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001abc:	2303      	movs	r3, #3
 8001abe:	e067      	b.n	8001b90 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ac0:	4b35      	ldr	r3, [pc, #212]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d1f0      	bne.n	8001aae <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6a1b      	ldr	r3, [r3, #32]
 8001ad0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ad4:	d108      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ad6:	4b30      	ldr	r3, [pc, #192]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 8001ad8:	685b      	ldr	r3, [r3, #4]
 8001ada:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	492d      	ldr	r1, [pc, #180]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ae8:	4b2b      	ldr	r3, [pc, #172]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6a19      	ldr	r1, [r3, #32]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001af8:	430b      	orrs	r3, r1
 8001afa:	4927      	ldr	r1, [pc, #156]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 8001afc:	4313      	orrs	r3, r2
 8001afe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b00:	4b27      	ldr	r3, [pc, #156]	; (8001ba0 <HAL_RCC_OscConfig+0x4fc>)
 8001b02:	2201      	movs	r2, #1
 8001b04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b06:	f7ff fa5b 	bl	8000fc0 <HAL_GetTick>
 8001b0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b0c:	e008      	b.n	8001b20 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b0e:	f7ff fa57 	bl	8000fc0 <HAL_GetTick>
 8001b12:	4602      	mov	r2, r0
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	1ad3      	subs	r3, r2, r3
 8001b18:	2b02      	cmp	r3, #2
 8001b1a:	d901      	bls.n	8001b20 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	e037      	b.n	8001b90 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b20:	4b1d      	ldr	r3, [pc, #116]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d0f0      	beq.n	8001b0e <HAL_RCC_OscConfig+0x46a>
 8001b2c:	e02f      	b.n	8001b8e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b2e:	4b1c      	ldr	r3, [pc, #112]	; (8001ba0 <HAL_RCC_OscConfig+0x4fc>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b34:	f7ff fa44 	bl	8000fc0 <HAL_GetTick>
 8001b38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b3a:	e008      	b.n	8001b4e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b3c:	f7ff fa40 	bl	8000fc0 <HAL_GetTick>
 8001b40:	4602      	mov	r2, r0
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	2b02      	cmp	r3, #2
 8001b48:	d901      	bls.n	8001b4e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	e020      	b.n	8001b90 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b4e:	4b12      	ldr	r3, [pc, #72]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d1f0      	bne.n	8001b3c <HAL_RCC_OscConfig+0x498>
 8001b5a:	e018      	b.n	8001b8e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	69db      	ldr	r3, [r3, #28]
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d101      	bne.n	8001b68 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	e013      	b.n	8001b90 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b68:	4b0b      	ldr	r3, [pc, #44]	; (8001b98 <HAL_RCC_OscConfig+0x4f4>)
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6a1b      	ldr	r3, [r3, #32]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d106      	bne.n	8001b8a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b86:	429a      	cmp	r2, r3
 8001b88:	d001      	beq.n	8001b8e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e000      	b.n	8001b90 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001b8e:	2300      	movs	r3, #0
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3718      	adds	r7, #24
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	40021000 	.word	0x40021000
 8001b9c:	40007000 	.word	0x40007000
 8001ba0:	42420060 	.word	0x42420060

08001ba4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b084      	sub	sp, #16
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d101      	bne.n	8001bb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e0d0      	b.n	8001d5a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001bb8:	4b6a      	ldr	r3, [pc, #424]	; (8001d64 <HAL_RCC_ClockConfig+0x1c0>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0307 	and.w	r3, r3, #7
 8001bc0:	683a      	ldr	r2, [r7, #0]
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d910      	bls.n	8001be8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bc6:	4b67      	ldr	r3, [pc, #412]	; (8001d64 <HAL_RCC_ClockConfig+0x1c0>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f023 0207 	bic.w	r2, r3, #7
 8001bce:	4965      	ldr	r1, [pc, #404]	; (8001d64 <HAL_RCC_ClockConfig+0x1c0>)
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bd6:	4b63      	ldr	r3, [pc, #396]	; (8001d64 <HAL_RCC_ClockConfig+0x1c0>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 0307 	and.w	r3, r3, #7
 8001bde:	683a      	ldr	r2, [r7, #0]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d001      	beq.n	8001be8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e0b8      	b.n	8001d5a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0302 	and.w	r3, r3, #2
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d020      	beq.n	8001c36 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0304 	and.w	r3, r3, #4
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d005      	beq.n	8001c0c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c00:	4b59      	ldr	r3, [pc, #356]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	4a58      	ldr	r2, [pc, #352]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001c06:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001c0a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 0308 	and.w	r3, r3, #8
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d005      	beq.n	8001c24 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c18:	4b53      	ldr	r3, [pc, #332]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	4a52      	ldr	r2, [pc, #328]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001c1e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001c22:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c24:	4b50      	ldr	r3, [pc, #320]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	494d      	ldr	r1, [pc, #308]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001c32:	4313      	orrs	r3, r2
 8001c34:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0301 	and.w	r3, r3, #1
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d040      	beq.n	8001cc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d107      	bne.n	8001c5a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c4a:	4b47      	ldr	r3, [pc, #284]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d115      	bne.n	8001c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e07f      	b.n	8001d5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d107      	bne.n	8001c72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c62:	4b41      	ldr	r3, [pc, #260]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d109      	bne.n	8001c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e073      	b.n	8001d5a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c72:	4b3d      	ldr	r3, [pc, #244]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f003 0302 	and.w	r3, r3, #2
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d101      	bne.n	8001c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e06b      	b.n	8001d5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c82:	4b39      	ldr	r3, [pc, #228]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001c84:	685b      	ldr	r3, [r3, #4]
 8001c86:	f023 0203 	bic.w	r2, r3, #3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	4936      	ldr	r1, [pc, #216]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001c90:	4313      	orrs	r3, r2
 8001c92:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c94:	f7ff f994 	bl	8000fc0 <HAL_GetTick>
 8001c98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c9a:	e00a      	b.n	8001cb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c9c:	f7ff f990 	bl	8000fc0 <HAL_GetTick>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d901      	bls.n	8001cb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	e053      	b.n	8001d5a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001cb2:	4b2d      	ldr	r3, [pc, #180]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f003 020c 	and.w	r2, r3, #12
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d1eb      	bne.n	8001c9c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001cc4:	4b27      	ldr	r3, [pc, #156]	; (8001d64 <HAL_RCC_ClockConfig+0x1c0>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0307 	and.w	r3, r3, #7
 8001ccc:	683a      	ldr	r2, [r7, #0]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d210      	bcs.n	8001cf4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cd2:	4b24      	ldr	r3, [pc, #144]	; (8001d64 <HAL_RCC_ClockConfig+0x1c0>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f023 0207 	bic.w	r2, r3, #7
 8001cda:	4922      	ldr	r1, [pc, #136]	; (8001d64 <HAL_RCC_ClockConfig+0x1c0>)
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ce2:	4b20      	ldr	r3, [pc, #128]	; (8001d64 <HAL_RCC_ClockConfig+0x1c0>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 0307 	and.w	r3, r3, #7
 8001cea:	683a      	ldr	r2, [r7, #0]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d001      	beq.n	8001cf4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e032      	b.n	8001d5a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0304 	and.w	r3, r3, #4
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d008      	beq.n	8001d12 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d00:	4b19      	ldr	r3, [pc, #100]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	4916      	ldr	r1, [pc, #88]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0308 	and.w	r3, r3, #8
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d009      	beq.n	8001d32 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d1e:	4b12      	ldr	r3, [pc, #72]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	691b      	ldr	r3, [r3, #16]
 8001d2a:	00db      	lsls	r3, r3, #3
 8001d2c:	490e      	ldr	r1, [pc, #56]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001d32:	f000 f821 	bl	8001d78 <HAL_RCC_GetSysClockFreq>
 8001d36:	4602      	mov	r2, r0
 8001d38:	4b0b      	ldr	r3, [pc, #44]	; (8001d68 <HAL_RCC_ClockConfig+0x1c4>)
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	091b      	lsrs	r3, r3, #4
 8001d3e:	f003 030f 	and.w	r3, r3, #15
 8001d42:	490a      	ldr	r1, [pc, #40]	; (8001d6c <HAL_RCC_ClockConfig+0x1c8>)
 8001d44:	5ccb      	ldrb	r3, [r1, r3]
 8001d46:	fa22 f303 	lsr.w	r3, r2, r3
 8001d4a:	4a09      	ldr	r2, [pc, #36]	; (8001d70 <HAL_RCC_ClockConfig+0x1cc>)
 8001d4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001d4e:	4b09      	ldr	r3, [pc, #36]	; (8001d74 <HAL_RCC_ClockConfig+0x1d0>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff f8f2 	bl	8000f3c <HAL_InitTick>

  return HAL_OK;
 8001d58:	2300      	movs	r3, #0
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3710      	adds	r7, #16
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	40022000 	.word	0x40022000
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	08003958 	.word	0x08003958
 8001d70:	20000020 	.word	0x20000020
 8001d74:	20000024 	.word	0x20000024

08001d78 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d78:	b490      	push	{r4, r7}
 8001d7a:	b08a      	sub	sp, #40	; 0x28
 8001d7c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001d7e:	4b2a      	ldr	r3, [pc, #168]	; (8001e28 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001d80:	1d3c      	adds	r4, r7, #4
 8001d82:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d84:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001d88:	f240 2301 	movw	r3, #513	; 0x201
 8001d8c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	61fb      	str	r3, [r7, #28]
 8001d92:	2300      	movs	r3, #0
 8001d94:	61bb      	str	r3, [r7, #24]
 8001d96:	2300      	movs	r3, #0
 8001d98:	627b      	str	r3, [r7, #36]	; 0x24
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001da2:	4b22      	ldr	r3, [pc, #136]	; (8001e2c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001da8:	69fb      	ldr	r3, [r7, #28]
 8001daa:	f003 030c 	and.w	r3, r3, #12
 8001dae:	2b04      	cmp	r3, #4
 8001db0:	d002      	beq.n	8001db8 <HAL_RCC_GetSysClockFreq+0x40>
 8001db2:	2b08      	cmp	r3, #8
 8001db4:	d003      	beq.n	8001dbe <HAL_RCC_GetSysClockFreq+0x46>
 8001db6:	e02d      	b.n	8001e14 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001db8:	4b1d      	ldr	r3, [pc, #116]	; (8001e30 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001dba:	623b      	str	r3, [r7, #32]
      break;
 8001dbc:	e02d      	b.n	8001e1a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001dbe:	69fb      	ldr	r3, [r7, #28]
 8001dc0:	0c9b      	lsrs	r3, r3, #18
 8001dc2:	f003 030f 	and.w	r3, r3, #15
 8001dc6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001dca:	4413      	add	r3, r2
 8001dcc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001dd0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d013      	beq.n	8001e04 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ddc:	4b13      	ldr	r3, [pc, #76]	; (8001e2c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	0c5b      	lsrs	r3, r3, #17
 8001de2:	f003 0301 	and.w	r3, r3, #1
 8001de6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001dea:	4413      	add	r3, r2
 8001dec:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001df0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	4a0e      	ldr	r2, [pc, #56]	; (8001e30 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001df6:	fb02 f203 	mul.w	r2, r2, r3
 8001dfa:	69bb      	ldr	r3, [r7, #24]
 8001dfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e00:	627b      	str	r3, [r7, #36]	; 0x24
 8001e02:	e004      	b.n	8001e0e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	4a0b      	ldr	r2, [pc, #44]	; (8001e34 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e08:	fb02 f303 	mul.w	r3, r2, r3
 8001e0c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e10:	623b      	str	r3, [r7, #32]
      break;
 8001e12:	e002      	b.n	8001e1a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e14:	4b06      	ldr	r3, [pc, #24]	; (8001e30 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e16:	623b      	str	r3, [r7, #32]
      break;
 8001e18:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e1a:	6a3b      	ldr	r3, [r7, #32]
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	3728      	adds	r7, #40	; 0x28
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bc90      	pop	{r4, r7}
 8001e24:	4770      	bx	lr
 8001e26:	bf00      	nop
 8001e28:	08003948 	.word	0x08003948
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	007a1200 	.word	0x007a1200
 8001e34:	003d0900 	.word	0x003d0900

08001e38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e3c:	4b02      	ldr	r3, [pc, #8]	; (8001e48 <HAL_RCC_GetHCLKFreq+0x10>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bc80      	pop	{r7}
 8001e46:	4770      	bx	lr
 8001e48:	20000020 	.word	0x20000020

08001e4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e50:	f7ff fff2 	bl	8001e38 <HAL_RCC_GetHCLKFreq>
 8001e54:	4602      	mov	r2, r0
 8001e56:	4b05      	ldr	r3, [pc, #20]	; (8001e6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e58:	685b      	ldr	r3, [r3, #4]
 8001e5a:	0a1b      	lsrs	r3, r3, #8
 8001e5c:	f003 0307 	and.w	r3, r3, #7
 8001e60:	4903      	ldr	r1, [pc, #12]	; (8001e70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e62:	5ccb      	ldrb	r3, [r1, r3]
 8001e64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	40021000 	.word	0x40021000
 8001e70:	08003968 	.word	0x08003968

08001e74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e78:	f7ff ffde 	bl	8001e38 <HAL_RCC_GetHCLKFreq>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	4b05      	ldr	r3, [pc, #20]	; (8001e94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	0adb      	lsrs	r3, r3, #11
 8001e84:	f003 0307 	and.w	r3, r3, #7
 8001e88:	4903      	ldr	r1, [pc, #12]	; (8001e98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e8a:	5ccb      	ldrb	r3, [r1, r3]
 8001e8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40021000 	.word	0x40021000
 8001e98:	08003968 	.word	0x08003968

08001e9c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b085      	sub	sp, #20
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001ea4:	4b0a      	ldr	r3, [pc, #40]	; (8001ed0 <RCC_Delay+0x34>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a0a      	ldr	r2, [pc, #40]	; (8001ed4 <RCC_Delay+0x38>)
 8001eaa:	fba2 2303 	umull	r2, r3, r2, r3
 8001eae:	0a5b      	lsrs	r3, r3, #9
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	fb02 f303 	mul.w	r3, r2, r3
 8001eb6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001eb8:	bf00      	nop
  }
  while (Delay --);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	1e5a      	subs	r2, r3, #1
 8001ebe:	60fa      	str	r2, [r7, #12]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d1f9      	bne.n	8001eb8 <RCC_Delay+0x1c>
}
 8001ec4:	bf00      	nop
 8001ec6:	bf00      	nop
 8001ec8:	3714      	adds	r7, #20
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bc80      	pop	{r7}
 8001ece:	4770      	bx	lr
 8001ed0:	20000020 	.word	0x20000020
 8001ed4:	10624dd3 	.word	0x10624dd3

08001ed8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	b082      	sub	sp, #8
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d101      	bne.n	8001eea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e041      	b.n	8001f6e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d106      	bne.n	8001f04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f7fe fe4e 	bl	8000ba0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2202      	movs	r2, #2
 8001f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681a      	ldr	r2, [r3, #0]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	3304      	adds	r3, #4
 8001f14:	4619      	mov	r1, r3
 8001f16:	4610      	mov	r0, r2
 8001f18:	f000 fa6a 	bl	80023f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2201      	movs	r2, #1
 8001f20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2201      	movs	r2, #1
 8001f28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2201      	movs	r2, #1
 8001f30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2201      	movs	r2, #1
 8001f38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2201      	movs	r2, #1
 8001f48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2201      	movs	r2, #1
 8001f58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2201      	movs	r2, #1
 8001f60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2201      	movs	r2, #1
 8001f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f6c:	2300      	movs	r3, #0
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	3708      	adds	r7, #8
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
	...

08001f78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d001      	beq.n	8001f90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	e035      	b.n	8001ffc <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2202      	movs	r2, #2
 8001f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68da      	ldr	r2, [r3, #12]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f042 0201 	orr.w	r2, r2, #1
 8001fa6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a16      	ldr	r2, [pc, #88]	; (8002008 <HAL_TIM_Base_Start_IT+0x90>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d009      	beq.n	8001fc6 <HAL_TIM_Base_Start_IT+0x4e>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fba:	d004      	beq.n	8001fc6 <HAL_TIM_Base_Start_IT+0x4e>
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a12      	ldr	r2, [pc, #72]	; (800200c <HAL_TIM_Base_Start_IT+0x94>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d111      	bne.n	8001fea <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	f003 0307 	and.w	r3, r3, #7
 8001fd0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	2b06      	cmp	r3, #6
 8001fd6:	d010      	beq.n	8001ffa <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f042 0201 	orr.w	r2, r2, #1
 8001fe6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fe8:	e007      	b.n	8001ffa <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f042 0201 	orr.w	r2, r2, #1
 8001ff8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ffa:	2300      	movs	r3, #0
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3714      	adds	r7, #20
 8002000:	46bd      	mov	sp, r7
 8002002:	bc80      	pop	{r7}
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	40012c00 	.word	0x40012c00
 800200c:	40000400 	.word	0x40000400

08002010 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	691b      	ldr	r3, [r3, #16]
 800201e:	f003 0302 	and.w	r3, r3, #2
 8002022:	2b02      	cmp	r3, #2
 8002024:	d122      	bne.n	800206c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	2b02      	cmp	r3, #2
 8002032:	d11b      	bne.n	800206c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f06f 0202 	mvn.w	r2, #2
 800203c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2201      	movs	r2, #1
 8002042:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	699b      	ldr	r3, [r3, #24]
 800204a:	f003 0303 	and.w	r3, r3, #3
 800204e:	2b00      	cmp	r3, #0
 8002050:	d003      	beq.n	800205a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 f9b1 	bl	80023ba <HAL_TIM_IC_CaptureCallback>
 8002058:	e005      	b.n	8002066 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f000 f9a4 	bl	80023a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f000 f9b3 	bl	80023cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	691b      	ldr	r3, [r3, #16]
 8002072:	f003 0304 	and.w	r3, r3, #4
 8002076:	2b04      	cmp	r3, #4
 8002078:	d122      	bne.n	80020c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	f003 0304 	and.w	r3, r3, #4
 8002084:	2b04      	cmp	r3, #4
 8002086:	d11b      	bne.n	80020c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f06f 0204 	mvn.w	r2, #4
 8002090:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2202      	movs	r2, #2
 8002096:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	699b      	ldr	r3, [r3, #24]
 800209e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d003      	beq.n	80020ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f000 f987 	bl	80023ba <HAL_TIM_IC_CaptureCallback>
 80020ac:	e005      	b.n	80020ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f000 f97a 	bl	80023a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f000 f989 	bl	80023cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2200      	movs	r2, #0
 80020be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	691b      	ldr	r3, [r3, #16]
 80020c6:	f003 0308 	and.w	r3, r3, #8
 80020ca:	2b08      	cmp	r3, #8
 80020cc:	d122      	bne.n	8002114 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	f003 0308 	and.w	r3, r3, #8
 80020d8:	2b08      	cmp	r3, #8
 80020da:	d11b      	bne.n	8002114 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f06f 0208 	mvn.w	r2, #8
 80020e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2204      	movs	r2, #4
 80020ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	69db      	ldr	r3, [r3, #28]
 80020f2:	f003 0303 	and.w	r3, r3, #3
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d003      	beq.n	8002102 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f000 f95d 	bl	80023ba <HAL_TIM_IC_CaptureCallback>
 8002100:	e005      	b.n	800210e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f000 f950 	bl	80023a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002108:	6878      	ldr	r0, [r7, #4]
 800210a:	f000 f95f 	bl	80023cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2200      	movs	r2, #0
 8002112:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	691b      	ldr	r3, [r3, #16]
 800211a:	f003 0310 	and.w	r3, r3, #16
 800211e:	2b10      	cmp	r3, #16
 8002120:	d122      	bne.n	8002168 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	f003 0310 	and.w	r3, r3, #16
 800212c:	2b10      	cmp	r3, #16
 800212e:	d11b      	bne.n	8002168 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f06f 0210 	mvn.w	r2, #16
 8002138:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2208      	movs	r2, #8
 800213e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	69db      	ldr	r3, [r3, #28]
 8002146:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800214a:	2b00      	cmp	r3, #0
 800214c:	d003      	beq.n	8002156 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800214e:	6878      	ldr	r0, [r7, #4]
 8002150:	f000 f933 	bl	80023ba <HAL_TIM_IC_CaptureCallback>
 8002154:	e005      	b.n	8002162 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f000 f926 	bl	80023a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800215c:	6878      	ldr	r0, [r7, #4]
 800215e:	f000 f935 	bl	80023cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	691b      	ldr	r3, [r3, #16]
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	2b01      	cmp	r3, #1
 8002174:	d10e      	bne.n	8002194 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	f003 0301 	and.w	r3, r3, #1
 8002180:	2b01      	cmp	r3, #1
 8002182:	d107      	bne.n	8002194 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f06f 0201 	mvn.w	r2, #1
 800218c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f7fe fcb8 	bl	8000b04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800219e:	2b80      	cmp	r3, #128	; 0x80
 80021a0:	d10e      	bne.n	80021c0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021ac:	2b80      	cmp	r3, #128	; 0x80
 80021ae:	d107      	bne.n	80021c0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80021b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f000 fa67 	bl	800268e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	691b      	ldr	r3, [r3, #16]
 80021c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021ca:	2b40      	cmp	r3, #64	; 0x40
 80021cc:	d10e      	bne.n	80021ec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021d8:	2b40      	cmp	r3, #64	; 0x40
 80021da:	d107      	bne.n	80021ec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80021e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f000 f8f9 	bl	80023de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	691b      	ldr	r3, [r3, #16]
 80021f2:	f003 0320 	and.w	r3, r3, #32
 80021f6:	2b20      	cmp	r3, #32
 80021f8:	d10e      	bne.n	8002218 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	f003 0320 	and.w	r3, r3, #32
 8002204:	2b20      	cmp	r3, #32
 8002206:	d107      	bne.n	8002218 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f06f 0220 	mvn.w	r2, #32
 8002210:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f000 fa32 	bl	800267c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002218:	bf00      	nop
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}

08002220 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b084      	sub	sp, #16
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002230:	2b01      	cmp	r3, #1
 8002232:	d101      	bne.n	8002238 <HAL_TIM_ConfigClockSource+0x18>
 8002234:	2302      	movs	r3, #2
 8002236:	e0b3      	b.n	80023a0 <HAL_TIM_ConfigClockSource+0x180>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2201      	movs	r2, #1
 800223c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2202      	movs	r2, #2
 8002244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002256:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800225e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	68fa      	ldr	r2, [r7, #12]
 8002266:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002270:	d03e      	beq.n	80022f0 <HAL_TIM_ConfigClockSource+0xd0>
 8002272:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002276:	f200 8087 	bhi.w	8002388 <HAL_TIM_ConfigClockSource+0x168>
 800227a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800227e:	f000 8085 	beq.w	800238c <HAL_TIM_ConfigClockSource+0x16c>
 8002282:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002286:	d87f      	bhi.n	8002388 <HAL_TIM_ConfigClockSource+0x168>
 8002288:	2b70      	cmp	r3, #112	; 0x70
 800228a:	d01a      	beq.n	80022c2 <HAL_TIM_ConfigClockSource+0xa2>
 800228c:	2b70      	cmp	r3, #112	; 0x70
 800228e:	d87b      	bhi.n	8002388 <HAL_TIM_ConfigClockSource+0x168>
 8002290:	2b60      	cmp	r3, #96	; 0x60
 8002292:	d050      	beq.n	8002336 <HAL_TIM_ConfigClockSource+0x116>
 8002294:	2b60      	cmp	r3, #96	; 0x60
 8002296:	d877      	bhi.n	8002388 <HAL_TIM_ConfigClockSource+0x168>
 8002298:	2b50      	cmp	r3, #80	; 0x50
 800229a:	d03c      	beq.n	8002316 <HAL_TIM_ConfigClockSource+0xf6>
 800229c:	2b50      	cmp	r3, #80	; 0x50
 800229e:	d873      	bhi.n	8002388 <HAL_TIM_ConfigClockSource+0x168>
 80022a0:	2b40      	cmp	r3, #64	; 0x40
 80022a2:	d058      	beq.n	8002356 <HAL_TIM_ConfigClockSource+0x136>
 80022a4:	2b40      	cmp	r3, #64	; 0x40
 80022a6:	d86f      	bhi.n	8002388 <HAL_TIM_ConfigClockSource+0x168>
 80022a8:	2b30      	cmp	r3, #48	; 0x30
 80022aa:	d064      	beq.n	8002376 <HAL_TIM_ConfigClockSource+0x156>
 80022ac:	2b30      	cmp	r3, #48	; 0x30
 80022ae:	d86b      	bhi.n	8002388 <HAL_TIM_ConfigClockSource+0x168>
 80022b0:	2b20      	cmp	r3, #32
 80022b2:	d060      	beq.n	8002376 <HAL_TIM_ConfigClockSource+0x156>
 80022b4:	2b20      	cmp	r3, #32
 80022b6:	d867      	bhi.n	8002388 <HAL_TIM_ConfigClockSource+0x168>
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d05c      	beq.n	8002376 <HAL_TIM_ConfigClockSource+0x156>
 80022bc:	2b10      	cmp	r3, #16
 80022be:	d05a      	beq.n	8002376 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80022c0:	e062      	b.n	8002388 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6818      	ldr	r0, [r3, #0]
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	6899      	ldr	r1, [r3, #8]
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	685a      	ldr	r2, [r3, #4]
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	f000 f95c 	bl	800258e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	689b      	ldr	r3, [r3, #8]
 80022dc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80022e4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	68fa      	ldr	r2, [r7, #12]
 80022ec:	609a      	str	r2, [r3, #8]
      break;
 80022ee:	e04e      	b.n	800238e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6818      	ldr	r0, [r3, #0]
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	6899      	ldr	r1, [r3, #8]
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	685a      	ldr	r2, [r3, #4]
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	f000 f945 	bl	800258e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	689a      	ldr	r2, [r3, #8]
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002312:	609a      	str	r2, [r3, #8]
      break;
 8002314:	e03b      	b.n	800238e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6818      	ldr	r0, [r3, #0]
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	6859      	ldr	r1, [r3, #4]
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	68db      	ldr	r3, [r3, #12]
 8002322:	461a      	mov	r2, r3
 8002324:	f000 f8bc 	bl	80024a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2150      	movs	r1, #80	; 0x50
 800232e:	4618      	mov	r0, r3
 8002330:	f000 f913 	bl	800255a <TIM_ITRx_SetConfig>
      break;
 8002334:	e02b      	b.n	800238e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6818      	ldr	r0, [r3, #0]
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	6859      	ldr	r1, [r3, #4]
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	68db      	ldr	r3, [r3, #12]
 8002342:	461a      	mov	r2, r3
 8002344:	f000 f8da 	bl	80024fc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	2160      	movs	r1, #96	; 0x60
 800234e:	4618      	mov	r0, r3
 8002350:	f000 f903 	bl	800255a <TIM_ITRx_SetConfig>
      break;
 8002354:	e01b      	b.n	800238e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6818      	ldr	r0, [r3, #0]
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	6859      	ldr	r1, [r3, #4]
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	461a      	mov	r2, r3
 8002364:	f000 f89c 	bl	80024a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2140      	movs	r1, #64	; 0x40
 800236e:	4618      	mov	r0, r3
 8002370:	f000 f8f3 	bl	800255a <TIM_ITRx_SetConfig>
      break;
 8002374:	e00b      	b.n	800238e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4619      	mov	r1, r3
 8002380:	4610      	mov	r0, r2
 8002382:	f000 f8ea 	bl	800255a <TIM_ITRx_SetConfig>
        break;
 8002386:	e002      	b.n	800238e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002388:	bf00      	nop
 800238a:	e000      	b.n	800238e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800238c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2201      	movs	r2, #1
 8002392:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800239e:	2300      	movs	r3, #0
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3710      	adds	r7, #16
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80023b0:	bf00      	nop
 80023b2:	370c      	adds	r7, #12
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bc80      	pop	{r7}
 80023b8:	4770      	bx	lr

080023ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80023ba:	b480      	push	{r7}
 80023bc:	b083      	sub	sp, #12
 80023be:	af00      	add	r7, sp, #0
 80023c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80023c2:	bf00      	nop
 80023c4:	370c      	adds	r7, #12
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bc80      	pop	{r7}
 80023ca:	4770      	bx	lr

080023cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b083      	sub	sp, #12
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80023d4:	bf00      	nop
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	bc80      	pop	{r7}
 80023dc:	4770      	bx	lr

080023de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80023de:	b480      	push	{r7}
 80023e0:	b083      	sub	sp, #12
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80023e6:	bf00      	nop
 80023e8:	370c      	adds	r7, #12
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bc80      	pop	{r7}
 80023ee:	4770      	bx	lr

080023f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	4a25      	ldr	r2, [pc, #148]	; (8002498 <TIM_Base_SetConfig+0xa8>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d007      	beq.n	8002418 <TIM_Base_SetConfig+0x28>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800240e:	d003      	beq.n	8002418 <TIM_Base_SetConfig+0x28>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	4a22      	ldr	r2, [pc, #136]	; (800249c <TIM_Base_SetConfig+0xac>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d108      	bne.n	800242a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800241e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	68fa      	ldr	r2, [r7, #12]
 8002426:	4313      	orrs	r3, r2
 8002428:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a1a      	ldr	r2, [pc, #104]	; (8002498 <TIM_Base_SetConfig+0xa8>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d007      	beq.n	8002442 <TIM_Base_SetConfig+0x52>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002438:	d003      	beq.n	8002442 <TIM_Base_SetConfig+0x52>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a17      	ldr	r2, [pc, #92]	; (800249c <TIM_Base_SetConfig+0xac>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d108      	bne.n	8002454 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002448:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	68db      	ldr	r3, [r3, #12]
 800244e:	68fa      	ldr	r2, [r7, #12]
 8002450:	4313      	orrs	r3, r2
 8002452:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	695b      	ldr	r3, [r3, #20]
 800245e:	4313      	orrs	r3, r2
 8002460:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	68fa      	ldr	r2, [r7, #12]
 8002466:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	689a      	ldr	r2, [r3, #8]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	4a07      	ldr	r2, [pc, #28]	; (8002498 <TIM_Base_SetConfig+0xa8>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d103      	bne.n	8002488 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	691a      	ldr	r2, [r3, #16]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2201      	movs	r2, #1
 800248c:	615a      	str	r2, [r3, #20]
}
 800248e:	bf00      	nop
 8002490:	3714      	adds	r7, #20
 8002492:	46bd      	mov	sp, r7
 8002494:	bc80      	pop	{r7}
 8002496:	4770      	bx	lr
 8002498:	40012c00 	.word	0x40012c00
 800249c:	40000400 	.word	0x40000400

080024a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b087      	sub	sp, #28
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	60b9      	str	r1, [r7, #8]
 80024aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	6a1b      	ldr	r3, [r3, #32]
 80024b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	6a1b      	ldr	r3, [r3, #32]
 80024b6:	f023 0201 	bic.w	r2, r3, #1
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	699b      	ldr	r3, [r3, #24]
 80024c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80024ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	011b      	lsls	r3, r3, #4
 80024d0:	693a      	ldr	r2, [r7, #16]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	f023 030a 	bic.w	r3, r3, #10
 80024dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80024de:	697a      	ldr	r2, [r7, #20]
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	4313      	orrs	r3, r2
 80024e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	693a      	ldr	r2, [r7, #16]
 80024ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	697a      	ldr	r2, [r7, #20]
 80024f0:	621a      	str	r2, [r3, #32]
}
 80024f2:	bf00      	nop
 80024f4:	371c      	adds	r7, #28
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bc80      	pop	{r7}
 80024fa:	4770      	bx	lr

080024fc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b087      	sub	sp, #28
 8002500:	af00      	add	r7, sp, #0
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	60b9      	str	r1, [r7, #8]
 8002506:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	6a1b      	ldr	r3, [r3, #32]
 800250c:	f023 0210 	bic.w	r2, r3, #16
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	699b      	ldr	r3, [r3, #24]
 8002518:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6a1b      	ldr	r3, [r3, #32]
 800251e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002526:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	031b      	lsls	r3, r3, #12
 800252c:	697a      	ldr	r2, [r7, #20]
 800252e:	4313      	orrs	r3, r2
 8002530:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002538:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	011b      	lsls	r3, r3, #4
 800253e:	693a      	ldr	r2, [r7, #16]
 8002540:	4313      	orrs	r3, r2
 8002542:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	697a      	ldr	r2, [r7, #20]
 8002548:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	693a      	ldr	r2, [r7, #16]
 800254e:	621a      	str	r2, [r3, #32]
}
 8002550:	bf00      	nop
 8002552:	371c      	adds	r7, #28
 8002554:	46bd      	mov	sp, r7
 8002556:	bc80      	pop	{r7}
 8002558:	4770      	bx	lr

0800255a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800255a:	b480      	push	{r7}
 800255c:	b085      	sub	sp, #20
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
 8002562:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002570:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002572:	683a      	ldr	r2, [r7, #0]
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	4313      	orrs	r3, r2
 8002578:	f043 0307 	orr.w	r3, r3, #7
 800257c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	68fa      	ldr	r2, [r7, #12]
 8002582:	609a      	str	r2, [r3, #8]
}
 8002584:	bf00      	nop
 8002586:	3714      	adds	r7, #20
 8002588:	46bd      	mov	sp, r7
 800258a:	bc80      	pop	{r7}
 800258c:	4770      	bx	lr

0800258e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800258e:	b480      	push	{r7}
 8002590:	b087      	sub	sp, #28
 8002592:	af00      	add	r7, sp, #0
 8002594:	60f8      	str	r0, [r7, #12]
 8002596:	60b9      	str	r1, [r7, #8]
 8002598:	607a      	str	r2, [r7, #4]
 800259a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80025a8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	021a      	lsls	r2, r3, #8
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	431a      	orrs	r2, r3
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	4313      	orrs	r3, r2
 80025b6:	697a      	ldr	r2, [r7, #20]
 80025b8:	4313      	orrs	r3, r2
 80025ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	697a      	ldr	r2, [r7, #20]
 80025c0:	609a      	str	r2, [r3, #8]
}
 80025c2:	bf00      	nop
 80025c4:	371c      	adds	r7, #28
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bc80      	pop	{r7}
 80025ca:	4770      	bx	lr

080025cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b085      	sub	sp, #20
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
 80025d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d101      	bne.n	80025e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80025e0:	2302      	movs	r3, #2
 80025e2:	e041      	b.n	8002668 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2201      	movs	r2, #1
 80025e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2202      	movs	r2, #2
 80025f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800260a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	68fa      	ldr	r2, [r7, #12]
 8002612:	4313      	orrs	r3, r2
 8002614:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	68fa      	ldr	r2, [r7, #12]
 800261c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a14      	ldr	r2, [pc, #80]	; (8002674 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d009      	beq.n	800263c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002630:	d004      	beq.n	800263c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a10      	ldr	r2, [pc, #64]	; (8002678 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d10c      	bne.n	8002656 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002642:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	68ba      	ldr	r2, [r7, #8]
 800264a:	4313      	orrs	r3, r2
 800264c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	68ba      	ldr	r2, [r7, #8]
 8002654:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2201      	movs	r2, #1
 800265a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2200      	movs	r2, #0
 8002662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002666:	2300      	movs	r3, #0
}
 8002668:	4618      	mov	r0, r3
 800266a:	3714      	adds	r7, #20
 800266c:	46bd      	mov	sp, r7
 800266e:	bc80      	pop	{r7}
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	40012c00 	.word	0x40012c00
 8002678:	40000400 	.word	0x40000400

0800267c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800267c:	b480      	push	{r7}
 800267e:	b083      	sub	sp, #12
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002684:	bf00      	nop
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	bc80      	pop	{r7}
 800268c:	4770      	bx	lr

0800268e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800268e:	b480      	push	{r7}
 8002690:	b083      	sub	sp, #12
 8002692:	af00      	add	r7, sp, #0
 8002694:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002696:	bf00      	nop
 8002698:	370c      	adds	r7, #12
 800269a:	46bd      	mov	sp, r7
 800269c:	bc80      	pop	{r7}
 800269e:	4770      	bx	lr

080026a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d101      	bne.n	80026b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e03f      	b.n	8002732 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d106      	bne.n	80026cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2200      	movs	r2, #0
 80026c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f7fe fa8e 	bl	8000be8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2224      	movs	r2, #36	; 0x24
 80026d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68da      	ldr	r2, [r3, #12]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80026e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f000 fc25 	bl	8002f34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	691a      	ldr	r2, [r3, #16]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80026f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	695a      	ldr	r2, [r3, #20]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002708:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	68da      	ldr	r2, [r3, #12]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002718:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2220      	movs	r2, #32
 8002724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2220      	movs	r2, #32
 800272c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	3708      	adds	r7, #8
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}

0800273a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800273a:	b580      	push	{r7, lr}
 800273c:	b08a      	sub	sp, #40	; 0x28
 800273e:	af02      	add	r7, sp, #8
 8002740:	60f8      	str	r0, [r7, #12]
 8002742:	60b9      	str	r1, [r7, #8]
 8002744:	603b      	str	r3, [r7, #0]
 8002746:	4613      	mov	r3, r2
 8002748:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800274a:	2300      	movs	r3, #0
 800274c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002754:	b2db      	uxtb	r3, r3
 8002756:	2b20      	cmp	r3, #32
 8002758:	d17c      	bne.n	8002854 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d002      	beq.n	8002766 <HAL_UART_Transmit+0x2c>
 8002760:	88fb      	ldrh	r3, [r7, #6]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d101      	bne.n	800276a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e075      	b.n	8002856 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002770:	2b01      	cmp	r3, #1
 8002772:	d101      	bne.n	8002778 <HAL_UART_Transmit+0x3e>
 8002774:	2302      	movs	r3, #2
 8002776:	e06e      	b.n	8002856 <HAL_UART_Transmit+0x11c>
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2201      	movs	r2, #1
 800277c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	2200      	movs	r2, #0
 8002784:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2221      	movs	r2, #33	; 0x21
 800278a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800278e:	f7fe fc17 	bl	8000fc0 <HAL_GetTick>
 8002792:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	88fa      	ldrh	r2, [r7, #6]
 8002798:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	88fa      	ldrh	r2, [r7, #6]
 800279e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	689b      	ldr	r3, [r3, #8]
 80027a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027a8:	d108      	bne.n	80027bc <HAL_UART_Transmit+0x82>
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	691b      	ldr	r3, [r3, #16]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d104      	bne.n	80027bc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80027b2:	2300      	movs	r3, #0
 80027b4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	61bb      	str	r3, [r7, #24]
 80027ba:	e003      	b.n	80027c4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80027c0:	2300      	movs	r3, #0
 80027c2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2200      	movs	r2, #0
 80027c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80027cc:	e02a      	b.n	8002824 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	9300      	str	r3, [sp, #0]
 80027d2:	697b      	ldr	r3, [r7, #20]
 80027d4:	2200      	movs	r2, #0
 80027d6:	2180      	movs	r1, #128	; 0x80
 80027d8:	68f8      	ldr	r0, [r7, #12]
 80027da:	f000 fa11 	bl	8002c00 <UART_WaitOnFlagUntilTimeout>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d001      	beq.n	80027e8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80027e4:	2303      	movs	r3, #3
 80027e6:	e036      	b.n	8002856 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d10b      	bne.n	8002806 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80027ee:	69bb      	ldr	r3, [r7, #24]
 80027f0:	881b      	ldrh	r3, [r3, #0]
 80027f2:	461a      	mov	r2, r3
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80027fc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80027fe:	69bb      	ldr	r3, [r7, #24]
 8002800:	3302      	adds	r3, #2
 8002802:	61bb      	str	r3, [r7, #24]
 8002804:	e007      	b.n	8002816 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	781a      	ldrb	r2, [r3, #0]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	3301      	adds	r3, #1
 8002814:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800281a:	b29b      	uxth	r3, r3
 800281c:	3b01      	subs	r3, #1
 800281e:	b29a      	uxth	r2, r3
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002828:	b29b      	uxth	r3, r3
 800282a:	2b00      	cmp	r3, #0
 800282c:	d1cf      	bne.n	80027ce <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	9300      	str	r3, [sp, #0]
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	2200      	movs	r2, #0
 8002836:	2140      	movs	r1, #64	; 0x40
 8002838:	68f8      	ldr	r0, [r7, #12]
 800283a:	f000 f9e1 	bl	8002c00 <UART_WaitOnFlagUntilTimeout>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d001      	beq.n	8002848 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e006      	b.n	8002856 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2220      	movs	r2, #32
 800284c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002850:	2300      	movs	r3, #0
 8002852:	e000      	b.n	8002856 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002854:	2302      	movs	r3, #2
  }
}
 8002856:	4618      	mov	r0, r3
 8002858:	3720      	adds	r7, #32
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
	...

08002860 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b08a      	sub	sp, #40	; 0x28
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	695b      	ldr	r3, [r3, #20]
 800287e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8002880:	2300      	movs	r3, #0
 8002882:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8002884:	2300      	movs	r3, #0
 8002886:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288a:	f003 030f 	and.w	r3, r3, #15
 800288e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8002890:	69bb      	ldr	r3, [r7, #24]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d10d      	bne.n	80028b2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002898:	f003 0320 	and.w	r3, r3, #32
 800289c:	2b00      	cmp	r3, #0
 800289e:	d008      	beq.n	80028b2 <HAL_UART_IRQHandler+0x52>
 80028a0:	6a3b      	ldr	r3, [r7, #32]
 80028a2:	f003 0320 	and.w	r3, r3, #32
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d003      	beq.n	80028b2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f000 fa99 	bl	8002de2 <UART_Receive_IT>
      return;
 80028b0:	e17b      	b.n	8002baa <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	f000 80b1 	beq.w	8002a1c <HAL_UART_IRQHandler+0x1bc>
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	f003 0301 	and.w	r3, r3, #1
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d105      	bne.n	80028d0 <HAL_UART_IRQHandler+0x70>
 80028c4:	6a3b      	ldr	r3, [r7, #32]
 80028c6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	f000 80a6 	beq.w	8002a1c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80028d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d00a      	beq.n	80028f0 <HAL_UART_IRQHandler+0x90>
 80028da:	6a3b      	ldr	r3, [r7, #32]
 80028dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d005      	beq.n	80028f0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e8:	f043 0201 	orr.w	r2, r3, #1
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80028f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028f2:	f003 0304 	and.w	r3, r3, #4
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d00a      	beq.n	8002910 <HAL_UART_IRQHandler+0xb0>
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	f003 0301 	and.w	r3, r3, #1
 8002900:	2b00      	cmp	r3, #0
 8002902:	d005      	beq.n	8002910 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002908:	f043 0202 	orr.w	r2, r3, #2
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002912:	f003 0302 	and.w	r3, r3, #2
 8002916:	2b00      	cmp	r3, #0
 8002918:	d00a      	beq.n	8002930 <HAL_UART_IRQHandler+0xd0>
 800291a:	69fb      	ldr	r3, [r7, #28]
 800291c:	f003 0301 	and.w	r3, r3, #1
 8002920:	2b00      	cmp	r3, #0
 8002922:	d005      	beq.n	8002930 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002928:	f043 0204 	orr.w	r2, r3, #4
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002932:	f003 0308 	and.w	r3, r3, #8
 8002936:	2b00      	cmp	r3, #0
 8002938:	d00f      	beq.n	800295a <HAL_UART_IRQHandler+0xfa>
 800293a:	6a3b      	ldr	r3, [r7, #32]
 800293c:	f003 0320 	and.w	r3, r3, #32
 8002940:	2b00      	cmp	r3, #0
 8002942:	d104      	bne.n	800294e <HAL_UART_IRQHandler+0xee>
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	2b00      	cmp	r3, #0
 800294c:	d005      	beq.n	800295a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002952:	f043 0208 	orr.w	r2, r3, #8
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295e:	2b00      	cmp	r3, #0
 8002960:	f000 811e 	beq.w	8002ba0 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002966:	f003 0320 	and.w	r3, r3, #32
 800296a:	2b00      	cmp	r3, #0
 800296c:	d007      	beq.n	800297e <HAL_UART_IRQHandler+0x11e>
 800296e:	6a3b      	ldr	r3, [r7, #32]
 8002970:	f003 0320 	and.w	r3, r3, #32
 8002974:	2b00      	cmp	r3, #0
 8002976:	d002      	beq.n	800297e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f000 fa32 	bl	8002de2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	695b      	ldr	r3, [r3, #20]
 8002984:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002988:	2b00      	cmp	r3, #0
 800298a:	bf14      	ite	ne
 800298c:	2301      	movne	r3, #1
 800298e:	2300      	moveq	r3, #0
 8002990:	b2db      	uxtb	r3, r3
 8002992:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002998:	f003 0308 	and.w	r3, r3, #8
 800299c:	2b00      	cmp	r3, #0
 800299e:	d102      	bne.n	80029a6 <HAL_UART_IRQHandler+0x146>
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d031      	beq.n	8002a0a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f000 f974 	bl	8002c94 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	695b      	ldr	r3, [r3, #20]
 80029b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d023      	beq.n	8002a02 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	695a      	ldr	r2, [r3, #20]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80029c8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d013      	beq.n	80029fa <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029d6:	4a76      	ldr	r2, [pc, #472]	; (8002bb0 <HAL_UART_IRQHandler+0x350>)
 80029d8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029de:	4618      	mov	r0, r3
 80029e0:	f7fe fc40 	bl	8001264 <HAL_DMA_Abort_IT>
 80029e4:	4603      	mov	r3, r0
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d016      	beq.n	8002a18 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029f0:	687a      	ldr	r2, [r7, #4]
 80029f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80029f4:	4610      	mov	r0, r2
 80029f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029f8:	e00e      	b.n	8002a18 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f000 f8ec 	bl	8002bd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a00:	e00a      	b.n	8002a18 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f000 f8e8 	bl	8002bd8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a08:	e006      	b.n	8002a18 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002a0a:	6878      	ldr	r0, [r7, #4]
 8002a0c:	f000 f8e4 	bl	8002bd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002a16:	e0c3      	b.n	8002ba0 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a18:	bf00      	nop
    return;
 8002a1a:	e0c1      	b.n	8002ba0 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	f040 80a1 	bne.w	8002b68 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8002a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a28:	f003 0310 	and.w	r3, r3, #16
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	f000 809b 	beq.w	8002b68 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8002a32:	6a3b      	ldr	r3, [r7, #32]
 8002a34:	f003 0310 	and.w	r3, r3, #16
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	f000 8095 	beq.w	8002b68 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002a3e:	2300      	movs	r3, #0
 8002a40:	60fb      	str	r3, [r7, #12]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	60fb      	str	r3, [r7, #12]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	60fb      	str	r3, [r7, #12]
 8002a52:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	695b      	ldr	r3, [r3, #20]
 8002a5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d04e      	beq.n	8002b00 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8002a6c:	8a3b      	ldrh	r3, [r7, #16]
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	f000 8098 	beq.w	8002ba4 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002a78:	8a3a      	ldrh	r2, [r7, #16]
 8002a7a:	429a      	cmp	r2, r3
 8002a7c:	f080 8092 	bcs.w	8002ba4 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	8a3a      	ldrh	r2, [r7, #16]
 8002a84:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a8a:	699b      	ldr	r3, [r3, #24]
 8002a8c:	2b20      	cmp	r3, #32
 8002a8e:	d02b      	beq.n	8002ae8 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	68da      	ldr	r2, [r3, #12]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002a9e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	695a      	ldr	r2, [r3, #20]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f022 0201 	bic.w	r2, r2, #1
 8002aae:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	695a      	ldr	r2, [r3, #20]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002abe:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2220      	movs	r2, #32
 8002ac4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2200      	movs	r2, #0
 8002acc:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	68da      	ldr	r2, [r3, #12]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f022 0210 	bic.w	r2, r2, #16
 8002adc:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f7fe fb83 	bl	80011ee <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002af0:	b29b      	uxth	r3, r3
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	b29b      	uxth	r3, r3
 8002af6:	4619      	mov	r1, r3
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	f000 f876 	bl	8002bea <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002afe:	e051      	b.n	8002ba4 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d047      	beq.n	8002ba8 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8002b18:	8a7b      	ldrh	r3, [r7, #18]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d044      	beq.n	8002ba8 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	68da      	ldr	r2, [r3, #12]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002b2c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	695a      	ldr	r2, [r3, #20]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f022 0201 	bic.w	r2, r2, #1
 8002b3c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2220      	movs	r2, #32
 8002b42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	68da      	ldr	r2, [r3, #12]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f022 0210 	bic.w	r2, r2, #16
 8002b5a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002b5c:	8a7b      	ldrh	r3, [r7, #18]
 8002b5e:	4619      	mov	r1, r3
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f000 f842 	bl	8002bea <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002b66:	e01f      	b.n	8002ba8 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d008      	beq.n	8002b84 <HAL_UART_IRQHandler+0x324>
 8002b72:	6a3b      	ldr	r3, [r7, #32]
 8002b74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d003      	beq.n	8002b84 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8002b7c:	6878      	ldr	r0, [r7, #4]
 8002b7e:	f000 f8c9 	bl	8002d14 <UART_Transmit_IT>
    return;
 8002b82:	e012      	b.n	8002baa <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d00d      	beq.n	8002baa <HAL_UART_IRQHandler+0x34a>
 8002b8e:	6a3b      	ldr	r3, [r7, #32]
 8002b90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d008      	beq.n	8002baa <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	f000 f90a 	bl	8002db2 <UART_EndTransmit_IT>
    return;
 8002b9e:	e004      	b.n	8002baa <HAL_UART_IRQHandler+0x34a>
    return;
 8002ba0:	bf00      	nop
 8002ba2:	e002      	b.n	8002baa <HAL_UART_IRQHandler+0x34a>
      return;
 8002ba4:	bf00      	nop
 8002ba6:	e000      	b.n	8002baa <HAL_UART_IRQHandler+0x34a>
      return;
 8002ba8:	bf00      	nop
  }
}
 8002baa:	3728      	adds	r7, #40	; 0x28
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	08002ced 	.word	0x08002ced

08002bb4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b083      	sub	sp, #12
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002bbc:	bf00      	nop
 8002bbe:	370c      	adds	r7, #12
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bc80      	pop	{r7}
 8002bc4:	4770      	bx	lr

08002bc6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002bc6:	b480      	push	{r7}
 8002bc8:	b083      	sub	sp, #12
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002bce:	bf00      	nop
 8002bd0:	370c      	adds	r7, #12
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bc80      	pop	{r7}
 8002bd6:	4770      	bx	lr

08002bd8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002be0:	bf00      	nop
 8002be2:	370c      	adds	r7, #12
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bc80      	pop	{r7}
 8002be8:	4770      	bx	lr

08002bea <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002bea:	b480      	push	{r7}
 8002bec:	b083      	sub	sp, #12
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	6078      	str	r0, [r7, #4]
 8002bf2:	460b      	mov	r3, r1
 8002bf4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002bf6:	bf00      	nop
 8002bf8:	370c      	adds	r7, #12
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bc80      	pop	{r7}
 8002bfe:	4770      	bx	lr

08002c00 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	60f8      	str	r0, [r7, #12]
 8002c08:	60b9      	str	r1, [r7, #8]
 8002c0a:	603b      	str	r3, [r7, #0]
 8002c0c:	4613      	mov	r3, r2
 8002c0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c10:	e02c      	b.n	8002c6c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c12:	69bb      	ldr	r3, [r7, #24]
 8002c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c18:	d028      	beq.n	8002c6c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002c1a:	69bb      	ldr	r3, [r7, #24]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d007      	beq.n	8002c30 <UART_WaitOnFlagUntilTimeout+0x30>
 8002c20:	f7fe f9ce 	bl	8000fc0 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	69ba      	ldr	r2, [r7, #24]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d21d      	bcs.n	8002c6c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	68da      	ldr	r2, [r3, #12]
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002c3e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	695a      	ldr	r2, [r3, #20]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f022 0201 	bic.w	r2, r2, #1
 8002c4e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	2220      	movs	r2, #32
 8002c54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2220      	movs	r2, #32
 8002c5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2200      	movs	r2, #0
 8002c64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	e00f      	b.n	8002c8c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	4013      	ands	r3, r2
 8002c76:	68ba      	ldr	r2, [r7, #8]
 8002c78:	429a      	cmp	r2, r3
 8002c7a:	bf0c      	ite	eq
 8002c7c:	2301      	moveq	r3, #1
 8002c7e:	2300      	movne	r3, #0
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	461a      	mov	r2, r3
 8002c84:	79fb      	ldrb	r3, [r7, #7]
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d0c3      	beq.n	8002c12 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c8a:	2300      	movs	r3, #0
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	3710      	adds	r7, #16
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}

08002c94 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b083      	sub	sp, #12
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	68da      	ldr	r2, [r3, #12]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002caa:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	695a      	ldr	r2, [r3, #20]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f022 0201 	bic.w	r2, r2, #1
 8002cba:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc0:	2b01      	cmp	r3, #1
 8002cc2:	d107      	bne.n	8002cd4 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	68da      	ldr	r2, [r3, #12]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f022 0210 	bic.w	r2, r2, #16
 8002cd2:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2220      	movs	r2, #32
 8002cd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002ce2:	bf00      	nop
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bc80      	pop	{r7}
 8002cea:	4770      	bx	lr

08002cec <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2200      	movs	r2, #0
 8002d04:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002d06:	68f8      	ldr	r0, [r7, #12]
 8002d08:	f7ff ff66 	bl	8002bd8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002d0c:	bf00      	nop
 8002d0e:	3710      	adds	r7, #16
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b085      	sub	sp, #20
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	2b21      	cmp	r3, #33	; 0x21
 8002d26:	d13e      	bne.n	8002da6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d30:	d114      	bne.n	8002d5c <UART_Transmit_IT+0x48>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	691b      	ldr	r3, [r3, #16]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d110      	bne.n	8002d5c <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6a1b      	ldr	r3, [r3, #32]
 8002d3e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	881b      	ldrh	r3, [r3, #0]
 8002d44:	461a      	mov	r2, r3
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d4e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a1b      	ldr	r3, [r3, #32]
 8002d54:	1c9a      	adds	r2, r3, #2
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	621a      	str	r2, [r3, #32]
 8002d5a:	e008      	b.n	8002d6e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6a1b      	ldr	r3, [r3, #32]
 8002d60:	1c59      	adds	r1, r3, #1
 8002d62:	687a      	ldr	r2, [r7, #4]
 8002d64:	6211      	str	r1, [r2, #32]
 8002d66:	781a      	ldrb	r2, [r3, #0]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	3b01      	subs	r3, #1
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d10f      	bne.n	8002da2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	68da      	ldr	r2, [r3, #12]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d90:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	68da      	ldr	r2, [r3, #12]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002da0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002da2:	2300      	movs	r3, #0
 8002da4:	e000      	b.n	8002da8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002da6:	2302      	movs	r3, #2
  }
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3714      	adds	r7, #20
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bc80      	pop	{r7}
 8002db0:	4770      	bx	lr

08002db2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002db2:	b580      	push	{r7, lr}
 8002db4:	b082      	sub	sp, #8
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	68da      	ldr	r2, [r3, #12]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002dc8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2220      	movs	r2, #32
 8002dce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f7ff feee 	bl	8002bb4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3708      	adds	r7, #8
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002de2:	b580      	push	{r7, lr}
 8002de4:	b086      	sub	sp, #24
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	2b22      	cmp	r3, #34	; 0x22
 8002df4:	f040 8099 	bne.w	8002f2a <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e00:	d117      	bne.n	8002e32 <UART_Receive_IT+0x50>
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	691b      	ldr	r3, [r3, #16]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d113      	bne.n	8002e32 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e12:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e20:	b29a      	uxth	r2, r3
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e2a:	1c9a      	adds	r2, r3, #2
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	629a      	str	r2, [r3, #40]	; 0x28
 8002e30:	e026      	b.n	8002e80 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e36:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	689b      	ldr	r3, [r3, #8]
 8002e40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e44:	d007      	beq.n	8002e56 <UART_Receive_IT+0x74>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d10a      	bne.n	8002e64 <UART_Receive_IT+0x82>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	691b      	ldr	r3, [r3, #16]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d106      	bne.n	8002e64 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	b2da      	uxtb	r2, r3
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	701a      	strb	r2, [r3, #0]
 8002e62:	e008      	b.n	8002e76 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e70:	b2da      	uxtb	r2, r3
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e7a:	1c5a      	adds	r2, r3, #1
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002e84:	b29b      	uxth	r3, r3
 8002e86:	3b01      	subs	r3, #1
 8002e88:	b29b      	uxth	r3, r3
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	4619      	mov	r1, r3
 8002e8e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d148      	bne.n	8002f26 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68da      	ldr	r2, [r3, #12]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f022 0220 	bic.w	r2, r2, #32
 8002ea2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	68da      	ldr	r2, [r3, #12]
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002eb2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	695a      	ldr	r2, [r3, #20]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f022 0201 	bic.w	r2, r2, #1
 8002ec2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2220      	movs	r2, #32
 8002ec8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	d123      	bne.n	8002f1c <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	68da      	ldr	r2, [r3, #12]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f022 0210 	bic.w	r2, r2, #16
 8002ee8:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0310 	and.w	r3, r3, #16
 8002ef4:	2b10      	cmp	r3, #16
 8002ef6:	d10a      	bne.n	8002f0e <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002ef8:	2300      	movs	r3, #0
 8002efa:	60fb      	str	r3, [r7, #12]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	60fb      	str	r3, [r7, #12]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	60fb      	str	r3, [r7, #12]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002f12:	4619      	mov	r1, r3
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f7ff fe68 	bl	8002bea <HAL_UARTEx_RxEventCallback>
 8002f1a:	e002      	b.n	8002f22 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8002f1c:	6878      	ldr	r0, [r7, #4]
 8002f1e:	f7ff fe52 	bl	8002bc6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002f22:	2300      	movs	r3, #0
 8002f24:	e002      	b.n	8002f2c <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8002f26:	2300      	movs	r3, #0
 8002f28:	e000      	b.n	8002f2c <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8002f2a:	2302      	movs	r3, #2
  }
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3718      	adds	r7, #24
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b084      	sub	sp, #16
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	691b      	ldr	r3, [r3, #16]
 8002f42:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	68da      	ldr	r2, [r3, #12]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	689a      	ldr	r2, [r3, #8]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	691b      	ldr	r3, [r3, #16]
 8002f5a:	431a      	orrs	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	695b      	ldr	r3, [r3, #20]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002f6e:	f023 030c 	bic.w	r3, r3, #12
 8002f72:	687a      	ldr	r2, [r7, #4]
 8002f74:	6812      	ldr	r2, [r2, #0]
 8002f76:	68b9      	ldr	r1, [r7, #8]
 8002f78:	430b      	orrs	r3, r1
 8002f7a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	695b      	ldr	r3, [r3, #20]
 8002f82:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	699a      	ldr	r2, [r3, #24]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	430a      	orrs	r2, r1
 8002f90:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4a2c      	ldr	r2, [pc, #176]	; (8003048 <UART_SetConfig+0x114>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d103      	bne.n	8002fa4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002f9c:	f7fe ff6a 	bl	8001e74 <HAL_RCC_GetPCLK2Freq>
 8002fa0:	60f8      	str	r0, [r7, #12]
 8002fa2:	e002      	b.n	8002faa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002fa4:	f7fe ff52 	bl	8001e4c <HAL_RCC_GetPCLK1Freq>
 8002fa8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002faa:	68fa      	ldr	r2, [r7, #12]
 8002fac:	4613      	mov	r3, r2
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	4413      	add	r3, r2
 8002fb2:	009a      	lsls	r2, r3, #2
 8002fb4:	441a      	add	r2, r3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	009b      	lsls	r3, r3, #2
 8002fbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fc0:	4a22      	ldr	r2, [pc, #136]	; (800304c <UART_SetConfig+0x118>)
 8002fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc6:	095b      	lsrs	r3, r3, #5
 8002fc8:	0119      	lsls	r1, r3, #4
 8002fca:	68fa      	ldr	r2, [r7, #12]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	4413      	add	r3, r2
 8002fd2:	009a      	lsls	r2, r3, #2
 8002fd4:	441a      	add	r2, r3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	fbb2 f2f3 	udiv	r2, r2, r3
 8002fe0:	4b1a      	ldr	r3, [pc, #104]	; (800304c <UART_SetConfig+0x118>)
 8002fe2:	fba3 0302 	umull	r0, r3, r3, r2
 8002fe6:	095b      	lsrs	r3, r3, #5
 8002fe8:	2064      	movs	r0, #100	; 0x64
 8002fea:	fb00 f303 	mul.w	r3, r0, r3
 8002fee:	1ad3      	subs	r3, r2, r3
 8002ff0:	011b      	lsls	r3, r3, #4
 8002ff2:	3332      	adds	r3, #50	; 0x32
 8002ff4:	4a15      	ldr	r2, [pc, #84]	; (800304c <UART_SetConfig+0x118>)
 8002ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8002ffa:	095b      	lsrs	r3, r3, #5
 8002ffc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003000:	4419      	add	r1, r3
 8003002:	68fa      	ldr	r2, [r7, #12]
 8003004:	4613      	mov	r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	4413      	add	r3, r2
 800300a:	009a      	lsls	r2, r3, #2
 800300c:	441a      	add	r2, r3
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	fbb2 f2f3 	udiv	r2, r2, r3
 8003018:	4b0c      	ldr	r3, [pc, #48]	; (800304c <UART_SetConfig+0x118>)
 800301a:	fba3 0302 	umull	r0, r3, r3, r2
 800301e:	095b      	lsrs	r3, r3, #5
 8003020:	2064      	movs	r0, #100	; 0x64
 8003022:	fb00 f303 	mul.w	r3, r0, r3
 8003026:	1ad3      	subs	r3, r2, r3
 8003028:	011b      	lsls	r3, r3, #4
 800302a:	3332      	adds	r3, #50	; 0x32
 800302c:	4a07      	ldr	r2, [pc, #28]	; (800304c <UART_SetConfig+0x118>)
 800302e:	fba2 2303 	umull	r2, r3, r2, r3
 8003032:	095b      	lsrs	r3, r3, #5
 8003034:	f003 020f 	and.w	r2, r3, #15
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	440a      	add	r2, r1
 800303e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003040:	bf00      	nop
 8003042:	3710      	adds	r7, #16
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}
 8003048:	40013800 	.word	0x40013800
 800304c:	51eb851f 	.word	0x51eb851f

08003050 <__errno>:
 8003050:	4b01      	ldr	r3, [pc, #4]	; (8003058 <__errno+0x8>)
 8003052:	6818      	ldr	r0, [r3, #0]
 8003054:	4770      	bx	lr
 8003056:	bf00      	nop
 8003058:	2000002c 	.word	0x2000002c

0800305c <__libc_init_array>:
 800305c:	b570      	push	{r4, r5, r6, lr}
 800305e:	2600      	movs	r6, #0
 8003060:	4d0c      	ldr	r5, [pc, #48]	; (8003094 <__libc_init_array+0x38>)
 8003062:	4c0d      	ldr	r4, [pc, #52]	; (8003098 <__libc_init_array+0x3c>)
 8003064:	1b64      	subs	r4, r4, r5
 8003066:	10a4      	asrs	r4, r4, #2
 8003068:	42a6      	cmp	r6, r4
 800306a:	d109      	bne.n	8003080 <__libc_init_array+0x24>
 800306c:	f000 fc5c 	bl	8003928 <_init>
 8003070:	2600      	movs	r6, #0
 8003072:	4d0a      	ldr	r5, [pc, #40]	; (800309c <__libc_init_array+0x40>)
 8003074:	4c0a      	ldr	r4, [pc, #40]	; (80030a0 <__libc_init_array+0x44>)
 8003076:	1b64      	subs	r4, r4, r5
 8003078:	10a4      	asrs	r4, r4, #2
 800307a:	42a6      	cmp	r6, r4
 800307c:	d105      	bne.n	800308a <__libc_init_array+0x2e>
 800307e:	bd70      	pop	{r4, r5, r6, pc}
 8003080:	f855 3b04 	ldr.w	r3, [r5], #4
 8003084:	4798      	blx	r3
 8003086:	3601      	adds	r6, #1
 8003088:	e7ee      	b.n	8003068 <__libc_init_array+0xc>
 800308a:	f855 3b04 	ldr.w	r3, [r5], #4
 800308e:	4798      	blx	r3
 8003090:	3601      	adds	r6, #1
 8003092:	e7f2      	b.n	800307a <__libc_init_array+0x1e>
 8003094:	080039a4 	.word	0x080039a4
 8003098:	080039a4 	.word	0x080039a4
 800309c:	080039a4 	.word	0x080039a4
 80030a0:	080039a8 	.word	0x080039a8

080030a4 <memset>:
 80030a4:	4603      	mov	r3, r0
 80030a6:	4402      	add	r2, r0
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d100      	bne.n	80030ae <memset+0xa>
 80030ac:	4770      	bx	lr
 80030ae:	f803 1b01 	strb.w	r1, [r3], #1
 80030b2:	e7f9      	b.n	80030a8 <memset+0x4>

080030b4 <siprintf>:
 80030b4:	b40e      	push	{r1, r2, r3}
 80030b6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80030ba:	b500      	push	{lr}
 80030bc:	b09c      	sub	sp, #112	; 0x70
 80030be:	ab1d      	add	r3, sp, #116	; 0x74
 80030c0:	9002      	str	r0, [sp, #8]
 80030c2:	9006      	str	r0, [sp, #24]
 80030c4:	9107      	str	r1, [sp, #28]
 80030c6:	9104      	str	r1, [sp, #16]
 80030c8:	4808      	ldr	r0, [pc, #32]	; (80030ec <siprintf+0x38>)
 80030ca:	4909      	ldr	r1, [pc, #36]	; (80030f0 <siprintf+0x3c>)
 80030cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80030d0:	9105      	str	r1, [sp, #20]
 80030d2:	6800      	ldr	r0, [r0, #0]
 80030d4:	a902      	add	r1, sp, #8
 80030d6:	9301      	str	r3, [sp, #4]
 80030d8:	f000 f868 	bl	80031ac <_svfiprintf_r>
 80030dc:	2200      	movs	r2, #0
 80030de:	9b02      	ldr	r3, [sp, #8]
 80030e0:	701a      	strb	r2, [r3, #0]
 80030e2:	b01c      	add	sp, #112	; 0x70
 80030e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80030e8:	b003      	add	sp, #12
 80030ea:	4770      	bx	lr
 80030ec:	2000002c 	.word	0x2000002c
 80030f0:	ffff0208 	.word	0xffff0208

080030f4 <__ssputs_r>:
 80030f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030f8:	688e      	ldr	r6, [r1, #8]
 80030fa:	4682      	mov	sl, r0
 80030fc:	429e      	cmp	r6, r3
 80030fe:	460c      	mov	r4, r1
 8003100:	4690      	mov	r8, r2
 8003102:	461f      	mov	r7, r3
 8003104:	d838      	bhi.n	8003178 <__ssputs_r+0x84>
 8003106:	898a      	ldrh	r2, [r1, #12]
 8003108:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800310c:	d032      	beq.n	8003174 <__ssputs_r+0x80>
 800310e:	6825      	ldr	r5, [r4, #0]
 8003110:	6909      	ldr	r1, [r1, #16]
 8003112:	3301      	adds	r3, #1
 8003114:	eba5 0901 	sub.w	r9, r5, r1
 8003118:	6965      	ldr	r5, [r4, #20]
 800311a:	444b      	add	r3, r9
 800311c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003120:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003124:	106d      	asrs	r5, r5, #1
 8003126:	429d      	cmp	r5, r3
 8003128:	bf38      	it	cc
 800312a:	461d      	movcc	r5, r3
 800312c:	0553      	lsls	r3, r2, #21
 800312e:	d531      	bpl.n	8003194 <__ssputs_r+0xa0>
 8003130:	4629      	mov	r1, r5
 8003132:	f000 fb53 	bl	80037dc <_malloc_r>
 8003136:	4606      	mov	r6, r0
 8003138:	b950      	cbnz	r0, 8003150 <__ssputs_r+0x5c>
 800313a:	230c      	movs	r3, #12
 800313c:	f04f 30ff 	mov.w	r0, #4294967295
 8003140:	f8ca 3000 	str.w	r3, [sl]
 8003144:	89a3      	ldrh	r3, [r4, #12]
 8003146:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800314a:	81a3      	strh	r3, [r4, #12]
 800314c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003150:	464a      	mov	r2, r9
 8003152:	6921      	ldr	r1, [r4, #16]
 8003154:	f000 face 	bl	80036f4 <memcpy>
 8003158:	89a3      	ldrh	r3, [r4, #12]
 800315a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800315e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003162:	81a3      	strh	r3, [r4, #12]
 8003164:	6126      	str	r6, [r4, #16]
 8003166:	444e      	add	r6, r9
 8003168:	6026      	str	r6, [r4, #0]
 800316a:	463e      	mov	r6, r7
 800316c:	6165      	str	r5, [r4, #20]
 800316e:	eba5 0509 	sub.w	r5, r5, r9
 8003172:	60a5      	str	r5, [r4, #8]
 8003174:	42be      	cmp	r6, r7
 8003176:	d900      	bls.n	800317a <__ssputs_r+0x86>
 8003178:	463e      	mov	r6, r7
 800317a:	4632      	mov	r2, r6
 800317c:	4641      	mov	r1, r8
 800317e:	6820      	ldr	r0, [r4, #0]
 8003180:	f000 fac6 	bl	8003710 <memmove>
 8003184:	68a3      	ldr	r3, [r4, #8]
 8003186:	6822      	ldr	r2, [r4, #0]
 8003188:	1b9b      	subs	r3, r3, r6
 800318a:	4432      	add	r2, r6
 800318c:	2000      	movs	r0, #0
 800318e:	60a3      	str	r3, [r4, #8]
 8003190:	6022      	str	r2, [r4, #0]
 8003192:	e7db      	b.n	800314c <__ssputs_r+0x58>
 8003194:	462a      	mov	r2, r5
 8003196:	f000 fb7b 	bl	8003890 <_realloc_r>
 800319a:	4606      	mov	r6, r0
 800319c:	2800      	cmp	r0, #0
 800319e:	d1e1      	bne.n	8003164 <__ssputs_r+0x70>
 80031a0:	4650      	mov	r0, sl
 80031a2:	6921      	ldr	r1, [r4, #16]
 80031a4:	f000 face 	bl	8003744 <_free_r>
 80031a8:	e7c7      	b.n	800313a <__ssputs_r+0x46>
	...

080031ac <_svfiprintf_r>:
 80031ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031b0:	4698      	mov	r8, r3
 80031b2:	898b      	ldrh	r3, [r1, #12]
 80031b4:	4607      	mov	r7, r0
 80031b6:	061b      	lsls	r3, r3, #24
 80031b8:	460d      	mov	r5, r1
 80031ba:	4614      	mov	r4, r2
 80031bc:	b09d      	sub	sp, #116	; 0x74
 80031be:	d50e      	bpl.n	80031de <_svfiprintf_r+0x32>
 80031c0:	690b      	ldr	r3, [r1, #16]
 80031c2:	b963      	cbnz	r3, 80031de <_svfiprintf_r+0x32>
 80031c4:	2140      	movs	r1, #64	; 0x40
 80031c6:	f000 fb09 	bl	80037dc <_malloc_r>
 80031ca:	6028      	str	r0, [r5, #0]
 80031cc:	6128      	str	r0, [r5, #16]
 80031ce:	b920      	cbnz	r0, 80031da <_svfiprintf_r+0x2e>
 80031d0:	230c      	movs	r3, #12
 80031d2:	603b      	str	r3, [r7, #0]
 80031d4:	f04f 30ff 	mov.w	r0, #4294967295
 80031d8:	e0d1      	b.n	800337e <_svfiprintf_r+0x1d2>
 80031da:	2340      	movs	r3, #64	; 0x40
 80031dc:	616b      	str	r3, [r5, #20]
 80031de:	2300      	movs	r3, #0
 80031e0:	9309      	str	r3, [sp, #36]	; 0x24
 80031e2:	2320      	movs	r3, #32
 80031e4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80031e8:	2330      	movs	r3, #48	; 0x30
 80031ea:	f04f 0901 	mov.w	r9, #1
 80031ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80031f2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003398 <_svfiprintf_r+0x1ec>
 80031f6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80031fa:	4623      	mov	r3, r4
 80031fc:	469a      	mov	sl, r3
 80031fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003202:	b10a      	cbz	r2, 8003208 <_svfiprintf_r+0x5c>
 8003204:	2a25      	cmp	r2, #37	; 0x25
 8003206:	d1f9      	bne.n	80031fc <_svfiprintf_r+0x50>
 8003208:	ebba 0b04 	subs.w	fp, sl, r4
 800320c:	d00b      	beq.n	8003226 <_svfiprintf_r+0x7a>
 800320e:	465b      	mov	r3, fp
 8003210:	4622      	mov	r2, r4
 8003212:	4629      	mov	r1, r5
 8003214:	4638      	mov	r0, r7
 8003216:	f7ff ff6d 	bl	80030f4 <__ssputs_r>
 800321a:	3001      	adds	r0, #1
 800321c:	f000 80aa 	beq.w	8003374 <_svfiprintf_r+0x1c8>
 8003220:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003222:	445a      	add	r2, fp
 8003224:	9209      	str	r2, [sp, #36]	; 0x24
 8003226:	f89a 3000 	ldrb.w	r3, [sl]
 800322a:	2b00      	cmp	r3, #0
 800322c:	f000 80a2 	beq.w	8003374 <_svfiprintf_r+0x1c8>
 8003230:	2300      	movs	r3, #0
 8003232:	f04f 32ff 	mov.w	r2, #4294967295
 8003236:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800323a:	f10a 0a01 	add.w	sl, sl, #1
 800323e:	9304      	str	r3, [sp, #16]
 8003240:	9307      	str	r3, [sp, #28]
 8003242:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003246:	931a      	str	r3, [sp, #104]	; 0x68
 8003248:	4654      	mov	r4, sl
 800324a:	2205      	movs	r2, #5
 800324c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003250:	4851      	ldr	r0, [pc, #324]	; (8003398 <_svfiprintf_r+0x1ec>)
 8003252:	f000 fa41 	bl	80036d8 <memchr>
 8003256:	9a04      	ldr	r2, [sp, #16]
 8003258:	b9d8      	cbnz	r0, 8003292 <_svfiprintf_r+0xe6>
 800325a:	06d0      	lsls	r0, r2, #27
 800325c:	bf44      	itt	mi
 800325e:	2320      	movmi	r3, #32
 8003260:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003264:	0711      	lsls	r1, r2, #28
 8003266:	bf44      	itt	mi
 8003268:	232b      	movmi	r3, #43	; 0x2b
 800326a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800326e:	f89a 3000 	ldrb.w	r3, [sl]
 8003272:	2b2a      	cmp	r3, #42	; 0x2a
 8003274:	d015      	beq.n	80032a2 <_svfiprintf_r+0xf6>
 8003276:	4654      	mov	r4, sl
 8003278:	2000      	movs	r0, #0
 800327a:	f04f 0c0a 	mov.w	ip, #10
 800327e:	9a07      	ldr	r2, [sp, #28]
 8003280:	4621      	mov	r1, r4
 8003282:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003286:	3b30      	subs	r3, #48	; 0x30
 8003288:	2b09      	cmp	r3, #9
 800328a:	d94e      	bls.n	800332a <_svfiprintf_r+0x17e>
 800328c:	b1b0      	cbz	r0, 80032bc <_svfiprintf_r+0x110>
 800328e:	9207      	str	r2, [sp, #28]
 8003290:	e014      	b.n	80032bc <_svfiprintf_r+0x110>
 8003292:	eba0 0308 	sub.w	r3, r0, r8
 8003296:	fa09 f303 	lsl.w	r3, r9, r3
 800329a:	4313      	orrs	r3, r2
 800329c:	46a2      	mov	sl, r4
 800329e:	9304      	str	r3, [sp, #16]
 80032a0:	e7d2      	b.n	8003248 <_svfiprintf_r+0x9c>
 80032a2:	9b03      	ldr	r3, [sp, #12]
 80032a4:	1d19      	adds	r1, r3, #4
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	9103      	str	r1, [sp, #12]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	bfbb      	ittet	lt
 80032ae:	425b      	neglt	r3, r3
 80032b0:	f042 0202 	orrlt.w	r2, r2, #2
 80032b4:	9307      	strge	r3, [sp, #28]
 80032b6:	9307      	strlt	r3, [sp, #28]
 80032b8:	bfb8      	it	lt
 80032ba:	9204      	strlt	r2, [sp, #16]
 80032bc:	7823      	ldrb	r3, [r4, #0]
 80032be:	2b2e      	cmp	r3, #46	; 0x2e
 80032c0:	d10c      	bne.n	80032dc <_svfiprintf_r+0x130>
 80032c2:	7863      	ldrb	r3, [r4, #1]
 80032c4:	2b2a      	cmp	r3, #42	; 0x2a
 80032c6:	d135      	bne.n	8003334 <_svfiprintf_r+0x188>
 80032c8:	9b03      	ldr	r3, [sp, #12]
 80032ca:	3402      	adds	r4, #2
 80032cc:	1d1a      	adds	r2, r3, #4
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	9203      	str	r2, [sp, #12]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	bfb8      	it	lt
 80032d6:	f04f 33ff 	movlt.w	r3, #4294967295
 80032da:	9305      	str	r3, [sp, #20]
 80032dc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80033a8 <_svfiprintf_r+0x1fc>
 80032e0:	2203      	movs	r2, #3
 80032e2:	4650      	mov	r0, sl
 80032e4:	7821      	ldrb	r1, [r4, #0]
 80032e6:	f000 f9f7 	bl	80036d8 <memchr>
 80032ea:	b140      	cbz	r0, 80032fe <_svfiprintf_r+0x152>
 80032ec:	2340      	movs	r3, #64	; 0x40
 80032ee:	eba0 000a 	sub.w	r0, r0, sl
 80032f2:	fa03 f000 	lsl.w	r0, r3, r0
 80032f6:	9b04      	ldr	r3, [sp, #16]
 80032f8:	3401      	adds	r4, #1
 80032fa:	4303      	orrs	r3, r0
 80032fc:	9304      	str	r3, [sp, #16]
 80032fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003302:	2206      	movs	r2, #6
 8003304:	4825      	ldr	r0, [pc, #148]	; (800339c <_svfiprintf_r+0x1f0>)
 8003306:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800330a:	f000 f9e5 	bl	80036d8 <memchr>
 800330e:	2800      	cmp	r0, #0
 8003310:	d038      	beq.n	8003384 <_svfiprintf_r+0x1d8>
 8003312:	4b23      	ldr	r3, [pc, #140]	; (80033a0 <_svfiprintf_r+0x1f4>)
 8003314:	bb1b      	cbnz	r3, 800335e <_svfiprintf_r+0x1b2>
 8003316:	9b03      	ldr	r3, [sp, #12]
 8003318:	3307      	adds	r3, #7
 800331a:	f023 0307 	bic.w	r3, r3, #7
 800331e:	3308      	adds	r3, #8
 8003320:	9303      	str	r3, [sp, #12]
 8003322:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003324:	4433      	add	r3, r6
 8003326:	9309      	str	r3, [sp, #36]	; 0x24
 8003328:	e767      	b.n	80031fa <_svfiprintf_r+0x4e>
 800332a:	460c      	mov	r4, r1
 800332c:	2001      	movs	r0, #1
 800332e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003332:	e7a5      	b.n	8003280 <_svfiprintf_r+0xd4>
 8003334:	2300      	movs	r3, #0
 8003336:	f04f 0c0a 	mov.w	ip, #10
 800333a:	4619      	mov	r1, r3
 800333c:	3401      	adds	r4, #1
 800333e:	9305      	str	r3, [sp, #20]
 8003340:	4620      	mov	r0, r4
 8003342:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003346:	3a30      	subs	r2, #48	; 0x30
 8003348:	2a09      	cmp	r2, #9
 800334a:	d903      	bls.n	8003354 <_svfiprintf_r+0x1a8>
 800334c:	2b00      	cmp	r3, #0
 800334e:	d0c5      	beq.n	80032dc <_svfiprintf_r+0x130>
 8003350:	9105      	str	r1, [sp, #20]
 8003352:	e7c3      	b.n	80032dc <_svfiprintf_r+0x130>
 8003354:	4604      	mov	r4, r0
 8003356:	2301      	movs	r3, #1
 8003358:	fb0c 2101 	mla	r1, ip, r1, r2
 800335c:	e7f0      	b.n	8003340 <_svfiprintf_r+0x194>
 800335e:	ab03      	add	r3, sp, #12
 8003360:	9300      	str	r3, [sp, #0]
 8003362:	462a      	mov	r2, r5
 8003364:	4638      	mov	r0, r7
 8003366:	4b0f      	ldr	r3, [pc, #60]	; (80033a4 <_svfiprintf_r+0x1f8>)
 8003368:	a904      	add	r1, sp, #16
 800336a:	f3af 8000 	nop.w
 800336e:	1c42      	adds	r2, r0, #1
 8003370:	4606      	mov	r6, r0
 8003372:	d1d6      	bne.n	8003322 <_svfiprintf_r+0x176>
 8003374:	89ab      	ldrh	r3, [r5, #12]
 8003376:	065b      	lsls	r3, r3, #25
 8003378:	f53f af2c 	bmi.w	80031d4 <_svfiprintf_r+0x28>
 800337c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800337e:	b01d      	add	sp, #116	; 0x74
 8003380:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003384:	ab03      	add	r3, sp, #12
 8003386:	9300      	str	r3, [sp, #0]
 8003388:	462a      	mov	r2, r5
 800338a:	4638      	mov	r0, r7
 800338c:	4b05      	ldr	r3, [pc, #20]	; (80033a4 <_svfiprintf_r+0x1f8>)
 800338e:	a904      	add	r1, sp, #16
 8003390:	f000 f87c 	bl	800348c <_printf_i>
 8003394:	e7eb      	b.n	800336e <_svfiprintf_r+0x1c2>
 8003396:	bf00      	nop
 8003398:	08003970 	.word	0x08003970
 800339c:	0800397a 	.word	0x0800397a
 80033a0:	00000000 	.word	0x00000000
 80033a4:	080030f5 	.word	0x080030f5
 80033a8:	08003976 	.word	0x08003976

080033ac <_printf_common>:
 80033ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80033b0:	4616      	mov	r6, r2
 80033b2:	4699      	mov	r9, r3
 80033b4:	688a      	ldr	r2, [r1, #8]
 80033b6:	690b      	ldr	r3, [r1, #16]
 80033b8:	4607      	mov	r7, r0
 80033ba:	4293      	cmp	r3, r2
 80033bc:	bfb8      	it	lt
 80033be:	4613      	movlt	r3, r2
 80033c0:	6033      	str	r3, [r6, #0]
 80033c2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80033c6:	460c      	mov	r4, r1
 80033c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80033cc:	b10a      	cbz	r2, 80033d2 <_printf_common+0x26>
 80033ce:	3301      	adds	r3, #1
 80033d0:	6033      	str	r3, [r6, #0]
 80033d2:	6823      	ldr	r3, [r4, #0]
 80033d4:	0699      	lsls	r1, r3, #26
 80033d6:	bf42      	ittt	mi
 80033d8:	6833      	ldrmi	r3, [r6, #0]
 80033da:	3302      	addmi	r3, #2
 80033dc:	6033      	strmi	r3, [r6, #0]
 80033de:	6825      	ldr	r5, [r4, #0]
 80033e0:	f015 0506 	ands.w	r5, r5, #6
 80033e4:	d106      	bne.n	80033f4 <_printf_common+0x48>
 80033e6:	f104 0a19 	add.w	sl, r4, #25
 80033ea:	68e3      	ldr	r3, [r4, #12]
 80033ec:	6832      	ldr	r2, [r6, #0]
 80033ee:	1a9b      	subs	r3, r3, r2
 80033f0:	42ab      	cmp	r3, r5
 80033f2:	dc28      	bgt.n	8003446 <_printf_common+0x9a>
 80033f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80033f8:	1e13      	subs	r3, r2, #0
 80033fa:	6822      	ldr	r2, [r4, #0]
 80033fc:	bf18      	it	ne
 80033fe:	2301      	movne	r3, #1
 8003400:	0692      	lsls	r2, r2, #26
 8003402:	d42d      	bmi.n	8003460 <_printf_common+0xb4>
 8003404:	4649      	mov	r1, r9
 8003406:	4638      	mov	r0, r7
 8003408:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800340c:	47c0      	blx	r8
 800340e:	3001      	adds	r0, #1
 8003410:	d020      	beq.n	8003454 <_printf_common+0xa8>
 8003412:	6823      	ldr	r3, [r4, #0]
 8003414:	68e5      	ldr	r5, [r4, #12]
 8003416:	f003 0306 	and.w	r3, r3, #6
 800341a:	2b04      	cmp	r3, #4
 800341c:	bf18      	it	ne
 800341e:	2500      	movne	r5, #0
 8003420:	6832      	ldr	r2, [r6, #0]
 8003422:	f04f 0600 	mov.w	r6, #0
 8003426:	68a3      	ldr	r3, [r4, #8]
 8003428:	bf08      	it	eq
 800342a:	1aad      	subeq	r5, r5, r2
 800342c:	6922      	ldr	r2, [r4, #16]
 800342e:	bf08      	it	eq
 8003430:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003434:	4293      	cmp	r3, r2
 8003436:	bfc4      	itt	gt
 8003438:	1a9b      	subgt	r3, r3, r2
 800343a:	18ed      	addgt	r5, r5, r3
 800343c:	341a      	adds	r4, #26
 800343e:	42b5      	cmp	r5, r6
 8003440:	d11a      	bne.n	8003478 <_printf_common+0xcc>
 8003442:	2000      	movs	r0, #0
 8003444:	e008      	b.n	8003458 <_printf_common+0xac>
 8003446:	2301      	movs	r3, #1
 8003448:	4652      	mov	r2, sl
 800344a:	4649      	mov	r1, r9
 800344c:	4638      	mov	r0, r7
 800344e:	47c0      	blx	r8
 8003450:	3001      	adds	r0, #1
 8003452:	d103      	bne.n	800345c <_printf_common+0xb0>
 8003454:	f04f 30ff 	mov.w	r0, #4294967295
 8003458:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800345c:	3501      	adds	r5, #1
 800345e:	e7c4      	b.n	80033ea <_printf_common+0x3e>
 8003460:	2030      	movs	r0, #48	; 0x30
 8003462:	18e1      	adds	r1, r4, r3
 8003464:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003468:	1c5a      	adds	r2, r3, #1
 800346a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800346e:	4422      	add	r2, r4
 8003470:	3302      	adds	r3, #2
 8003472:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003476:	e7c5      	b.n	8003404 <_printf_common+0x58>
 8003478:	2301      	movs	r3, #1
 800347a:	4622      	mov	r2, r4
 800347c:	4649      	mov	r1, r9
 800347e:	4638      	mov	r0, r7
 8003480:	47c0      	blx	r8
 8003482:	3001      	adds	r0, #1
 8003484:	d0e6      	beq.n	8003454 <_printf_common+0xa8>
 8003486:	3601      	adds	r6, #1
 8003488:	e7d9      	b.n	800343e <_printf_common+0x92>
	...

0800348c <_printf_i>:
 800348c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003490:	460c      	mov	r4, r1
 8003492:	7e27      	ldrb	r7, [r4, #24]
 8003494:	4691      	mov	r9, r2
 8003496:	2f78      	cmp	r7, #120	; 0x78
 8003498:	4680      	mov	r8, r0
 800349a:	469a      	mov	sl, r3
 800349c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800349e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80034a2:	d807      	bhi.n	80034b4 <_printf_i+0x28>
 80034a4:	2f62      	cmp	r7, #98	; 0x62
 80034a6:	d80a      	bhi.n	80034be <_printf_i+0x32>
 80034a8:	2f00      	cmp	r7, #0
 80034aa:	f000 80d9 	beq.w	8003660 <_printf_i+0x1d4>
 80034ae:	2f58      	cmp	r7, #88	; 0x58
 80034b0:	f000 80a4 	beq.w	80035fc <_printf_i+0x170>
 80034b4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80034b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80034bc:	e03a      	b.n	8003534 <_printf_i+0xa8>
 80034be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80034c2:	2b15      	cmp	r3, #21
 80034c4:	d8f6      	bhi.n	80034b4 <_printf_i+0x28>
 80034c6:	a001      	add	r0, pc, #4	; (adr r0, 80034cc <_printf_i+0x40>)
 80034c8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80034cc:	08003525 	.word	0x08003525
 80034d0:	08003539 	.word	0x08003539
 80034d4:	080034b5 	.word	0x080034b5
 80034d8:	080034b5 	.word	0x080034b5
 80034dc:	080034b5 	.word	0x080034b5
 80034e0:	080034b5 	.word	0x080034b5
 80034e4:	08003539 	.word	0x08003539
 80034e8:	080034b5 	.word	0x080034b5
 80034ec:	080034b5 	.word	0x080034b5
 80034f0:	080034b5 	.word	0x080034b5
 80034f4:	080034b5 	.word	0x080034b5
 80034f8:	08003647 	.word	0x08003647
 80034fc:	08003569 	.word	0x08003569
 8003500:	08003629 	.word	0x08003629
 8003504:	080034b5 	.word	0x080034b5
 8003508:	080034b5 	.word	0x080034b5
 800350c:	08003669 	.word	0x08003669
 8003510:	080034b5 	.word	0x080034b5
 8003514:	08003569 	.word	0x08003569
 8003518:	080034b5 	.word	0x080034b5
 800351c:	080034b5 	.word	0x080034b5
 8003520:	08003631 	.word	0x08003631
 8003524:	680b      	ldr	r3, [r1, #0]
 8003526:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800352a:	1d1a      	adds	r2, r3, #4
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	600a      	str	r2, [r1, #0]
 8003530:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003534:	2301      	movs	r3, #1
 8003536:	e0a4      	b.n	8003682 <_printf_i+0x1f6>
 8003538:	6825      	ldr	r5, [r4, #0]
 800353a:	6808      	ldr	r0, [r1, #0]
 800353c:	062e      	lsls	r6, r5, #24
 800353e:	f100 0304 	add.w	r3, r0, #4
 8003542:	d50a      	bpl.n	800355a <_printf_i+0xce>
 8003544:	6805      	ldr	r5, [r0, #0]
 8003546:	600b      	str	r3, [r1, #0]
 8003548:	2d00      	cmp	r5, #0
 800354a:	da03      	bge.n	8003554 <_printf_i+0xc8>
 800354c:	232d      	movs	r3, #45	; 0x2d
 800354e:	426d      	negs	r5, r5
 8003550:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003554:	230a      	movs	r3, #10
 8003556:	485e      	ldr	r0, [pc, #376]	; (80036d0 <_printf_i+0x244>)
 8003558:	e019      	b.n	800358e <_printf_i+0x102>
 800355a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800355e:	6805      	ldr	r5, [r0, #0]
 8003560:	600b      	str	r3, [r1, #0]
 8003562:	bf18      	it	ne
 8003564:	b22d      	sxthne	r5, r5
 8003566:	e7ef      	b.n	8003548 <_printf_i+0xbc>
 8003568:	680b      	ldr	r3, [r1, #0]
 800356a:	6825      	ldr	r5, [r4, #0]
 800356c:	1d18      	adds	r0, r3, #4
 800356e:	6008      	str	r0, [r1, #0]
 8003570:	0628      	lsls	r0, r5, #24
 8003572:	d501      	bpl.n	8003578 <_printf_i+0xec>
 8003574:	681d      	ldr	r5, [r3, #0]
 8003576:	e002      	b.n	800357e <_printf_i+0xf2>
 8003578:	0669      	lsls	r1, r5, #25
 800357a:	d5fb      	bpl.n	8003574 <_printf_i+0xe8>
 800357c:	881d      	ldrh	r5, [r3, #0]
 800357e:	2f6f      	cmp	r7, #111	; 0x6f
 8003580:	bf0c      	ite	eq
 8003582:	2308      	moveq	r3, #8
 8003584:	230a      	movne	r3, #10
 8003586:	4852      	ldr	r0, [pc, #328]	; (80036d0 <_printf_i+0x244>)
 8003588:	2100      	movs	r1, #0
 800358a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800358e:	6866      	ldr	r6, [r4, #4]
 8003590:	2e00      	cmp	r6, #0
 8003592:	bfa8      	it	ge
 8003594:	6821      	ldrge	r1, [r4, #0]
 8003596:	60a6      	str	r6, [r4, #8]
 8003598:	bfa4      	itt	ge
 800359a:	f021 0104 	bicge.w	r1, r1, #4
 800359e:	6021      	strge	r1, [r4, #0]
 80035a0:	b90d      	cbnz	r5, 80035a6 <_printf_i+0x11a>
 80035a2:	2e00      	cmp	r6, #0
 80035a4:	d04d      	beq.n	8003642 <_printf_i+0x1b6>
 80035a6:	4616      	mov	r6, r2
 80035a8:	fbb5 f1f3 	udiv	r1, r5, r3
 80035ac:	fb03 5711 	mls	r7, r3, r1, r5
 80035b0:	5dc7      	ldrb	r7, [r0, r7]
 80035b2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80035b6:	462f      	mov	r7, r5
 80035b8:	42bb      	cmp	r3, r7
 80035ba:	460d      	mov	r5, r1
 80035bc:	d9f4      	bls.n	80035a8 <_printf_i+0x11c>
 80035be:	2b08      	cmp	r3, #8
 80035c0:	d10b      	bne.n	80035da <_printf_i+0x14e>
 80035c2:	6823      	ldr	r3, [r4, #0]
 80035c4:	07df      	lsls	r7, r3, #31
 80035c6:	d508      	bpl.n	80035da <_printf_i+0x14e>
 80035c8:	6923      	ldr	r3, [r4, #16]
 80035ca:	6861      	ldr	r1, [r4, #4]
 80035cc:	4299      	cmp	r1, r3
 80035ce:	bfde      	ittt	le
 80035d0:	2330      	movle	r3, #48	; 0x30
 80035d2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80035d6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80035da:	1b92      	subs	r2, r2, r6
 80035dc:	6122      	str	r2, [r4, #16]
 80035de:	464b      	mov	r3, r9
 80035e0:	4621      	mov	r1, r4
 80035e2:	4640      	mov	r0, r8
 80035e4:	f8cd a000 	str.w	sl, [sp]
 80035e8:	aa03      	add	r2, sp, #12
 80035ea:	f7ff fedf 	bl	80033ac <_printf_common>
 80035ee:	3001      	adds	r0, #1
 80035f0:	d14c      	bne.n	800368c <_printf_i+0x200>
 80035f2:	f04f 30ff 	mov.w	r0, #4294967295
 80035f6:	b004      	add	sp, #16
 80035f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035fc:	4834      	ldr	r0, [pc, #208]	; (80036d0 <_printf_i+0x244>)
 80035fe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003602:	680e      	ldr	r6, [r1, #0]
 8003604:	6823      	ldr	r3, [r4, #0]
 8003606:	f856 5b04 	ldr.w	r5, [r6], #4
 800360a:	061f      	lsls	r7, r3, #24
 800360c:	600e      	str	r6, [r1, #0]
 800360e:	d514      	bpl.n	800363a <_printf_i+0x1ae>
 8003610:	07d9      	lsls	r1, r3, #31
 8003612:	bf44      	itt	mi
 8003614:	f043 0320 	orrmi.w	r3, r3, #32
 8003618:	6023      	strmi	r3, [r4, #0]
 800361a:	b91d      	cbnz	r5, 8003624 <_printf_i+0x198>
 800361c:	6823      	ldr	r3, [r4, #0]
 800361e:	f023 0320 	bic.w	r3, r3, #32
 8003622:	6023      	str	r3, [r4, #0]
 8003624:	2310      	movs	r3, #16
 8003626:	e7af      	b.n	8003588 <_printf_i+0xfc>
 8003628:	6823      	ldr	r3, [r4, #0]
 800362a:	f043 0320 	orr.w	r3, r3, #32
 800362e:	6023      	str	r3, [r4, #0]
 8003630:	2378      	movs	r3, #120	; 0x78
 8003632:	4828      	ldr	r0, [pc, #160]	; (80036d4 <_printf_i+0x248>)
 8003634:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003638:	e7e3      	b.n	8003602 <_printf_i+0x176>
 800363a:	065e      	lsls	r6, r3, #25
 800363c:	bf48      	it	mi
 800363e:	b2ad      	uxthmi	r5, r5
 8003640:	e7e6      	b.n	8003610 <_printf_i+0x184>
 8003642:	4616      	mov	r6, r2
 8003644:	e7bb      	b.n	80035be <_printf_i+0x132>
 8003646:	680b      	ldr	r3, [r1, #0]
 8003648:	6826      	ldr	r6, [r4, #0]
 800364a:	1d1d      	adds	r5, r3, #4
 800364c:	6960      	ldr	r0, [r4, #20]
 800364e:	600d      	str	r5, [r1, #0]
 8003650:	0635      	lsls	r5, r6, #24
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	d501      	bpl.n	800365a <_printf_i+0x1ce>
 8003656:	6018      	str	r0, [r3, #0]
 8003658:	e002      	b.n	8003660 <_printf_i+0x1d4>
 800365a:	0671      	lsls	r1, r6, #25
 800365c:	d5fb      	bpl.n	8003656 <_printf_i+0x1ca>
 800365e:	8018      	strh	r0, [r3, #0]
 8003660:	2300      	movs	r3, #0
 8003662:	4616      	mov	r6, r2
 8003664:	6123      	str	r3, [r4, #16]
 8003666:	e7ba      	b.n	80035de <_printf_i+0x152>
 8003668:	680b      	ldr	r3, [r1, #0]
 800366a:	1d1a      	adds	r2, r3, #4
 800366c:	600a      	str	r2, [r1, #0]
 800366e:	681e      	ldr	r6, [r3, #0]
 8003670:	2100      	movs	r1, #0
 8003672:	4630      	mov	r0, r6
 8003674:	6862      	ldr	r2, [r4, #4]
 8003676:	f000 f82f 	bl	80036d8 <memchr>
 800367a:	b108      	cbz	r0, 8003680 <_printf_i+0x1f4>
 800367c:	1b80      	subs	r0, r0, r6
 800367e:	6060      	str	r0, [r4, #4]
 8003680:	6863      	ldr	r3, [r4, #4]
 8003682:	6123      	str	r3, [r4, #16]
 8003684:	2300      	movs	r3, #0
 8003686:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800368a:	e7a8      	b.n	80035de <_printf_i+0x152>
 800368c:	4632      	mov	r2, r6
 800368e:	4649      	mov	r1, r9
 8003690:	4640      	mov	r0, r8
 8003692:	6923      	ldr	r3, [r4, #16]
 8003694:	47d0      	blx	sl
 8003696:	3001      	adds	r0, #1
 8003698:	d0ab      	beq.n	80035f2 <_printf_i+0x166>
 800369a:	6823      	ldr	r3, [r4, #0]
 800369c:	079b      	lsls	r3, r3, #30
 800369e:	d413      	bmi.n	80036c8 <_printf_i+0x23c>
 80036a0:	68e0      	ldr	r0, [r4, #12]
 80036a2:	9b03      	ldr	r3, [sp, #12]
 80036a4:	4298      	cmp	r0, r3
 80036a6:	bfb8      	it	lt
 80036a8:	4618      	movlt	r0, r3
 80036aa:	e7a4      	b.n	80035f6 <_printf_i+0x16a>
 80036ac:	2301      	movs	r3, #1
 80036ae:	4632      	mov	r2, r6
 80036b0:	4649      	mov	r1, r9
 80036b2:	4640      	mov	r0, r8
 80036b4:	47d0      	blx	sl
 80036b6:	3001      	adds	r0, #1
 80036b8:	d09b      	beq.n	80035f2 <_printf_i+0x166>
 80036ba:	3501      	adds	r5, #1
 80036bc:	68e3      	ldr	r3, [r4, #12]
 80036be:	9903      	ldr	r1, [sp, #12]
 80036c0:	1a5b      	subs	r3, r3, r1
 80036c2:	42ab      	cmp	r3, r5
 80036c4:	dcf2      	bgt.n	80036ac <_printf_i+0x220>
 80036c6:	e7eb      	b.n	80036a0 <_printf_i+0x214>
 80036c8:	2500      	movs	r5, #0
 80036ca:	f104 0619 	add.w	r6, r4, #25
 80036ce:	e7f5      	b.n	80036bc <_printf_i+0x230>
 80036d0:	08003981 	.word	0x08003981
 80036d4:	08003992 	.word	0x08003992

080036d8 <memchr>:
 80036d8:	4603      	mov	r3, r0
 80036da:	b510      	push	{r4, lr}
 80036dc:	b2c9      	uxtb	r1, r1
 80036de:	4402      	add	r2, r0
 80036e0:	4293      	cmp	r3, r2
 80036e2:	4618      	mov	r0, r3
 80036e4:	d101      	bne.n	80036ea <memchr+0x12>
 80036e6:	2000      	movs	r0, #0
 80036e8:	e003      	b.n	80036f2 <memchr+0x1a>
 80036ea:	7804      	ldrb	r4, [r0, #0]
 80036ec:	3301      	adds	r3, #1
 80036ee:	428c      	cmp	r4, r1
 80036f0:	d1f6      	bne.n	80036e0 <memchr+0x8>
 80036f2:	bd10      	pop	{r4, pc}

080036f4 <memcpy>:
 80036f4:	440a      	add	r2, r1
 80036f6:	4291      	cmp	r1, r2
 80036f8:	f100 33ff 	add.w	r3, r0, #4294967295
 80036fc:	d100      	bne.n	8003700 <memcpy+0xc>
 80036fe:	4770      	bx	lr
 8003700:	b510      	push	{r4, lr}
 8003702:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003706:	4291      	cmp	r1, r2
 8003708:	f803 4f01 	strb.w	r4, [r3, #1]!
 800370c:	d1f9      	bne.n	8003702 <memcpy+0xe>
 800370e:	bd10      	pop	{r4, pc}

08003710 <memmove>:
 8003710:	4288      	cmp	r0, r1
 8003712:	b510      	push	{r4, lr}
 8003714:	eb01 0402 	add.w	r4, r1, r2
 8003718:	d902      	bls.n	8003720 <memmove+0x10>
 800371a:	4284      	cmp	r4, r0
 800371c:	4623      	mov	r3, r4
 800371e:	d807      	bhi.n	8003730 <memmove+0x20>
 8003720:	1e43      	subs	r3, r0, #1
 8003722:	42a1      	cmp	r1, r4
 8003724:	d008      	beq.n	8003738 <memmove+0x28>
 8003726:	f811 2b01 	ldrb.w	r2, [r1], #1
 800372a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800372e:	e7f8      	b.n	8003722 <memmove+0x12>
 8003730:	4601      	mov	r1, r0
 8003732:	4402      	add	r2, r0
 8003734:	428a      	cmp	r2, r1
 8003736:	d100      	bne.n	800373a <memmove+0x2a>
 8003738:	bd10      	pop	{r4, pc}
 800373a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800373e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003742:	e7f7      	b.n	8003734 <memmove+0x24>

08003744 <_free_r>:
 8003744:	b538      	push	{r3, r4, r5, lr}
 8003746:	4605      	mov	r5, r0
 8003748:	2900      	cmp	r1, #0
 800374a:	d043      	beq.n	80037d4 <_free_r+0x90>
 800374c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003750:	1f0c      	subs	r4, r1, #4
 8003752:	2b00      	cmp	r3, #0
 8003754:	bfb8      	it	lt
 8003756:	18e4      	addlt	r4, r4, r3
 8003758:	f000 f8d0 	bl	80038fc <__malloc_lock>
 800375c:	4a1e      	ldr	r2, [pc, #120]	; (80037d8 <_free_r+0x94>)
 800375e:	6813      	ldr	r3, [r2, #0]
 8003760:	4610      	mov	r0, r2
 8003762:	b933      	cbnz	r3, 8003772 <_free_r+0x2e>
 8003764:	6063      	str	r3, [r4, #4]
 8003766:	6014      	str	r4, [r2, #0]
 8003768:	4628      	mov	r0, r5
 800376a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800376e:	f000 b8cb 	b.w	8003908 <__malloc_unlock>
 8003772:	42a3      	cmp	r3, r4
 8003774:	d90a      	bls.n	800378c <_free_r+0x48>
 8003776:	6821      	ldr	r1, [r4, #0]
 8003778:	1862      	adds	r2, r4, r1
 800377a:	4293      	cmp	r3, r2
 800377c:	bf01      	itttt	eq
 800377e:	681a      	ldreq	r2, [r3, #0]
 8003780:	685b      	ldreq	r3, [r3, #4]
 8003782:	1852      	addeq	r2, r2, r1
 8003784:	6022      	streq	r2, [r4, #0]
 8003786:	6063      	str	r3, [r4, #4]
 8003788:	6004      	str	r4, [r0, #0]
 800378a:	e7ed      	b.n	8003768 <_free_r+0x24>
 800378c:	461a      	mov	r2, r3
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	b10b      	cbz	r3, 8003796 <_free_r+0x52>
 8003792:	42a3      	cmp	r3, r4
 8003794:	d9fa      	bls.n	800378c <_free_r+0x48>
 8003796:	6811      	ldr	r1, [r2, #0]
 8003798:	1850      	adds	r0, r2, r1
 800379a:	42a0      	cmp	r0, r4
 800379c:	d10b      	bne.n	80037b6 <_free_r+0x72>
 800379e:	6820      	ldr	r0, [r4, #0]
 80037a0:	4401      	add	r1, r0
 80037a2:	1850      	adds	r0, r2, r1
 80037a4:	4283      	cmp	r3, r0
 80037a6:	6011      	str	r1, [r2, #0]
 80037a8:	d1de      	bne.n	8003768 <_free_r+0x24>
 80037aa:	6818      	ldr	r0, [r3, #0]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	4401      	add	r1, r0
 80037b0:	6011      	str	r1, [r2, #0]
 80037b2:	6053      	str	r3, [r2, #4]
 80037b4:	e7d8      	b.n	8003768 <_free_r+0x24>
 80037b6:	d902      	bls.n	80037be <_free_r+0x7a>
 80037b8:	230c      	movs	r3, #12
 80037ba:	602b      	str	r3, [r5, #0]
 80037bc:	e7d4      	b.n	8003768 <_free_r+0x24>
 80037be:	6820      	ldr	r0, [r4, #0]
 80037c0:	1821      	adds	r1, r4, r0
 80037c2:	428b      	cmp	r3, r1
 80037c4:	bf01      	itttt	eq
 80037c6:	6819      	ldreq	r1, [r3, #0]
 80037c8:	685b      	ldreq	r3, [r3, #4]
 80037ca:	1809      	addeq	r1, r1, r0
 80037cc:	6021      	streq	r1, [r4, #0]
 80037ce:	6063      	str	r3, [r4, #4]
 80037d0:	6054      	str	r4, [r2, #4]
 80037d2:	e7c9      	b.n	8003768 <_free_r+0x24>
 80037d4:	bd38      	pop	{r3, r4, r5, pc}
 80037d6:	bf00      	nop
 80037d8:	200000e8 	.word	0x200000e8

080037dc <_malloc_r>:
 80037dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037de:	1ccd      	adds	r5, r1, #3
 80037e0:	f025 0503 	bic.w	r5, r5, #3
 80037e4:	3508      	adds	r5, #8
 80037e6:	2d0c      	cmp	r5, #12
 80037e8:	bf38      	it	cc
 80037ea:	250c      	movcc	r5, #12
 80037ec:	2d00      	cmp	r5, #0
 80037ee:	4606      	mov	r6, r0
 80037f0:	db01      	blt.n	80037f6 <_malloc_r+0x1a>
 80037f2:	42a9      	cmp	r1, r5
 80037f4:	d903      	bls.n	80037fe <_malloc_r+0x22>
 80037f6:	230c      	movs	r3, #12
 80037f8:	6033      	str	r3, [r6, #0]
 80037fa:	2000      	movs	r0, #0
 80037fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037fe:	f000 f87d 	bl	80038fc <__malloc_lock>
 8003802:	4921      	ldr	r1, [pc, #132]	; (8003888 <_malloc_r+0xac>)
 8003804:	680a      	ldr	r2, [r1, #0]
 8003806:	4614      	mov	r4, r2
 8003808:	b99c      	cbnz	r4, 8003832 <_malloc_r+0x56>
 800380a:	4f20      	ldr	r7, [pc, #128]	; (800388c <_malloc_r+0xb0>)
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	b923      	cbnz	r3, 800381a <_malloc_r+0x3e>
 8003810:	4621      	mov	r1, r4
 8003812:	4630      	mov	r0, r6
 8003814:	f000 f862 	bl	80038dc <_sbrk_r>
 8003818:	6038      	str	r0, [r7, #0]
 800381a:	4629      	mov	r1, r5
 800381c:	4630      	mov	r0, r6
 800381e:	f000 f85d 	bl	80038dc <_sbrk_r>
 8003822:	1c43      	adds	r3, r0, #1
 8003824:	d123      	bne.n	800386e <_malloc_r+0x92>
 8003826:	230c      	movs	r3, #12
 8003828:	4630      	mov	r0, r6
 800382a:	6033      	str	r3, [r6, #0]
 800382c:	f000 f86c 	bl	8003908 <__malloc_unlock>
 8003830:	e7e3      	b.n	80037fa <_malloc_r+0x1e>
 8003832:	6823      	ldr	r3, [r4, #0]
 8003834:	1b5b      	subs	r3, r3, r5
 8003836:	d417      	bmi.n	8003868 <_malloc_r+0x8c>
 8003838:	2b0b      	cmp	r3, #11
 800383a:	d903      	bls.n	8003844 <_malloc_r+0x68>
 800383c:	6023      	str	r3, [r4, #0]
 800383e:	441c      	add	r4, r3
 8003840:	6025      	str	r5, [r4, #0]
 8003842:	e004      	b.n	800384e <_malloc_r+0x72>
 8003844:	6863      	ldr	r3, [r4, #4]
 8003846:	42a2      	cmp	r2, r4
 8003848:	bf0c      	ite	eq
 800384a:	600b      	streq	r3, [r1, #0]
 800384c:	6053      	strne	r3, [r2, #4]
 800384e:	4630      	mov	r0, r6
 8003850:	f000 f85a 	bl	8003908 <__malloc_unlock>
 8003854:	f104 000b 	add.w	r0, r4, #11
 8003858:	1d23      	adds	r3, r4, #4
 800385a:	f020 0007 	bic.w	r0, r0, #7
 800385e:	1ac2      	subs	r2, r0, r3
 8003860:	d0cc      	beq.n	80037fc <_malloc_r+0x20>
 8003862:	1a1b      	subs	r3, r3, r0
 8003864:	50a3      	str	r3, [r4, r2]
 8003866:	e7c9      	b.n	80037fc <_malloc_r+0x20>
 8003868:	4622      	mov	r2, r4
 800386a:	6864      	ldr	r4, [r4, #4]
 800386c:	e7cc      	b.n	8003808 <_malloc_r+0x2c>
 800386e:	1cc4      	adds	r4, r0, #3
 8003870:	f024 0403 	bic.w	r4, r4, #3
 8003874:	42a0      	cmp	r0, r4
 8003876:	d0e3      	beq.n	8003840 <_malloc_r+0x64>
 8003878:	1a21      	subs	r1, r4, r0
 800387a:	4630      	mov	r0, r6
 800387c:	f000 f82e 	bl	80038dc <_sbrk_r>
 8003880:	3001      	adds	r0, #1
 8003882:	d1dd      	bne.n	8003840 <_malloc_r+0x64>
 8003884:	e7cf      	b.n	8003826 <_malloc_r+0x4a>
 8003886:	bf00      	nop
 8003888:	200000e8 	.word	0x200000e8
 800388c:	200000ec 	.word	0x200000ec

08003890 <_realloc_r>:
 8003890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003892:	4607      	mov	r7, r0
 8003894:	4614      	mov	r4, r2
 8003896:	460e      	mov	r6, r1
 8003898:	b921      	cbnz	r1, 80038a4 <_realloc_r+0x14>
 800389a:	4611      	mov	r1, r2
 800389c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80038a0:	f7ff bf9c 	b.w	80037dc <_malloc_r>
 80038a4:	b922      	cbnz	r2, 80038b0 <_realloc_r+0x20>
 80038a6:	f7ff ff4d 	bl	8003744 <_free_r>
 80038aa:	4625      	mov	r5, r4
 80038ac:	4628      	mov	r0, r5
 80038ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038b0:	f000 f830 	bl	8003914 <_malloc_usable_size_r>
 80038b4:	42a0      	cmp	r0, r4
 80038b6:	d20f      	bcs.n	80038d8 <_realloc_r+0x48>
 80038b8:	4621      	mov	r1, r4
 80038ba:	4638      	mov	r0, r7
 80038bc:	f7ff ff8e 	bl	80037dc <_malloc_r>
 80038c0:	4605      	mov	r5, r0
 80038c2:	2800      	cmp	r0, #0
 80038c4:	d0f2      	beq.n	80038ac <_realloc_r+0x1c>
 80038c6:	4631      	mov	r1, r6
 80038c8:	4622      	mov	r2, r4
 80038ca:	f7ff ff13 	bl	80036f4 <memcpy>
 80038ce:	4631      	mov	r1, r6
 80038d0:	4638      	mov	r0, r7
 80038d2:	f7ff ff37 	bl	8003744 <_free_r>
 80038d6:	e7e9      	b.n	80038ac <_realloc_r+0x1c>
 80038d8:	4635      	mov	r5, r6
 80038da:	e7e7      	b.n	80038ac <_realloc_r+0x1c>

080038dc <_sbrk_r>:
 80038dc:	b538      	push	{r3, r4, r5, lr}
 80038de:	2300      	movs	r3, #0
 80038e0:	4d05      	ldr	r5, [pc, #20]	; (80038f8 <_sbrk_r+0x1c>)
 80038e2:	4604      	mov	r4, r0
 80038e4:	4608      	mov	r0, r1
 80038e6:	602b      	str	r3, [r5, #0]
 80038e8:	f7fd fa0c 	bl	8000d04 <_sbrk>
 80038ec:	1c43      	adds	r3, r0, #1
 80038ee:	d102      	bne.n	80038f6 <_sbrk_r+0x1a>
 80038f0:	682b      	ldr	r3, [r5, #0]
 80038f2:	b103      	cbz	r3, 80038f6 <_sbrk_r+0x1a>
 80038f4:	6023      	str	r3, [r4, #0]
 80038f6:	bd38      	pop	{r3, r4, r5, pc}
 80038f8:	200001a8 	.word	0x200001a8

080038fc <__malloc_lock>:
 80038fc:	4801      	ldr	r0, [pc, #4]	; (8003904 <__malloc_lock+0x8>)
 80038fe:	f000 b811 	b.w	8003924 <__retarget_lock_acquire_recursive>
 8003902:	bf00      	nop
 8003904:	200001b0 	.word	0x200001b0

08003908 <__malloc_unlock>:
 8003908:	4801      	ldr	r0, [pc, #4]	; (8003910 <__malloc_unlock+0x8>)
 800390a:	f000 b80c 	b.w	8003926 <__retarget_lock_release_recursive>
 800390e:	bf00      	nop
 8003910:	200001b0 	.word	0x200001b0

08003914 <_malloc_usable_size_r>:
 8003914:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003918:	1f18      	subs	r0, r3, #4
 800391a:	2b00      	cmp	r3, #0
 800391c:	bfbc      	itt	lt
 800391e:	580b      	ldrlt	r3, [r1, r0]
 8003920:	18c0      	addlt	r0, r0, r3
 8003922:	4770      	bx	lr

08003924 <__retarget_lock_acquire_recursive>:
 8003924:	4770      	bx	lr

08003926 <__retarget_lock_release_recursive>:
 8003926:	4770      	bx	lr

08003928 <_init>:
 8003928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800392a:	bf00      	nop
 800392c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800392e:	bc08      	pop	{r3}
 8003930:	469e      	mov	lr, r3
 8003932:	4770      	bx	lr

08003934 <_fini>:
 8003934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003936:	bf00      	nop
 8003938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800393a:	bc08      	pop	{r3}
 800393c:	469e      	mov	lr, r3
 800393e:	4770      	bx	lr
