Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5905bc7b6a9442bba03115e5042f6fb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Asel_IDEX' [C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BrUn' [C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/top.v:76]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'A_sel' [C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/top.v:81]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'B_sel' [C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'WBsel_next_EXMEM' [C:/Users/nguye/Downloads/project_pipeline/project_pipeline.srcs/sources_1/new/top.v:109]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
