<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>Kactus2: VhdlPort Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.6 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>VhdlPort Class Reference</h1><!-- doxytag: class="VhdlPort" --><!-- doxytag: inherits="VhdlObject" --><a class="el" href="class_vhdl_port.html" title="VhdlPort represents one port declaration in vhdl.">VhdlPort</a> represents one port declaration in vhdl.  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="vhdlport_8h-source.html">vhdlport.h</a>&gt;</code>
<p>
<div class="dynheader">
Inheritance diagram for VhdlPort:</div>
<div class="dynsection">
<p><center><img src="class_vhdl_port__inherit__graph.png" border="0" usemap="#_vhdl_port__inherit__map" alt="Inheritance graph"></center>
<center><font size="2">[<a target="top" href="graph_legend.html">legend</a>]</font></center></div>
<div class="dynheader">
Collaboration diagram for VhdlPort:</div>
<div class="dynsection">
<p><center><img src="class_vhdl_port__coll__graph.png" border="0" usemap="#_vhdl_port__coll__map" alt="Collaboration graph"></center>
<center><font size="2">[<a target="top" href="graph_legend.html">legend</a>]</font></center></div>

<p>
<a href="class_vhdl_port-members.html">List of all members.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port.html#eeb966f2b49b05650a4bf18e929884e3">VhdlPort</a> (<a class="el" href="class_vhdl_generator2.html">VhdlGenerator2</a> *parent, <a class="el" href="class_port.html">Port</a> *port)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The constructor.  <a href="#eeb966f2b49b05650a4bf18e929884e3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port.html#fa9dd5ea60798a00b17b908d3f42add7">VhdlPort</a> (<a class="el" href="class_vhdl_component_declaration.html">VhdlComponentDeclaration</a> *parent, <a class="el" href="class_port.html">Port</a> *port)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The constructor.  <a href="#fa9dd5ea60798a00b17b908d3f42add7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">virtual&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port.html#18227eb4252ba041ee44cf4bd301f3ff">~VhdlPort</a> ()</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The destructor.  <a href="#18227eb4252ba041ee44cf4bd301f3ff"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port.html#4bbdd17b5149af9835465698a7d4cbad">write</a> (QTextStream &amp;stream) const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write the contents of the port to the text stream.  <a href="#4bbdd17b5149af9835465698a7d4cbad"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">virtual int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port.html#1286ac447164b01db770eba37210239a">size</a> () const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the size of the port.  <a href="#1286ac447164b01db770eba37210239a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">virtual int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port.html#890439f108b88c1c6c797dbc65361643">left</a> () const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the left bound of the port.  <a href="#890439f108b88c1c6c797dbc65361643"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">virtual int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port.html#3c6cad09a97e503178d4fc1ca9fab6e6">right</a> () const </td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get the right bound of the port.  <a href="#3c6cad09a97e503178d4fc1ca9fab6e6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port.html#72cd703ef21fada5f8297c6cade89b68">setCommented</a> (bool commentOut)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Set the port to be commented out or not.  <a href="#72cd703ef21fada5f8297c6cade89b68"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Private Member Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port.html#954e0db53c5ff29fd4856fb029141ea2">VhdlPort</a> (const <a class="el" href="class_vhdl_port.html">VhdlPort</a> &amp;other)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No copying.  <a href="#954e0db53c5ff29fd4856fb029141ea2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="class_vhdl_port.html">VhdlPort</a> &amp;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port.html#10768295310b778f4e2f963f383cbd27">operator=</a> (const <a class="el" href="class_vhdl_port.html">VhdlPort</a> &amp;other)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No assignment.  <a href="#10768295310b778f4e2f963f383cbd27"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Private Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="namespace_general.html#dc50f03c6a2d4aa1ea0eabf3143b79e9">General::Direction</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port.html#c647d56663c98ce05234a756cfc1b7f4">direction_</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The direction of the port.  <a href="#c647d56663c98ce05234a756cfc1b7f4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port.html#4623709e451bfa8aa99d61fcd5ea7574">left_</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The left bound of the port.  <a href="#4623709e451bfa8aa99d61fcd5ea7574"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port.html#4d7428ecd15eba330e3c03b217cea1f2">right_</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The right bound of the port.  <a href="#4d7428ecd15eba330e3c03b217cea1f2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_vhdl_port.html#7ad7715b33969832e3246f0b3340ac9c">commentOut_</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">If true then the port is commented out when printed to text stream.  <a href="#7ad7715b33969832e3246f0b3340ac9c"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
<a class="el" href="class_vhdl_port.html" title="VhdlPort represents one port declaration in vhdl.">VhdlPort</a> represents one port declaration in vhdl. 
<p>
<a class="el" href="class_vhdl_port.html" title="VhdlPort represents one port declaration in vhdl.">VhdlPort</a> is used within top component entity and component declarations to print the declaration for one port. 
<p>Definition at line <a class="el" href="vhdlport_8h-source.html#l00024">24</a> of file <a class="el" href="vhdlport_8h-source.html">vhdlport.h</a>.</p>
<hr><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" name="eeb966f2b49b05650a4bf18e929884e3"></a><!-- doxytag: member="VhdlPort::VhdlPort" ref="eeb966f2b49b05650a4bf18e929884e3" args="(VhdlGenerator2 *parent, Port *port)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VhdlPort::VhdlPort           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="class_vhdl_generator2.html">VhdlGenerator2</a> *&nbsp;</td>
          <td class="paramname"> <em>parent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="class_port.html">Port</a> *&nbsp;</td>
          <td class="paramname"> <em>port</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The constructor. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>parent</em>&nbsp;</td><td>Pointer to the owner of this port. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>port</em>&nbsp;</td><td>Pointer to the port that contains the details for this port. </td></tr>
  </table>
</dl>

<p>Definition at line <a class="el" href="vhdlport_8cpp-source.html#l00015">15</a> of file <a class="el" href="vhdlport_8cpp-source.html">vhdlport.cpp</a>.</p>

<p>References <a class="el" href="vhdlport_8h-source.html#l00093">left_</a>, <a class="el" href="vhdlport_8h-source.html#l00096">right_</a>, <a class="el" href="vhdlport_8cpp-source.html#l00083">size()</a>, and <a class="el" href="vhdlobject_8h-source.html#l00143">VhdlObject::type_</a>.</p>

<p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<p><center><img src="class_vhdl_port_eeb966f2b49b05650a4bf18e929884e3_cgraph.png" border="0" usemap="#class_vhdl_port_eeb966f2b49b05650a4bf18e929884e3_cgraph_map" alt=""></center>
<map name="class_vhdl_port_eeb966f2b49b05650a4bf18e929884e3_cgraph_map">
<area shape="rect" id="node3" href="class_vhdl_port.html#1286ac447164b01db770eba37210239a" title="Get the size of the port." alt="" coords="192,5,301,32"></map>
</div>

</div>
</div><p>
<a class="anchor" name="fa9dd5ea60798a00b17b908d3f42add7"></a><!-- doxytag: member="VhdlPort::VhdlPort" ref="fa9dd5ea60798a00b17b908d3f42add7" args="(VhdlComponentDeclaration *parent, Port *port)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VhdlPort::VhdlPort           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="class_vhdl_component_declaration.html">VhdlComponentDeclaration</a> *&nbsp;</td>
          <td class="paramname"> <em>parent</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="class_port.html">Port</a> *&nbsp;</td>
          <td class="paramname"> <em>port</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The constructor. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>parent</em>&nbsp;</td><td>Pointer to the owner of this port. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>port</em>&nbsp;</td><td>Pointer to the port that contains the details for this port. </td></tr>
  </table>
</dl>

<p>Definition at line <a class="el" href="vhdlport_8cpp-source.html#l00043">43</a> of file <a class="el" href="vhdlport_8cpp-source.html">vhdlport.cpp</a>.</p>

<p>References <a class="el" href="vhdlport_8h-source.html#l00093">left_</a>, <a class="el" href="vhdlport_8h-source.html#l00096">right_</a>, <a class="el" href="vhdlport_8cpp-source.html#l00083">size()</a>, and <a class="el" href="vhdlobject_8h-source.html#l00143">VhdlObject::type_</a>.</p>

<p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<p><center><img src="class_vhdl_port_fa9dd5ea60798a00b17b908d3f42add7_cgraph.png" border="0" usemap="#class_vhdl_port_fa9dd5ea60798a00b17b908d3f42add7_cgraph_map" alt=""></center>
<map name="class_vhdl_port_fa9dd5ea60798a00b17b908d3f42add7_cgraph_map">
<area shape="rect" id="node3" href="class_vhdl_port.html#1286ac447164b01db770eba37210239a" title="Get the size of the port." alt="" coords="192,5,301,32"></map>
</div>

</div>
</div><p>
<a class="anchor" name="18227eb4252ba041ee44cf4bd301f3ff"></a><!-- doxytag: member="VhdlPort::~VhdlPort" ref="18227eb4252ba041ee44cf4bd301f3ff" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VhdlPort::~VhdlPort           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The destructor. 
<p>

<p>Definition at line <a class="el" href="vhdlport_8cpp-source.html#l00071">71</a> of file <a class="el" href="vhdlport_8cpp-source.html">vhdlport.cpp</a>.</p>

</div>
</div><p>
<a class="anchor" name="954e0db53c5ff29fd4856fb029141ea2"></a><!-- doxytag: member="VhdlPort::VhdlPort" ref="954e0db53c5ff29fd4856fb029141ea2" args="(const VhdlPort &amp;other)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VhdlPort::VhdlPort           </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="class_vhdl_port.html">VhdlPort</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>other</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
No copying. 
<p>

</div>
</div><p>
<hr><h2>Member Function Documentation</h2>
<a class="anchor" name="4bbdd17b5149af9835465698a7d4cbad"></a><!-- doxytag: member="VhdlPort::write" ref="4bbdd17b5149af9835465698a7d4cbad" args="(QTextStream &amp;stream) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void VhdlPort::write           </td>
          <td>(</td>
          <td class="paramtype">QTextStream &amp;&nbsp;</td>
          <td class="paramname"> <em>stream</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Write the contents of the port to the text stream. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>stream</em>&nbsp;</td><td>The text stream to write the port into. </td></tr>
  </table>
</dl>

<p>Implements <a class="el" href="class_vhdl_object.html#602a138c6eb6dd9c351989d8e72af916">VhdlObject</a>.</p>

<p>Definition at line <a class="el" href="vhdlport_8cpp-source.html#l00074">74</a> of file <a class="el" href="vhdlport_8cpp-source.html">vhdlport.cpp</a>.</p>

<p>References <a class="el" href="vhdlport_8h-source.html#l00099">commentOut_</a>, <a class="el" href="generaldeclarations_8cpp-source.html#l00474">General::direction2Str()</a>, <a class="el" href="vhdlport_8h-source.html#l00090">direction_</a>, <a class="el" href="vhdlport_8h-source.html#l00093">left_</a>, <a class="el" href="vhdlobject_8h-source.html#l00140">VhdlObject::name_</a>, <a class="el" href="vhdlport_8h-source.html#l00096">right_</a>, <a class="el" href="vhdlobject_8h-source.html#l00143">VhdlObject::type_</a>, and <a class="el" href="vhdlgeneral_8cpp-source.html#l00049">VhdlGeneral::vhdlType2String()</a>.</p>

<p>
<div class="dynheader">
Here is the call graph for this function:</div>
<div class="dynsection">
<p><center><img src="class_vhdl_port_4bbdd17b5149af9835465698a7d4cbad_cgraph.png" border="0" usemap="#class_vhdl_port_4bbdd17b5149af9835465698a7d4cbad_cgraph_map" alt=""></center>
<map name="class_vhdl_port_4bbdd17b5149af9835465698a7d4cbad_cgraph_map">
<area shape="rect" id="node3" href="namespace_general.html#2413610b9818f4d2637cfdaf96894564" title="Convert the Direction value to QString." alt="" coords="192,5,355,32"><area shape="rect" id="node5" href="namespace_vhdl_general.html#807e1122d03aeb1e6f7ec4f484d55806" title="Create a string that contains the type and bounds for it." alt="" coords="168,56,379,83"></map>
</div>

</div>
</div><p>
<a class="anchor" name="1286ac447164b01db770eba37210239a"></a><!-- doxytag: member="VhdlPort::size" ref="1286ac447164b01db770eba37210239a" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int VhdlPort::size           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get the size of the port. 
<p>
Size is calculated: left - right + 1<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>int The size of the port. </dd></dl>

<p>Definition at line <a class="el" href="vhdlport_8cpp-source.html#l00083">83</a> of file <a class="el" href="vhdlport_8cpp-source.html">vhdlport.cpp</a>.</p>

<p>References <a class="el" href="vhdlport_8h-source.html#l00093">left_</a>, and <a class="el" href="vhdlport_8h-source.html#l00096">right_</a>.</p>

<p>Referenced by <a class="el" href="vhdlport_8cpp-source.html#l00015">VhdlPort()</a>.</p>

</div>
</div><p>
<a class="anchor" name="890439f108b88c1c6c797dbc65361643"></a><!-- doxytag: member="VhdlPort::left" ref="890439f108b88c1c6c797dbc65361643" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int VhdlPort::left           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get the left bound of the port. 
<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>int The left bound. </dd></dl>

<p>Definition at line <a class="el" href="vhdlport_8cpp-source.html#l00087">87</a> of file <a class="el" href="vhdlport_8cpp-source.html">vhdlport.cpp</a>.</p>

<p>References <a class="el" href="vhdlport_8h-source.html#l00093">left_</a>.</p>

</div>
</div><p>
<a class="anchor" name="3c6cad09a97e503178d4fc1ca9fab6e6"></a><!-- doxytag: member="VhdlPort::right" ref="3c6cad09a97e503178d4fc1ca9fab6e6" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int VhdlPort::right           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Get the right bound of the port. 
<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>int The right bound. </dd></dl>

<p>Definition at line <a class="el" href="vhdlport_8cpp-source.html#l00091">91</a> of file <a class="el" href="vhdlport_8cpp-source.html">vhdlport.cpp</a>.</p>

<p>References <a class="el" href="vhdlport_8h-source.html#l00096">right_</a>.</p>

</div>
</div><p>
<a class="anchor" name="72cd703ef21fada5f8297c6cade89b68"></a><!-- doxytag: member="VhdlPort::setCommented" ref="72cd703ef21fada5f8297c6cade89b68" args="(bool commentOut)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void VhdlPort::setCommented           </td>
          <td>(</td>
          <td class="paramtype">bool&nbsp;</td>
          <td class="paramname"> <em>commentOut</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set the port to be commented out or not. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>commentOut</em>&nbsp;</td><td>If true then the port is commented out when written. </td></tr>
  </table>
</dl>

<p>Definition at line <a class="el" href="vhdlport_8cpp-source.html#l00095">95</a> of file <a class="el" href="vhdlport_8cpp-source.html">vhdlport.cpp</a>.</p>

<p>References <a class="el" href="vhdlport_8h-source.html#l00099">commentOut_</a>.</p>

</div>
</div><p>
<a class="anchor" name="10768295310b778f4e2f963f383cbd27"></a><!-- doxytag: member="VhdlPort::operator=" ref="10768295310b778f4e2f963f383cbd27" args="(const VhdlPort &amp;other)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_vhdl_port.html">VhdlPort</a>&amp; VhdlPort::operator=           </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="class_vhdl_port.html">VhdlPort</a> &amp;&nbsp;</td>
          <td class="paramname"> <em>other</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [private]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
No assignment. 
<p>

</div>
</div><p>
<hr><h2>Member Data Documentation</h2>
<a class="anchor" name="c647d56663c98ce05234a756cfc1b7f4"></a><!-- doxytag: member="VhdlPort::direction_" ref="c647d56663c98ce05234a756cfc1b7f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespace_general.html#dc50f03c6a2d4aa1ea0eabf3143b79e9">General::Direction</a> <a class="el" href="class_vhdl_port.html#c647d56663c98ce05234a756cfc1b7f4">VhdlPort::direction_</a><code> [private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The direction of the port. 
<p>

<p>Definition at line <a class="el" href="vhdlport_8h-source.html#l00090">90</a> of file <a class="el" href="vhdlport_8h-source.html">vhdlport.h</a>.</p>

<p>Referenced by <a class="el" href="vhdlport_8cpp-source.html#l00074">write()</a>.</p>

</div>
</div><p>
<a class="anchor" name="4623709e451bfa8aa99d61fcd5ea7574"></a><!-- doxytag: member="VhdlPort::left_" ref="4623709e451bfa8aa99d61fcd5ea7574" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="class_vhdl_port.html#4623709e451bfa8aa99d61fcd5ea7574">VhdlPort::left_</a><code> [private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The left bound of the port. 
<p>

<p>Definition at line <a class="el" href="vhdlport_8h-source.html#l00093">93</a> of file <a class="el" href="vhdlport_8h-source.html">vhdlport.h</a>.</p>

<p>Referenced by <a class="el" href="vhdlport_8cpp-source.html#l00087">left()</a>, <a class="el" href="vhdlport_8cpp-source.html#l00083">size()</a>, <a class="el" href="vhdlport_8cpp-source.html#l00015">VhdlPort()</a>, and <a class="el" href="vhdlport_8cpp-source.html#l00074">write()</a>.</p>

</div>
</div><p>
<a class="anchor" name="4d7428ecd15eba330e3c03b217cea1f2"></a><!-- doxytag: member="VhdlPort::right_" ref="4d7428ecd15eba330e3c03b217cea1f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int <a class="el" href="class_vhdl_port.html#4d7428ecd15eba330e3c03b217cea1f2">VhdlPort::right_</a><code> [private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The right bound of the port. 
<p>

<p>Definition at line <a class="el" href="vhdlport_8h-source.html#l00096">96</a> of file <a class="el" href="vhdlport_8h-source.html">vhdlport.h</a>.</p>

<p>Referenced by <a class="el" href="vhdlport_8cpp-source.html#l00091">right()</a>, <a class="el" href="vhdlport_8cpp-source.html#l00083">size()</a>, <a class="el" href="vhdlport_8cpp-source.html#l00015">VhdlPort()</a>, and <a class="el" href="vhdlport_8cpp-source.html#l00074">write()</a>.</p>

</div>
</div><p>
<a class="anchor" name="7ad7715b33969832e3246f0b3340ac9c"></a><!-- doxytag: member="VhdlPort::commentOut_" ref="7ad7715b33969832e3246f0b3340ac9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool <a class="el" href="class_vhdl_port.html#7ad7715b33969832e3246f0b3340ac9c">VhdlPort::commentOut_</a><code> [private]</code>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
If true then the port is commented out when printed to text stream. 
<p>

<p>Definition at line <a class="el" href="vhdlport_8h-source.html#l00099">99</a> of file <a class="el" href="vhdlport_8h-source.html">vhdlport.h</a>.</p>

<p>Referenced by <a class="el" href="vhdlport_8cpp-source.html#l00095">setCommented()</a>, and <a class="el" href="vhdlport_8cpp-source.html#l00074">write()</a>.</p>

</div>
</div><p>
<hr>The documentation for this class was generated from the following files:<ul>
<li>D:/user/kamppia/SVNwork/Kactus2 SourceForge/vhdlGenerator/<a class="el" href="vhdlport_8h-source.html">vhdlport.h</a><li>D:/user/kamppia/SVNwork/Kactus2 SourceForge/vhdlGenerator/<a class="el" href="vhdlport_8cpp-source.html">vhdlport.cpp</a></ul>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Wed Nov 30 12:15:07 2011 for Kactus2 by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.6 </small></address>
</body>
</html>
