/* Generated by Yosys 0.24 (git sha1 313b7997b50, clang 14.0.0-1ubuntu1 -fPIC -Os) */

module la_dffsq(d, clk, nset, q);
  wire _0_;
  input clk;
  wire clk;
  input d;
  wire d;
  input nset;
  wire nset;
  output q;
  wire q;
  DFFS_X1 \q_$_DFF_PN1__Q  (
    .CK(clk),
    .D(d),
    .Q(q),
    .QN(_0_),
    .SN(nset)
  );
endmodule
