vhdl work "C:\peiqing\XilinxProjectPQ\GG\VHDLsource\l2sample_sel.vhd"
