#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-timescale=1ns/1fs' '-j8' '-sverilog' '+v2k' '-full64' '-Mupdate' '-R' '-debug_access+all' '-y' '/usr/cad/synopsys/synthesis/cur/dw/sim_ver/' '+libext+.v' '-f' 'filelist.f' '-o' 'simv' '-l' 'vcs.log' '-P' '/usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab' '/usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a' '-v' '/RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src' '+define+GATE' '+neg_tchk' '+nowarnNTCDSN' 2>&1
