
LEKTOR_MIKROCONTROLLER.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800200  0000143e  000014d2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000143e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001c  0080020a  0080020a  000014dc  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000014dc  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000150c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001c8  00000000  00000000  0000154c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000019d7  00000000  00000000  00001714  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001227  00000000  00000000  000030eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000013ff  00000000  00000000  00004312  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000374  00000000  00000000  00005714  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000008d8  00000000  00000000  00005a88  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000a04  00000000  00000000  00006360  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001b0  00000000  00000000  00006d64  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	b9 c0       	rjmp	.+370    	; 0x174 <__ctors_end>
       2:	00 00       	nop
       4:	0c 94 bf 08 	jmp	0x117e	; 0x117e <__vector_1>
       8:	d5 c0       	rjmp	.+426    	; 0x1b4 <__bad_interrupt>
       a:	00 00       	nop
       c:	d3 c0       	rjmp	.+422    	; 0x1b4 <__bad_interrupt>
       e:	00 00       	nop
      10:	d1 c0       	rjmp	.+418    	; 0x1b4 <__bad_interrupt>
      12:	00 00       	nop
      14:	cf c0       	rjmp	.+414    	; 0x1b4 <__bad_interrupt>
      16:	00 00       	nop
      18:	cd c0       	rjmp	.+410    	; 0x1b4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	cb c0       	rjmp	.+406    	; 0x1b4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	c9 c0       	rjmp	.+402    	; 0x1b4 <__bad_interrupt>
      22:	00 00       	nop
      24:	c7 c0       	rjmp	.+398    	; 0x1b4 <__bad_interrupt>
      26:	00 00       	nop
      28:	c5 c0       	rjmp	.+394    	; 0x1b4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	c3 c0       	rjmp	.+390    	; 0x1b4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c1 c0       	rjmp	.+386    	; 0x1b4 <__bad_interrupt>
      32:	00 00       	nop
      34:	bf c0       	rjmp	.+382    	; 0x1b4 <__bad_interrupt>
      36:	00 00       	nop
      38:	bd c0       	rjmp	.+378    	; 0x1b4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	bb c0       	rjmp	.+374    	; 0x1b4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	b9 c0       	rjmp	.+370    	; 0x1b4 <__bad_interrupt>
      42:	00 00       	nop
      44:	b7 c0       	rjmp	.+366    	; 0x1b4 <__bad_interrupt>
      46:	00 00       	nop
      48:	b5 c0       	rjmp	.+362    	; 0x1b4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	b3 c0       	rjmp	.+358    	; 0x1b4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	4e c4       	rjmp	.+2204   	; 0x8ee <__vector_20>
      52:	00 00       	nop
      54:	af c0       	rjmp	.+350    	; 0x1b4 <__bad_interrupt>
      56:	00 00       	nop
      58:	ad c0       	rjmp	.+346    	; 0x1b4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	ab c0       	rjmp	.+342    	; 0x1b4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	a9 c0       	rjmp	.+338    	; 0x1b4 <__bad_interrupt>
      62:	00 00       	nop
      64:	a7 c0       	rjmp	.+334    	; 0x1b4 <__bad_interrupt>
      66:	00 00       	nop
      68:	a5 c0       	rjmp	.+330    	; 0x1b4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	a3 c0       	rjmp	.+326    	; 0x1b4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a1 c0       	rjmp	.+322    	; 0x1b4 <__bad_interrupt>
      72:	00 00       	nop
      74:	9f c0       	rjmp	.+318    	; 0x1b4 <__bad_interrupt>
      76:	00 00       	nop
      78:	9d c0       	rjmp	.+314    	; 0x1b4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	9b c0       	rjmp	.+310    	; 0x1b4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	99 c0       	rjmp	.+306    	; 0x1b4 <__bad_interrupt>
      82:	00 00       	nop
      84:	97 c0       	rjmp	.+302    	; 0x1b4 <__bad_interrupt>
      86:	00 00       	nop
      88:	95 c0       	rjmp	.+298    	; 0x1b4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	93 c0       	rjmp	.+294    	; 0x1b4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	91 c0       	rjmp	.+290    	; 0x1b4 <__bad_interrupt>
      92:	00 00       	nop
      94:	8f c0       	rjmp	.+286    	; 0x1b4 <__bad_interrupt>
      96:	00 00       	nop
      98:	8d c0       	rjmp	.+282    	; 0x1b4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	8b c0       	rjmp	.+278    	; 0x1b4 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	89 c0       	rjmp	.+274    	; 0x1b4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	87 c0       	rjmp	.+270    	; 0x1b4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	85 c0       	rjmp	.+266    	; 0x1b4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	83 c0       	rjmp	.+262    	; 0x1b4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	81 c0       	rjmp	.+258    	; 0x1b4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	7f c0       	rjmp	.+254    	; 0x1b4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	7d c0       	rjmp	.+250    	; 0x1b4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	7b c0       	rjmp	.+246    	; 0x1b4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	79 c0       	rjmp	.+242    	; 0x1b4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	77 c0       	rjmp	.+238    	; 0x1b4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	75 c0       	rjmp	.+234    	; 0x1b4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	73 c0       	rjmp	.+230    	; 0x1b4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	71 c0       	rjmp	.+226    	; 0x1b4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	6f c0       	rjmp	.+222    	; 0x1b4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	6d c0       	rjmp	.+218    	; 0x1b4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	6b c0       	rjmp	.+214    	; 0x1b4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	69 c0       	rjmp	.+210    	; 0x1b4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	f3 02       	muls	r31, r19
      e6:	01 03       	mulsu	r16, r17
      e8:	0f 03       	fmul	r16, r23
      ea:	1d 03       	fmul	r17, r21
      ec:	2b 03       	fmul	r18, r19
      ee:	39 03       	fmul	r19, r17
      f0:	47 03       	mulsu	r20, r23
      f2:	55 03       	mulsu	r21, r21
      f4:	94 03       	fmuls	r17, r20
      f6:	65 03       	mulsu	r22, r21
      f8:	75 03       	mulsu	r23, r21
      fa:	85 03       	fmuls	r16, r21
      fc:	a5 03       	fmuls	r18, r21
      fe:	b2 03       	fmuls	r19, r18
     100:	bf 03       	fmulsu	r19, r23
     102:	cc 03       	fmulsu	r20, r20
     104:	d9 03       	fmulsu	r21, r17
     106:	e6 03       	fmuls	r22, r22
     108:	f3 03       	fmuls	r23, r19
     10a:	00 04       	cpc	r0, r0
     10c:	38 04       	cpc	r3, r8
     10e:	0e 04       	cpc	r0, r14
     110:	1c 04       	cpc	r1, r12
     112:	2a 04       	cpc	r2, r10
     114:	e2 04       	cpc	r14, r2
     116:	f0 04       	cpc	r15, r0
     118:	fe 04       	cpc	r15, r14
     11a:	0c 05       	cpc	r16, r12
     11c:	1a 05       	cpc	r17, r10
     11e:	28 05       	cpc	r18, r8
     120:	36 05       	cpc	r19, r6
     122:	44 05       	cpc	r20, r4
     124:	83 05       	cpc	r24, r3
     126:	54 05       	cpc	r21, r4
     128:	64 05       	cpc	r22, r4
     12a:	74 05       	cpc	r23, r4
     12c:	94 05       	cpc	r25, r4
     12e:	ab 05       	cpc	r26, r11
     130:	c2 05       	cpc	r28, r2
     132:	d9 05       	cpc	r29, r9
     134:	f0 05       	cpc	r31, r0
     136:	07 06       	cpc	r0, r23
     138:	1e 06       	cpc	r1, r30
     13a:	35 06       	cpc	r3, r21
     13c:	95 06       	cpc	r9, r21
     13e:	4d 06       	cpc	r4, r29
     140:	65 06       	cpc	r6, r21
     142:	7d 06       	cpc	r7, r29
     144:	c1 06       	cpc	r12, r17
     146:	ce 06       	cpc	r12, r30
     148:	db 06       	cpc	r13, r27
     14a:	e8 06       	cpc	r14, r24
     14c:	f5 06       	cpc	r15, r21
     14e:	02 07       	cpc	r16, r18
     150:	0f 07       	cpc	r16, r31
     152:	1c 07       	cpc	r17, r28
     154:	57 07       	cpc	r21, r23
     156:	2b 07       	cpc	r18, r27
     158:	3a 07       	cpc	r19, r26
     15a:	49 07       	cpc	r20, r25
     15c:	69 07       	cpc	r22, r25
     15e:	86 07       	cpc	r24, r22
     160:	a3 07       	cpc	r26, r19
     162:	c0 07       	cpc	r28, r16
     164:	dd 07       	cpc	r29, r29
     166:	fa 07       	cpc	r31, r26
     168:	17 08       	sbc	r1, r7
     16a:	34 08       	sbc	r3, r4
     16c:	b7 08       	sbc	r11, r7
     16e:	55 08       	sbc	r5, r5
     170:	76 08       	sbc	r7, r6
     172:	97 08       	sbc	r9, r7

00000174 <__ctors_end>:
     174:	11 24       	eor	r1, r1
     176:	1f be       	out	0x3f, r1	; 63
     178:	cf ef       	ldi	r28, 0xFF	; 255
     17a:	d1 e2       	ldi	r29, 0x21	; 33
     17c:	de bf       	out	0x3e, r29	; 62
     17e:	cd bf       	out	0x3d, r28	; 61
     180:	00 e0       	ldi	r16, 0x00	; 0
     182:	0c bf       	out	0x3c, r16	; 60

00000184 <__do_copy_data>:
     184:	12 e0       	ldi	r17, 0x02	; 2
     186:	a0 e0       	ldi	r26, 0x00	; 0
     188:	b2 e0       	ldi	r27, 0x02	; 2
     18a:	ee e3       	ldi	r30, 0x3E	; 62
     18c:	f4 e1       	ldi	r31, 0x14	; 20
     18e:	00 e0       	ldi	r16, 0x00	; 0
     190:	0b bf       	out	0x3b, r16	; 59
     192:	02 c0       	rjmp	.+4      	; 0x198 <__do_copy_data+0x14>
     194:	07 90       	elpm	r0, Z+
     196:	0d 92       	st	X+, r0
     198:	aa 30       	cpi	r26, 0x0A	; 10
     19a:	b1 07       	cpc	r27, r17
     19c:	d9 f7       	brne	.-10     	; 0x194 <__do_copy_data+0x10>

0000019e <__do_clear_bss>:
     19e:	22 e0       	ldi	r18, 0x02	; 2
     1a0:	aa e0       	ldi	r26, 0x0A	; 10
     1a2:	b2 e0       	ldi	r27, 0x02	; 2
     1a4:	01 c0       	rjmp	.+2      	; 0x1a8 <.do_clear_bss_start>

000001a6 <.do_clear_bss_loop>:
     1a6:	1d 92       	st	X+, r1

000001a8 <.do_clear_bss_start>:
     1a8:	a6 32       	cpi	r26, 0x26	; 38
     1aa:	b2 07       	cpc	r27, r18
     1ac:	e1 f7       	brne	.-8      	; 0x1a6 <.do_clear_bss_loop>
     1ae:	fa d0       	rcall	.+500    	; 0x3a4 <main>
     1b0:	0c 94 1d 0a 	jmp	0x143a	; 0x143a <_exit>

000001b4 <__bad_interrupt>:
     1b4:	25 cf       	rjmp	.-438    	; 0x0 <__vectors>

000001b6 <opdaterKommando>:

 volatile static int state;
 volatile static int firstCheck = 1;
 void opdaterKommando()
 {
	 if ((lektorOptaget_ == '0') && (lektortilStede_ == '0'))
     1b6:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <lektorOptaget_>
     1ba:	80 33       	cpi	r24, 0x30	; 48
     1bc:	f1 f4       	brne	.+60     	; 0x1fa <opdaterKommando+0x44>
     1be:	80 91 1b 02 	lds	r24, 0x021B	; 0x80021b <lektortilStede_>
     1c2:	80 33       	cpi	r24, 0x30	; 48
     1c4:	d1 f4       	brne	.+52     	; 0x1fa <opdaterKommando+0x44>
	 {
		 if ((state == 00) && (firstCheck != 1))
     1c6:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <__data_end>
     1ca:	90 91 0b 02 	lds	r25, 0x020B	; 0x80020b <__data_end+0x1>
     1ce:	89 2b       	or	r24, r25
     1d0:	49 f4       	brne	.+18     	; 0x1e4 <opdaterKommando+0x2e>
     1d2:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     1d6:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	19 f0       	breq	.+6      	; 0x1e4 <opdaterKommando+0x2e>
		 {
			 aendring_ = 0;
     1de:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <aendring_>
     1e2:	85 c0       	rjmp	.+266    	; 0x2ee <opdaterKommando+0x138>
		 }
		 else
		 {
			 aendring_ = 1;
     1e4:	81 e0       	ldi	r24, 0x01	; 1
     1e6:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <aendring_>
			 COMMAND = 'A'; // V indikerer at lektor er væk!	
     1ea:	81 e4       	ldi	r24, 0x41	; 65
     1ec:	80 93 20 02 	sts	0x0220, r24	; 0x800220 <COMMAND>
			 state = 00;   
     1f0:	10 92 0b 02 	sts	0x020B, r1	; 0x80020b <__data_end+0x1>
     1f4:	10 92 0a 02 	sts	0x020A, r1	; 0x80020a <__data_end>
     1f8:	7a c0       	rjmp	.+244    	; 0x2ee <opdaterKommando+0x138>
		 }
	 }
	 else if ((lektorOptaget_ == '0') && (lektortilStede_ == '1'))
     1fa:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <lektorOptaget_>
     1fe:	80 33       	cpi	r24, 0x30	; 48
     200:	09 f5       	brne	.+66     	; 0x244 <opdaterKommando+0x8e>
     202:	80 91 1b 02 	lds	r24, 0x021B	; 0x80021b <lektortilStede_>
     206:	81 33       	cpi	r24, 0x31	; 49
     208:	e9 f4       	brne	.+58     	; 0x244 <opdaterKommando+0x8e>
	 {
		 if ((state == 01) && (firstCheck != 1))
     20a:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <__data_end>
     20e:	90 91 0b 02 	lds	r25, 0x020B	; 0x80020b <__data_end+0x1>
     212:	01 97       	sbiw	r24, 0x01	; 1
     214:	49 f4       	brne	.+18     	; 0x228 <opdaterKommando+0x72>
     216:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     21a:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     21e:	01 97       	sbiw	r24, 0x01	; 1
     220:	19 f0       	breq	.+6      	; 0x228 <opdaterKommando+0x72>
		 {
			 aendring_ = 0;
     222:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <aendring_>
		 }
		 else
		 {
			 resetTimer();
     226:	63 c0       	rjmp	.+198    	; 0x2ee <opdaterKommando+0x138>
			 aendring_ = 1;
     228:	40 d3       	rcall	.+1664   	; 0x8aa <resetTimer>
     22a:	81 e0       	ldi	r24, 0x01	; 1
     22c:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <aendring_>
			 COMMAND = 'F';		// T Indikerer at lektor er tilstede
     230:	86 e4       	ldi	r24, 0x46	; 70
     232:	80 93 20 02 	sts	0x0220, r24	; 0x800220 <COMMAND>
			 state = 01;
     236:	81 e0       	ldi	r24, 0x01	; 1
     238:	90 e0       	ldi	r25, 0x00	; 0
     23a:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <__data_end+0x1>
     23e:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <__data_end>
		 }
	 }
	 else if ((lektorOptaget_ == '1') && (lektortilStede_ == '0'))
     242:	55 c0       	rjmp	.+170    	; 0x2ee <opdaterKommando+0x138>
     244:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <lektorOptaget_>
     248:	81 33       	cpi	r24, 0x31	; 49
     24a:	71 f5       	brne	.+92     	; 0x2a8 <opdaterKommando+0xf2>
     24c:	80 91 1b 02 	lds	r24, 0x021B	; 0x80021b <lektortilStede_>
     250:	80 33       	cpi	r24, 0x30	; 48
	 {
		 if ((state == 10) && (firstCheck != 1))
     252:	51 f5       	brne	.+84     	; 0x2a8 <opdaterKommando+0xf2>
     254:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <__data_end>
     258:	90 91 0b 02 	lds	r25, 0x020B	; 0x80020b <__data_end+0x1>
     25c:	0a 97       	sbiw	r24, 0x0a	; 10
     25e:	b1 f4       	brne	.+44     	; 0x28c <opdaterKommando+0xd6>
     260:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     264:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     268:	01 97       	sbiw	r24, 0x01	; 1
		 {
			 aendring_ = 0;
     26a:	81 f0       	breq	.+32     	; 0x28c <opdaterKommando+0xd6>
			 if (returnerTimerStatus() == 0)
     26c:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <aendring_>
     270:	17 d3       	rcall	.+1582   	; 0x8a0 <returnerTimerStatus>
     272:	89 2b       	or	r24, r25
			 {
			 aendring_ = 1;
     274:	e1 f5       	brne	.+120    	; 0x2ee <opdaterKommando+0x138>
     276:	81 e0       	ldi	r24, 0x01	; 1
     278:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <aendring_>
			 COMMAND = 'A';		//A FOR AWAY
     27c:	81 e4       	ldi	r24, 0x41	; 65
     27e:	80 93 20 02 	sts	0x0220, r24	; 0x800220 <COMMAND>
			 state = 00;
     282:	10 92 0b 02 	sts	0x020B, r1	; 0x80020b <__data_end+0x1>
     286:	10 92 0a 02 	sts	0x020A, r1	; 0x80020a <__data_end>
			 }
		 }
		 else
		 {		
			 setTimer();
     28a:	31 c0       	rjmp	.+98     	; 0x2ee <opdaterKommando+0x138>
			 aendring_ = 1;
     28c:	19 d3       	rcall	.+1586   	; 0x8c0 <setTimer>
     28e:	81 e0       	ldi	r24, 0x01	; 1
     290:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <aendring_>
			 COMMAND = 'B';		// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     294:	82 e4       	ldi	r24, 0x42	; 66
     296:	80 93 20 02 	sts	0x0220, r24	; 0x800220 <COMMAND>
			 state = 10;
     29a:	8a e0       	ldi	r24, 0x0A	; 10
     29c:	90 e0       	ldi	r25, 0x00	; 0
     29e:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <__data_end+0x1>
     2a2:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <__data_end>
		 }
	 }
	 else if ((lektorOptaget_ == '1') && (lektortilStede_ == '1'))
     2a6:	23 c0       	rjmp	.+70     	; 0x2ee <opdaterKommando+0x138>
     2a8:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <lektorOptaget_>
     2ac:	81 33       	cpi	r24, 0x31	; 49
     2ae:	f9 f4       	brne	.+62     	; 0x2ee <opdaterKommando+0x138>
     2b0:	80 91 1b 02 	lds	r24, 0x021B	; 0x80021b <lektortilStede_>
     2b4:	81 33       	cpi	r24, 0x31	; 49
	 {
		 if ((state == 11) && (firstCheck != 1))
     2b6:	d9 f4       	brne	.+54     	; 0x2ee <opdaterKommando+0x138>
     2b8:	80 91 0a 02 	lds	r24, 0x020A	; 0x80020a <__data_end>
     2bc:	90 91 0b 02 	lds	r25, 0x020B	; 0x80020b <__data_end+0x1>
     2c0:	0b 97       	sbiw	r24, 0x0b	; 11
     2c2:	49 f4       	brne	.+18     	; 0x2d6 <opdaterKommando+0x120>
     2c4:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     2c8:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     2cc:	01 97       	sbiw	r24, 0x01	; 1
		 {
			 aendring_ = 0;
     2ce:	19 f0       	breq	.+6      	; 0x2d6 <opdaterKommando+0x120>
     2d0:	10 92 1f 02 	sts	0x021F, r1	; 0x80021f <aendring_>
		 }
		 else
		 {
			 aendring_ = 1;
     2d4:	0c c0       	rjmp	.+24     	; 0x2ee <opdaterKommando+0x138>
     2d6:	81 e0       	ldi	r24, 0x01	; 1
     2d8:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <aendring_>
			 COMMAND = 'B';		// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     2dc:	82 e4       	ldi	r24, 0x42	; 66
     2de:	80 93 20 02 	sts	0x0220, r24	; 0x800220 <COMMAND>
			 state = 11;
     2e2:	8b e0       	ldi	r24, 0x0B	; 11
     2e4:	90 e0       	ldi	r25, 0x00	; 0
     2e6:	90 93 0b 02 	sts	0x020B, r25	; 0x80020b <__data_end+0x1>
     2ea:	80 93 0a 02 	sts	0x020A, r24	; 0x80020a <__data_end>
		 }
	 }

	 if (firstCheck == 1)
     2ee:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <firstCheck>
     2f2:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <firstCheck+0x1>
     2f6:	01 97       	sbiw	r24, 0x01	; 1
	 {
		 firstCheck = 0;
     2f8:	21 f4       	brne	.+8      	; 0x302 <opdaterKommando+0x14c>
     2fa:	10 92 07 02 	sts	0x0207, r1	; 0x800207 <firstCheck+0x1>
     2fe:	10 92 06 02 	sts	0x0206, r1	; 0x800206 <firstCheck>
     302:	08 95       	ret

00000304 <start1msDelay>:
 }

  void start1msDelay()
  {
	  // Timer3: Normal mode, PS = 0
	  TCCR3A = 0b00000000;
     304:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
	  TCCR3B = 0b00000001;
     308:	81 e0       	ldi	r24, 0x01	; 1
     30a:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	  // Overflow hvert MS.
	  //Sæt timerStatus til '1' (=going)
	  //timerStatus_3 = '1';
	  TCNT3 = (0xFFFF-16000);
     30e:	8f e7       	ldi	r24, 0x7F	; 127
     310:	91 ec       	ldi	r25, 0xC1	; 193
     312:	90 93 95 00 	sts	0x0095, r25	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
     316:	80 93 94 00 	sts	0x0094, r24	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
	  while ((TIFR3 & (1<<0)) == 0)
     31a:	c0 9b       	sbis	0x18, 0	; 24
     31c:	fe cf       	rjmp	.-4      	; 0x31a <start1msDelay+0x16>
	  {}
	  TCCR3B = 0;
     31e:	10 92 91 00 	sts	0x0091, r1	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	  TIFR3 = 1<<0;
     322:	81 e0       	ldi	r24, 0x01	; 1
     324:	88 bb       	out	0x18, r24	; 24
     326:	08 95       	ret

00000328 <sendBurst>:
	  //timerStatus_3 = '0';
  }

  void sendBurst()
  {
	  ZCDetected_ = 0;
     328:	10 92 1e 02 	sts	0x021E, r1	; 0x80021e <ZCDetected_+0x1>
     32c:	10 92 1d 02 	sts	0x021D, r1	; 0x80021d <ZCDetected_>
	  //PORTB = OUTPUT -- lad 120kHz signal fra OCRB komme ud.
	  DDRB |= 1 << 7;
	  start1msDelay();
     330:	27 9a       	sbi	0x04, 7	; 4
	  //Sæt PORTH til input igen.
	  DDRB &= ~(1 << 7);
     332:	e8 df       	rcall	.-48     	; 0x304 <start1msDelay>
     334:	27 98       	cbi	0x04, 7	; 4
     336:	08 95       	ret

00000338 <ventPaaZC>:
  }

  void ventPaaZC()
  {
	  ZCDetected_ = 0;
     338:	10 92 1e 02 	sts	0x021E, r1	; 0x80021e <ZCDetected_+0x1>
     33c:	10 92 1d 02 	sts	0x021D, r1	; 0x80021d <ZCDetected_>
	  while(ZCDetected_ == 0)	{}
     340:	80 91 1d 02 	lds	r24, 0x021D	; 0x80021d <ZCDetected_>
     344:	90 91 1e 02 	lds	r25, 0x021E	; 0x80021e <ZCDetected_+0x1>
     348:	89 2b       	or	r24, r25
     34a:	d1 f3       	breq	.-12     	; 0x340 <ventPaaZC+0x8>
  }
     34c:	08 95       	ret

0000034e <initBurst>:

  void initBurst()
  {
	  // PH = input (burst not outgoing)
	  DDRH = 0;
     34e:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__TEXT_REGION_LENGTH__+0x700101>
	  // Toggle OC2B on compare match
	  // Mode = 4 (CTC)
	  // Clock prescaler = 1
	  TCCR0A = 0b01000010;
     352:	82 e4       	ldi	r24, 0x42	; 66
     354:	84 bd       	out	0x24, r24	; 36
	  TCCR0B = 0b00000001;
     356:	91 e0       	ldi	r25, 0x01	; 1
     358:	95 bd       	out	0x25, r25	; 37
	  // 120kHz = 16000000Hz/(2*1*(1+OCR1B))  --> OCR1B = 119kHz...
	  OCR0A = 66;
     35a:	87 bd       	out	0x27, r24	; 39
     35c:	08 95       	ret

0000035e <start400usDelay>:
  }

   void start400usDelay()
   {
	   // Timer4: Normal mode, PS = 0
	   TCCR4A = 0b00000000;
     35e:	10 92 a0 00 	sts	0x00A0, r1	; 0x8000a0 <__TEXT_REGION_LENGTH__+0x7000a0>
	   TCCR4B = 0b00000001;
     362:	81 e0       	ldi	r24, 0x01	; 1
     364:	80 93 a1 00 	sts	0x00A1, r24	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7000a1>
	   // Overflow hvert MS.
	   //Sæt timerStatus til '1' (=going)
	   //timerStatus_3 = '1';
	   TCNT4 = 63936;
     368:	80 ec       	ldi	r24, 0xC0	; 192
     36a:	99 ef       	ldi	r25, 0xF9	; 249
     36c:	90 93 a5 00 	sts	0x00A5, r25	; 0x8000a5 <__TEXT_REGION_LENGTH__+0x7000a5>
     370:	80 93 a4 00 	sts	0x00A4, r24	; 0x8000a4 <__TEXT_REGION_LENGTH__+0x7000a4>
	   while ((TIFR4 & (1<<0)) == 0)
     374:	c8 9b       	sbis	0x19, 0	; 25
     376:	fe cf       	rjmp	.-4      	; 0x374 <start400usDelay+0x16>
	   {}
	   TCCR4B = 0;
     378:	10 92 a1 00 	sts	0x00A1, r1	; 0x8000a1 <__TEXT_REGION_LENGTH__+0x7000a1>
	   TIFR4 = 1<<0;
     37c:	81 e0       	ldi	r24, 0x01	; 1
     37e:	89 bb       	out	0x19, r24	; 25
     380:	08 95       	ret

00000382 <sendCharX10>:
	  // 120kHz = 16000000Hz/(2*1*(1+OCR1B))  --> OCR1B = 119kHz...
	  OCR0A = 66;
  }

  void sendCharX10(char Tegn)
  {
     382:	cf 93       	push	r28
     384:	df 93       	push	r29
     386:	d8 2f       	mov	r29, r24
	  // 8 data bits (LSB first)!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	  for (i = 0; i<8; i++)
	  {
	  ventPaaZC();
	  start1msDelay();
	  start1msDelay();
     388:	c8 e0       	ldi	r28, 0x08	; 8
	  start400usDelay();
     38a:	d6 df       	rcall	.-84     	; 0x338 <ventPaaZC>
		  if(x & 0b10000000)
     38c:	bb df       	rcall	.-138    	; 0x304 <start1msDelay>
     38e:	ba df       	rcall	.-140    	; 0x304 <start1msDelay>
		  {
			  sendBurst();
     390:	e6 df       	rcall	.-52     	; 0x35e <start400usDelay>
     392:	dd 23       	and	r29, r29
		  }
		  x = x<<1;
     394:	0c f4       	brge	.+2      	; 0x398 <sendCharX10+0x16>
     396:	c8 df       	rcall	.-112    	; 0x328 <sendBurst>
	  unsigned char x = Tegn;
	  // Start bit
	  //ventPaaZC();
	  //sendBurst();
	  // 8 data bits (LSB first)!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	  for (i = 0; i<8; i++)
     398:	dd 0f       	add	r29, r29
		  x = x<<1;
	  }
	  //ventPaaZC();
	  //sendBurst(); //stopbit
	  //Test ###DUNNO what the stopbit is###
  }
     39a:	c1 50       	subi	r28, 0x01	; 1
     39c:	b1 f7       	brne	.-20     	; 0x38a <sendCharX10+0x8>
     39e:	df 91       	pop	r29
     3a0:	cf 91       	pop	r28
     3a2:	08 95       	ret

000003a4 <main>:
#include "ToggleSwitchLED.h"
#include "zeroCrossDetector.h"
#include "X10_Master.h"

int main(void)
{
     3a4:	cf 93       	push	r28
     3a6:	df 93       	push	r29
     3a8:	00 d0       	rcall	.+0      	; 0x3aa <main+0x6>
     3aa:	cd b7       	in	r28, 0x3d	; 61
     3ac:	de b7       	in	r29, 0x3e	; 62
	//Initializing
	initSensor('B', 2);
     3ae:	62 e0       	ldi	r22, 0x02	; 2
     3b0:	70 e0       	ldi	r23, 0x00	; 0
     3b2:	82 e4       	ldi	r24, 0x42	; 66
     3b4:	f0 d0       	rcall	.+480    	; 0x596 <initSensor>
	initToggleSwitch('B', 3);
     3b6:	63 e0       	ldi	r22, 0x03	; 3
     3b8:	70 e0       	ldi	r23, 0x00	; 0
     3ba:	82 e4       	ldi	r24, 0x42	; 66
     3bc:	d9 d2       	rcall	.+1458   	; 0x970 <initToggleSwitch>
	initToggleSwitchLED('B', 4);
     3be:	64 e0       	ldi	r22, 0x04	; 4
     3c0:	70 e0       	ldi	r23, 0x00	; 0
	initZCDetector();
     3c2:	82 e4       	ldi	r24, 0x42	; 66
     3c4:	b4 d4       	rcall	.+2408   	; 0xd2e <initToggleSwitchLED>
	initBurst();
     3c6:	d4 d6       	rcall	.+3496   	; 0x1170 <initZCDetector>

		// Hvis der er sket en ændring, send STARTCODE efterfulgt af X10-kommando (bestående af LEKTORID1 og COMMAND).
		if (aendring_ == 1)
		{
			//COMMAND = 'c';
			streng[0] = LEKTORID1;
     3c8:	c2 df       	rcall	.-124    	; 0x34e <initBurst>
     3ca:	78 94       	sei
		}
		*/
	while(1)
	{	
		// Go through UC1 & UC2 -- also changes LED according to actual status.
		lektorStatus_PaaKontor();
     3cc:	0f 2e       	mov	r0, r31
     3ce:	f1 e4       	ldi	r31, 0x41	; 65
		lektorStatus_Optaget();
     3d0:	bf 2e       	mov	r11, r31
     3d2:	f0 2d       	mov	r31, r0
		// Check om der er sket en ændring, opdatér kommando baseret på dette.
		opdaterKommando(); //Returnerer umiddelbart 'V' for 'Væk'.
     3d4:	d4 d0       	rcall	.+424    	; 0x57e <lektorStatus_PaaKontor>
     3d6:	ba d0       	rcall	.+372    	; 0x54c <lektorStatus_Optaget>

		// Hvis der er sket en ændring, send STARTCODE efterfulgt af X10-kommando (bestående af LEKTORID1 og COMMAND).
		if (aendring_ == 1)
     3d8:	ee de       	rcall	.-548    	; 0x1b6 <opdaterKommando>
     3da:	80 91 1f 02 	lds	r24, 0x021F	; 0x80021f <aendring_>
		{
			//COMMAND = 'c';
			streng[0] = LEKTORID1;
     3de:	81 30       	cpi	r24, 0x01	; 1
			streng[1] = COMMAND;
     3e0:	c9 f7       	brne	.-14     	; 0x3d4 <main+0x30>
     3e2:	b9 82       	std	Y+1, r11	; 0x01
			streng[2] = '\0';
     3e4:	80 91 20 02 	lds	r24, 0x0220	; 0x800220 <COMMAND>
			unsigned char* konverteretStreng = stringToManchester(streng);
     3e8:	8a 83       	std	Y+2, r24	; 0x02
     3ea:	1b 82       	std	Y+3, r1	; 0x03
     3ec:	ce 01       	movw	r24, r28
			sendCharX10(STARTCODE);
     3ee:	01 96       	adiw	r24, 0x01	; 1
     3f0:	18 d0       	rcall	.+48     	; 0x422 <stringToManchester>
     3f2:	7c 01       	movw	r14, r24
			for (i = 0; i < strlen((char*)konverteretStreng); i++)
     3f4:	8e ee       	ldi	r24, 0xEE	; 238
     3f6:	c5 df       	rcall	.-118    	; 0x382 <sendCharX10>
     3f8:	67 01       	movw	r12, r14
			{
				sendCharX10(konverteretStreng[i]);
     3fa:	00 e0       	ldi	r16, 0x00	; 0
     3fc:	10 e0       	ldi	r17, 0x00	; 0
     3fe:	06 c0       	rjmp	.+12     	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
     400:	f6 01       	movw	r30, r12
     402:	81 91       	ld	r24, Z+
			streng[0] = LEKTORID1;
			streng[1] = COMMAND;
			streng[2] = '\0';
			unsigned char* konverteretStreng = stringToManchester(streng);
			sendCharX10(STARTCODE);
			for (i = 0; i < strlen((char*)konverteretStreng); i++)
     404:	6f 01       	movw	r12, r30
     406:	bd df       	rcall	.-134    	; 0x382 <sendCharX10>
     408:	0f 5f       	subi	r16, 0xFF	; 255
     40a:	1f 4f       	sbci	r17, 0xFF	; 255
     40c:	f7 01       	movw	r30, r14
     40e:	01 90       	ld	r0, Z+
     410:	00 20       	and	r0, r0
     412:	e9 f7       	brne	.-6      	; 0x40e <__LOCK_REGION_LENGTH__+0xe>
     414:	31 97       	sbiw	r30, 0x01	; 1
     416:	ee 19       	sub	r30, r14
     418:	ff 09       	sbc	r31, r15
     41a:	0e 17       	cp	r16, r30
     41c:	1f 07       	cpc	r17, r31
     41e:	80 f3       	brcs	.-32     	; 0x400 <__LOCK_REGION_LENGTH__>
     420:	d9 cf       	rjmp	.-78     	; 0x3d4 <main+0x30>

00000422 <stringToManchester>:
void freePtr(){
	free(manchesterPtr);
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
     422:	8f 92       	push	r8
     424:	9f 92       	push	r9
     426:	af 92       	push	r10
     428:	bf 92       	push	r11
     42a:	cf 92       	push	r12
     42c:	df 92       	push	r13
     42e:	ef 92       	push	r14
     430:	ff 92       	push	r15
     432:	0f 93       	push	r16
     434:	1f 93       	push	r17
     436:	cf 93       	push	r28
     438:	df 93       	push	r29
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     43a:	22 e0       	ldi	r18, 0x02	; 2
     43c:	88 30       	cpi	r24, 0x08	; 8
     43e:	92 07       	cpc	r25, r18
     440:	09 f4       	brne	.+2      	; 0x444 <stringToManchester+0x22>
     442:	6c c0       	rjmp	.+216    	; 0x51c <stringToManchester+0xfa>
     444:	ec 01       	movw	r28, r24
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
     446:	fc 01       	movw	r30, r24
     448:	01 90       	ld	r0, Z+
     44a:	00 20       	and	r0, r0
     44c:	e9 f7       	brne	.-6      	; 0x448 <stringToManchester+0x26>
     44e:	31 97       	sbiw	r30, 0x01	; 1
     450:	e8 1b       	sub	r30, r24
     452:	f9 0b       	sbc	r31, r25
     454:	5f 01       	movw	r10, r30
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
     456:	cf 01       	movw	r24, r30
     458:	88 0f       	add	r24, r24
     45a:	99 1f       	adc	r25, r25
     45c:	61 e0       	ldi	r22, 0x01	; 1
     45e:	70 e0       	ldi	r23, 0x00	; 0
     460:	03 96       	adiw	r24, 0x03	; 3
     462:	a9 d6       	rcall	.+3410   	; 0x11b6 <calloc>
     464:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <manchesterPtr+0x1>
     468:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <manchesterPtr>
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     46c:	1a 14       	cp	r1, r10
     46e:	1b 04       	cpc	r1, r11
     470:	0c f0       	brlt	.+2      	; 0x474 <stringToManchester+0x52>
     472:	56 c0       	rjmp	.+172    	; 0x520 <stringToManchester+0xfe>
     474:	7e 01       	movw	r14, r28
     476:	a0 e0       	ldi	r26, 0x00	; 0
     478:	b0 e0       	ldi	r27, 0x00	; 0
     47a:	60 e0       	ldi	r22, 0x00	; 0
     47c:	70 e0       	ldi	r23, 0x00	; 0
     47e:	28 e0       	ldi	r18, 0x08	; 8
     480:	30 e0       	ldi	r19, 0x00	; 0
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
     482:	01 e0       	ldi	r16, 0x01	; 1
     484:	10 e0       	ldi	r17, 0x00	; 0
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     486:	0f 2e       	mov	r0, r31
     488:	f7 e0       	ldi	r31, 0x07	; 7
     48a:	9f 2e       	mov	r9, r31
     48c:	f0 2d       	mov	r31, r0
     48e:	81 2c       	mov	r8, r1
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];
     490:	f7 01       	movw	r30, r14
     492:	c1 91       	ld	r28, Z+
     494:	7f 01       	movw	r14, r30

		for (int j = 7; j >= 0; j--)
     496:	47 e0       	ldi	r20, 0x07	; 7
     498:	50 e0       	ldi	r21, 0x00	; 0
			if (counter < 0 || counter > 7)
			{
				counter = 7;
				++t;
			}
			if (ch & (1 << j))
     49a:	d0 e0       	ldi	r29, 0x00	; 0
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
		{
			--counter;
     49c:	21 50       	subi	r18, 0x01	; 1
     49e:	31 09       	sbc	r19, r1

			if (counter < 0 || counter > 7)
     4a0:	28 30       	cpi	r18, 0x08	; 8
     4a2:	31 05       	cpc	r19, r1
     4a4:	20 f0       	brcs	.+8      	; 0x4ae <stringToManchester+0x8c>
			{
				counter = 7;
				++t;
     4a6:	6f 5f       	subi	r22, 0xFF	; 255
     4a8:	7f 4f       	sbci	r23, 0xFF	; 255
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     4aa:	29 2d       	mov	r18, r9
     4ac:	38 2d       	mov	r19, r8
				++t;
			}
			if (ch & (1 << j))
     4ae:	fe 01       	movw	r30, r28
     4b0:	04 2e       	mov	r0, r20
     4b2:	02 c0       	rjmp	.+4      	; 0x4b8 <stringToManchester+0x96>
     4b4:	f5 95       	asr	r31
     4b6:	e7 95       	ror	r30
     4b8:	0a 94       	dec	r0
     4ba:	e2 f7       	brpl	.-8      	; 0x4b4 <stringToManchester+0x92>
     4bc:	e0 ff       	sbrs	r30, 0
     4be:	12 c0       	rjmp	.+36     	; 0x4e4 <stringToManchester+0xc2>
			{
				manchesterPtr[i + t] |= 1 << counter;
     4c0:	fb 01       	movw	r30, r22
     4c2:	ea 0f       	add	r30, r26
     4c4:	fb 1f       	adc	r31, r27
     4c6:	e8 0f       	add	r30, r24
     4c8:	f9 1f       	adc	r31, r25
     4ca:	68 01       	movw	r12, r16
     4cc:	02 2e       	mov	r0, r18
     4ce:	02 c0       	rjmp	.+4      	; 0x4d4 <stringToManchester+0xb2>
     4d0:	cc 0c       	add	r12, r12
     4d2:	dd 1c       	adc	r13, r13
     4d4:	0a 94       	dec	r0
     4d6:	e2 f7       	brpl	.-8      	; 0x4d0 <stringToManchester+0xae>
     4d8:	d0 80       	ld	r13, Z
     4da:	cd 28       	or	r12, r13
     4dc:	c0 82       	st	Z, r12
				--counter;
     4de:	21 50       	subi	r18, 0x01	; 1
     4e0:	31 09       	sbc	r19, r1
     4e2:	11 c0       	rjmp	.+34     	; 0x506 <stringToManchester+0xe4>
				manchesterPtr[i + t] &= (255 - (0 << counter));
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
     4e4:	fb 01       	movw	r30, r22
     4e6:	ea 0f       	add	r30, r26
     4e8:	fb 1f       	adc	r31, r27
     4ea:	e8 0f       	add	r30, r24
     4ec:	f9 1f       	adc	r31, r25
				--counter;
     4ee:	21 50       	subi	r18, 0x01	; 1
     4f0:	31 09       	sbc	r19, r1
				manchesterPtr[i + t] |= (1 << counter);
     4f2:	68 01       	movw	r12, r16
     4f4:	02 2e       	mov	r0, r18
     4f6:	02 c0       	rjmp	.+4      	; 0x4fc <stringToManchester+0xda>
     4f8:	cc 0c       	add	r12, r12
     4fa:	dd 1c       	adc	r13, r13
     4fc:	0a 94       	dec	r0
     4fe:	e2 f7       	brpl	.-8      	; 0x4f8 <stringToManchester+0xd6>
     500:	d0 80       	ld	r13, Z
     502:	cd 28       	or	r12, r13
     504:	c0 82       	st	Z, r12

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
     506:	41 50       	subi	r20, 0x01	; 1
     508:	51 09       	sbc	r21, r1
     50a:	40 f6       	brcc	.-112    	; 0x49c <stringToManchester+0x7a>
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
     50c:	61 50       	subi	r22, 0x01	; 1
     50e:	71 09       	sbc	r23, r1
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     510:	11 96       	adiw	r26, 0x01	; 1
     512:	aa 16       	cp	r10, r26
     514:	bb 06       	cpc	r11, r27
     516:	09 f0       	breq	.+2      	; 0x51a <stringToManchester+0xf8>
     518:	bb cf       	rjmp	.-138    	; 0x490 <stringToManchester+0x6e>
     51a:	02 c0       	rjmp	.+4      	; 0x520 <stringToManchester+0xfe>
	free(manchesterPtr);
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     51c:	80 e0       	ldi	r24, 0x00	; 0
     51e:	90 e0       	ldi	r25, 0x00	; 0
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
	}
	return manchesterPtr;													// Returnér manchesterkoden
}
     520:	df 91       	pop	r29
     522:	cf 91       	pop	r28
     524:	1f 91       	pop	r17
     526:	0f 91       	pop	r16
     528:	ff 90       	pop	r15
     52a:	ef 90       	pop	r14
     52c:	df 90       	pop	r13
     52e:	cf 90       	pop	r12
     530:	bf 90       	pop	r11
     532:	af 90       	pop	r10
     534:	9f 90       	pop	r9
     536:	8f 90       	pop	r8
     538:	08 95       	ret

0000053a <skiftLEDTilstand_Optaget>:

}

 void skiftLEDTilstand_Optaget()
 {
	 if (lektorOptaget_ == '0')
     53a:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <lektorOptaget_>
     53e:	80 33       	cpi	r24, 0x30	; 48
	 {
		 setToggleSwitchLED('0');
     540:	11 f4       	brne	.+4      	; 0x546 <skiftLEDTilstand_Optaget+0xc>
	 }

	 else
	 {
		 setToggleSwitchLED('1');
     542:	b6 c4       	rjmp	.+2412   	; 0xeb0 <setToggleSwitchLED>
     544:	08 95       	ret
     546:	81 e3       	ldi	r24, 0x31	; 49
     548:	b3 c4       	rjmp	.+2406   	; 0xeb0 <setToggleSwitchLED>
     54a:	08 95       	ret

0000054c <lektorStatus_Optaget>:
#include "RegistrerLektor_Optaget.h"
#include "ToggleSwitch.h"
#include "ToggleSwitchLED.h"
 
void lektorStatus_Optaget()
{
     54c:	dd d2       	rcall	.+1466   	; 0xb08 <toggleSwitchStatus>
     54e:	81 33       	cpi	r24, 0x31	; 49
     550:	21 f4       	brne	.+8      	; 0x55a <lektorStatus_Optaget+0xe>
     552:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <lektorOptaget_>
     556:	f1 cf       	rjmp	.-30     	; 0x53a <skiftLEDTilstand_Optaget>
     558:	08 95       	ret
     55a:	80 e3       	ldi	r24, 0x30	; 48
     55c:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <lektorOptaget_>
     560:	ec cf       	rjmp	.-40     	; 0x53a <skiftLEDTilstand_Optaget>
     562:	08 95       	ret

00000564 <skiftLEDTilstand_PaaKontor>:
 }


  void skiftLEDTilstand_PaaKontor()
  {
	  if (lektortilStede_ == '1' && returnerTimerStatus() == 0)
     564:	80 91 1b 02 	lds	r24, 0x021B	; 0x80021b <lektortilStede_>
     568:	81 33       	cpi	r24, 0x31	; 49
     56a:	31 f4       	brne	.+12     	; 0x578 <skiftLEDTilstand_PaaKontor+0x14>
     56c:	99 d1       	rcall	.+818    	; 0x8a0 <returnerTimerStatus>
	  {
		  setToggleSwitchLED('0');
     56e:	89 2b       	or	r24, r25
     570:	19 f4       	brne	.+6      	; 0x578 <skiftLEDTilstand_PaaKontor+0x14>
	  }
	  else
	  {
		  setToggleSwitchLED('1');
     572:	80 e3       	ldi	r24, 0x30	; 48
     574:	9d c4       	rjmp	.+2362   	; 0xeb0 <setToggleSwitchLED>
     576:	08 95       	ret
     578:	81 e3       	ldi	r24, 0x31	; 49
     57a:	9a c4       	rjmp	.+2356   	; 0xeb0 <setToggleSwitchLED>
     57c:	08 95       	ret

0000057e <lektorStatus_PaaKontor>:
     57e:	d5 d0       	rcall	.+426    	; 0x72a <kontorStatus>
     580:	81 33       	cpi	r24, 0x31	; 49
     582:	21 f4       	brne	.+8      	; 0x58c <lektorStatus_PaaKontor+0xe>
     584:	80 93 1b 02 	sts	0x021B, r24	; 0x80021b <lektortilStede_>
     588:	ed cf       	rjmp	.-38     	; 0x564 <skiftLEDTilstand_PaaKontor>
     58a:	08 95       	ret
     58c:	80 e3       	ldi	r24, 0x30	; 48
     58e:	80 93 1b 02 	sts	0x021B, r24	; 0x80021b <lektortilStede_>
     592:	e8 cf       	rjmp	.-48     	; 0x564 <skiftLEDTilstand_PaaKontor>
     594:	08 95       	ret

00000596 <initSensor>:
static char register_;
static short int pin_;

void initSensor(char register__, short int pin)
{
	if (register__ > 'L' || register__ < 'A')
     596:	9f eb       	ldi	r25, 0xBF	; 191
     598:	98 0f       	add	r25, r24
     59a:	9c 30       	cpi	r25, 0x0C	; 12
     59c:	20 f0       	brcs	.+8      	; 0x5a6 <initSensor+0x10>
	{
		register_ = 'A';
     59e:	81 e4       	ldi	r24, 0x41	; 65
     5a0:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <register_>
     5a4:	02 c0       	rjmp	.+4      	; 0x5aa <initSensor+0x14>
	}
	else
	{
		register_ = register__;
     5a6:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <register_>
	}
	if (pin > 7 || pin < 0)
     5aa:	68 30       	cpi	r22, 0x08	; 8
     5ac:	71 05       	cpc	r23, r1
     5ae:	38 f0       	brcs	.+14     	; 0x5be <initSensor+0x28>
	{
		pin_ = 1;
     5b0:	81 e0       	ldi	r24, 0x01	; 1
     5b2:	90 e0       	ldi	r25, 0x00	; 0
     5b4:	90 93 0f 02 	sts	0x020F, r25	; 0x80020f <pin_+0x1>
     5b8:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <pin_>
     5bc:	04 c0       	rjmp	.+8      	; 0x5c6 <initSensor+0x30>
	}
	else
	{
		pin_ = pin;
     5be:	70 93 0f 02 	sts	0x020F, r23	; 0x80020f <pin_+0x1>
     5c2:	60 93 0e 02 	sts	0x020E, r22	; 0x80020e <pin_>
	}

	switch (register_)
     5c6:	e0 91 10 02 	lds	r30, 0x0210	; 0x800210 <register_>
     5ca:	8e 2f       	mov	r24, r30
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	fc 01       	movw	r30, r24
     5d0:	e1 54       	subi	r30, 0x41	; 65
     5d2:	f1 09       	sbc	r31, r1
     5d4:	ec 30       	cpi	r30, 0x0C	; 12
     5d6:	f1 05       	cpc	r31, r1
     5d8:	08 f0       	brcs	.+2      	; 0x5dc <initSensor+0x46>
     5da:	a6 c0       	rjmp	.+332    	; 0x728 <initSensor+0x192>
     5dc:	88 27       	eor	r24, r24
     5de:	ee 58       	subi	r30, 0x8E	; 142
     5e0:	ff 4f       	sbci	r31, 0xFF	; 255
     5e2:	8f 4f       	sbci	r24, 0xFF	; 255
     5e4:	e0 c5       	rjmp	.+3008   	; 0x11a6 <__tablejump2__>
	{
		case 'A':
		DDRA &= ~(1 << pin_);
     5e6:	21 b1       	in	r18, 0x01	; 1
     5e8:	81 e0       	ldi	r24, 0x01	; 1
     5ea:	90 e0       	ldi	r25, 0x00	; 0
     5ec:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     5f0:	02 c0       	rjmp	.+4      	; 0x5f6 <initSensor+0x60>
     5f2:	88 0f       	add	r24, r24
     5f4:	99 1f       	adc	r25, r25
     5f6:	0a 94       	dec	r0
     5f8:	e2 f7       	brpl	.-8      	; 0x5f2 <initSensor+0x5c>
     5fa:	80 95       	com	r24
     5fc:	82 23       	and	r24, r18
     5fe:	81 b9       	out	0x01, r24	; 1
		break;
     600:	08 95       	ret
		case 'B':
		DDRB &= ~(1 << pin_);
     602:	24 b1       	in	r18, 0x04	; 4
     604:	81 e0       	ldi	r24, 0x01	; 1
     606:	90 e0       	ldi	r25, 0x00	; 0
     608:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     60c:	02 c0       	rjmp	.+4      	; 0x612 <initSensor+0x7c>
     60e:	88 0f       	add	r24, r24
     610:	99 1f       	adc	r25, r25
     612:	0a 94       	dec	r0
     614:	e2 f7       	brpl	.-8      	; 0x60e <initSensor+0x78>
     616:	80 95       	com	r24
     618:	82 23       	and	r24, r18
     61a:	84 b9       	out	0x04, r24	; 4
		break;
     61c:	08 95       	ret
		case 'C':
		DDRC &= ~(1 << pin_);
     61e:	27 b1       	in	r18, 0x07	; 7
     620:	81 e0       	ldi	r24, 0x01	; 1
     622:	90 e0       	ldi	r25, 0x00	; 0
     624:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     628:	02 c0       	rjmp	.+4      	; 0x62e <initSensor+0x98>
     62a:	88 0f       	add	r24, r24
     62c:	99 1f       	adc	r25, r25
     62e:	0a 94       	dec	r0
     630:	e2 f7       	brpl	.-8      	; 0x62a <initSensor+0x94>
     632:	80 95       	com	r24
     634:	82 23       	and	r24, r18
     636:	87 b9       	out	0x07, r24	; 7
		break;
     638:	08 95       	ret
		case 'D':
		DDRD &= ~(1 << pin_);
     63a:	2a b1       	in	r18, 0x0a	; 10
     63c:	81 e0       	ldi	r24, 0x01	; 1
     63e:	90 e0       	ldi	r25, 0x00	; 0
     640:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     644:	02 c0       	rjmp	.+4      	; 0x64a <initSensor+0xb4>
     646:	88 0f       	add	r24, r24
     648:	99 1f       	adc	r25, r25
     64a:	0a 94       	dec	r0
     64c:	e2 f7       	brpl	.-8      	; 0x646 <initSensor+0xb0>
     64e:	80 95       	com	r24
     650:	82 23       	and	r24, r18
     652:	8a b9       	out	0x0a, r24	; 10
		break;
     654:	08 95       	ret
		case 'E':
		DDRE &= ~(1 << pin_);
     656:	2d b1       	in	r18, 0x0d	; 13
     658:	81 e0       	ldi	r24, 0x01	; 1
     65a:	90 e0       	ldi	r25, 0x00	; 0
     65c:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     660:	02 c0       	rjmp	.+4      	; 0x666 <initSensor+0xd0>
     662:	88 0f       	add	r24, r24
     664:	99 1f       	adc	r25, r25
     666:	0a 94       	dec	r0
     668:	e2 f7       	brpl	.-8      	; 0x662 <initSensor+0xcc>
     66a:	80 95       	com	r24
     66c:	82 23       	and	r24, r18
     66e:	8d b9       	out	0x0d, r24	; 13
		break;
     670:	08 95       	ret
		case 'F':
		DDRF &= ~(1 << pin_);
     672:	20 b3       	in	r18, 0x10	; 16
     674:	81 e0       	ldi	r24, 0x01	; 1
     676:	90 e0       	ldi	r25, 0x00	; 0
     678:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     67c:	02 c0       	rjmp	.+4      	; 0x682 <initSensor+0xec>
     67e:	88 0f       	add	r24, r24
     680:	99 1f       	adc	r25, r25
     682:	0a 94       	dec	r0
     684:	e2 f7       	brpl	.-8      	; 0x67e <initSensor+0xe8>
     686:	80 95       	com	r24
     688:	82 23       	and	r24, r18
     68a:	80 bb       	out	0x10, r24	; 16
		break;
     68c:	08 95       	ret
		case 'G':
		DDRG &= ~(1 << pin_);
     68e:	23 b3       	in	r18, 0x13	; 19
     690:	81 e0       	ldi	r24, 0x01	; 1
     692:	90 e0       	ldi	r25, 0x00	; 0
     694:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     698:	02 c0       	rjmp	.+4      	; 0x69e <initSensor+0x108>
     69a:	88 0f       	add	r24, r24
     69c:	99 1f       	adc	r25, r25
     69e:	0a 94       	dec	r0
     6a0:	e2 f7       	brpl	.-8      	; 0x69a <initSensor+0x104>
     6a2:	80 95       	com	r24
     6a4:	82 23       	and	r24, r18
     6a6:	83 bb       	out	0x13, r24	; 19
		break;
     6a8:	08 95       	ret
		case 'H':
		DDRH &= ~(1 << pin_);
     6aa:	e1 e0       	ldi	r30, 0x01	; 1
     6ac:	f1 e0       	ldi	r31, 0x01	; 1
     6ae:	20 81       	ld	r18, Z
     6b0:	81 e0       	ldi	r24, 0x01	; 1
     6b2:	90 e0       	ldi	r25, 0x00	; 0
     6b4:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     6b8:	02 c0       	rjmp	.+4      	; 0x6be <initSensor+0x128>
     6ba:	88 0f       	add	r24, r24
     6bc:	99 1f       	adc	r25, r25
     6be:	0a 94       	dec	r0
     6c0:	e2 f7       	brpl	.-8      	; 0x6ba <initSensor+0x124>
     6c2:	80 95       	com	r24
     6c4:	82 23       	and	r24, r18
     6c6:	80 83       	st	Z, r24
		break;
     6c8:	08 95       	ret
		case 'J':
		DDRJ &= ~(1 << pin_);
     6ca:	e4 e0       	ldi	r30, 0x04	; 4
     6cc:	f1 e0       	ldi	r31, 0x01	; 1
     6ce:	20 81       	ld	r18, Z
     6d0:	81 e0       	ldi	r24, 0x01	; 1
     6d2:	90 e0       	ldi	r25, 0x00	; 0
     6d4:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     6d8:	02 c0       	rjmp	.+4      	; 0x6de <initSensor+0x148>
     6da:	88 0f       	add	r24, r24
     6dc:	99 1f       	adc	r25, r25
     6de:	0a 94       	dec	r0
     6e0:	e2 f7       	brpl	.-8      	; 0x6da <initSensor+0x144>
     6e2:	80 95       	com	r24
     6e4:	82 23       	and	r24, r18
     6e6:	80 83       	st	Z, r24
		break;
     6e8:	08 95       	ret
		case 'K':
		DDRK &= ~(1 << pin_);
     6ea:	e7 e0       	ldi	r30, 0x07	; 7
     6ec:	f1 e0       	ldi	r31, 0x01	; 1
     6ee:	20 81       	ld	r18, Z
     6f0:	81 e0       	ldi	r24, 0x01	; 1
     6f2:	90 e0       	ldi	r25, 0x00	; 0
     6f4:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     6f8:	02 c0       	rjmp	.+4      	; 0x6fe <initSensor+0x168>
     6fa:	88 0f       	add	r24, r24
     6fc:	99 1f       	adc	r25, r25
     6fe:	0a 94       	dec	r0
     700:	e2 f7       	brpl	.-8      	; 0x6fa <initSensor+0x164>
     702:	80 95       	com	r24
     704:	82 23       	and	r24, r18
     706:	80 83       	st	Z, r24
		break;
     708:	08 95       	ret
		case 'L':
		DDRL &= ~(1 << pin_);
     70a:	ea e0       	ldi	r30, 0x0A	; 10
     70c:	f1 e0       	ldi	r31, 0x01	; 1
     70e:	20 81       	ld	r18, Z
     710:	81 e0       	ldi	r24, 0x01	; 1
     712:	90 e0       	ldi	r25, 0x00	; 0
     714:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     718:	02 c0       	rjmp	.+4      	; 0x71e <initSensor+0x188>
     71a:	88 0f       	add	r24, r24
     71c:	99 1f       	adc	r25, r25
     71e:	0a 94       	dec	r0
     720:	e2 f7       	brpl	.-8      	; 0x71a <initSensor+0x184>
     722:	80 95       	com	r24
     724:	82 23       	and	r24, r18
     726:	80 83       	st	Z, r24
     728:	08 95       	ret

0000072a <kontorStatus>:
	}
}

char kontorStatus()
{
	switch (register_)
     72a:	e0 91 10 02 	lds	r30, 0x0210	; 0x800210 <register_>
     72e:	8e 2f       	mov	r24, r30
     730:	90 e0       	ldi	r25, 0x00	; 0
     732:	fc 01       	movw	r30, r24
     734:	e1 54       	subi	r30, 0x41	; 65
     736:	f1 09       	sbc	r31, r1
     738:	ec 30       	cpi	r30, 0x0C	; 12
     73a:	f1 05       	cpc	r31, r1
     73c:	08 f0       	brcs	.+2      	; 0x740 <kontorStatus+0x16>
     73e:	98 c0       	rjmp	.+304    	; 0x870 <kontorStatus+0x146>
     740:	88 27       	eor	r24, r24
     742:	e2 58       	subi	r30, 0x82	; 130
     744:	ff 4f       	sbci	r31, 0xFF	; 255
     746:	8f 4f       	sbci	r24, 0xFF	; 255
     748:	2e c5       	rjmp	.+2652   	; 0x11a6 <__tablejump2__>
	{
		case 'A':
	
		if (PINA & (1 << pin_))
     74a:	80 b1       	in	r24, 0x00	; 0
     74c:	90 e0       	ldi	r25, 0x00	; 0
     74e:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     752:	02 c0       	rjmp	.+4      	; 0x758 <kontorStatus+0x2e>
     754:	95 95       	asr	r25
     756:	87 95       	ror	r24
     758:	0a 94       	dec	r0
     75a:	e2 f7       	brpl	.-8      	; 0x754 <kontorStatus+0x2a>
     75c:	80 fd       	sbrc	r24, 0
     75e:	8a c0       	rjmp	.+276    	; 0x874 <kontorStatus+0x14a>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     760:	80 e3       	ldi	r24, 0x30	; 48
     762:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << pin_))
     764:	83 b1       	in	r24, 0x03	; 3
     766:	90 e0       	ldi	r25, 0x00	; 0
     768:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     76c:	02 c0       	rjmp	.+4      	; 0x772 <kontorStatus+0x48>
     76e:	95 95       	asr	r25
     770:	87 95       	ror	r24
     772:	0a 94       	dec	r0
     774:	e2 f7       	brpl	.-8      	; 0x76e <kontorStatus+0x44>
     776:	80 fd       	sbrc	r24, 0
     778:	7f c0       	rjmp	.+254    	; 0x878 <kontorStatus+0x14e>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     77a:	80 e3       	ldi	r24, 0x30	; 48
     77c:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << pin_))
     77e:	86 b1       	in	r24, 0x06	; 6
     780:	90 e0       	ldi	r25, 0x00	; 0
     782:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     786:	02 c0       	rjmp	.+4      	; 0x78c <kontorStatus+0x62>
     788:	95 95       	asr	r25
     78a:	87 95       	ror	r24
     78c:	0a 94       	dec	r0
     78e:	e2 f7       	brpl	.-8      	; 0x788 <kontorStatus+0x5e>
     790:	80 fd       	sbrc	r24, 0
     792:	74 c0       	rjmp	.+232    	; 0x87c <kontorStatus+0x152>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     794:	80 e3       	ldi	r24, 0x30	; 48
     796:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << pin_))
     798:	89 b1       	in	r24, 0x09	; 9
     79a:	90 e0       	ldi	r25, 0x00	; 0
     79c:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     7a0:	02 c0       	rjmp	.+4      	; 0x7a6 <kontorStatus+0x7c>
     7a2:	95 95       	asr	r25
     7a4:	87 95       	ror	r24
     7a6:	0a 94       	dec	r0
     7a8:	e2 f7       	brpl	.-8      	; 0x7a2 <kontorStatus+0x78>
     7aa:	80 fd       	sbrc	r24, 0
     7ac:	69 c0       	rjmp	.+210    	; 0x880 <kontorStatus+0x156>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     7ae:	80 e3       	ldi	r24, 0x30	; 48
     7b0:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << pin_))
     7b2:	8c b1       	in	r24, 0x0c	; 12
     7b4:	90 e0       	ldi	r25, 0x00	; 0
     7b6:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     7ba:	02 c0       	rjmp	.+4      	; 0x7c0 <kontorStatus+0x96>
     7bc:	95 95       	asr	r25
     7be:	87 95       	ror	r24
     7c0:	0a 94       	dec	r0
     7c2:	e2 f7       	brpl	.-8      	; 0x7bc <kontorStatus+0x92>
     7c4:	80 fd       	sbrc	r24, 0
     7c6:	5e c0       	rjmp	.+188    	; 0x884 <kontorStatus+0x15a>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     7c8:	80 e3       	ldi	r24, 0x30	; 48
     7ca:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << pin_))
     7cc:	8f b1       	in	r24, 0x0f	; 15
     7ce:	90 e0       	ldi	r25, 0x00	; 0
     7d0:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     7d4:	02 c0       	rjmp	.+4      	; 0x7da <kontorStatus+0xb0>
     7d6:	95 95       	asr	r25
     7d8:	87 95       	ror	r24
     7da:	0a 94       	dec	r0
     7dc:	e2 f7       	brpl	.-8      	; 0x7d6 <kontorStatus+0xac>
     7de:	80 fd       	sbrc	r24, 0
     7e0:	53 c0       	rjmp	.+166    	; 0x888 <kontorStatus+0x15e>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     7e2:	80 e3       	ldi	r24, 0x30	; 48
     7e4:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << pin_))
     7e6:	82 b3       	in	r24, 0x12	; 18
     7e8:	90 e0       	ldi	r25, 0x00	; 0
     7ea:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     7ee:	02 c0       	rjmp	.+4      	; 0x7f4 <kontorStatus+0xca>
     7f0:	95 95       	asr	r25
     7f2:	87 95       	ror	r24
     7f4:	0a 94       	dec	r0
     7f6:	e2 f7       	brpl	.-8      	; 0x7f0 <kontorStatus+0xc6>
     7f8:	80 fd       	sbrc	r24, 0
     7fa:	48 c0       	rjmp	.+144    	; 0x88c <kontorStatus+0x162>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     7fc:	80 e3       	ldi	r24, 0x30	; 48
     7fe:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << pin_))
     800:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     804:	90 e0       	ldi	r25, 0x00	; 0
     806:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     80a:	02 c0       	rjmp	.+4      	; 0x810 <kontorStatus+0xe6>
     80c:	95 95       	asr	r25
     80e:	87 95       	ror	r24
     810:	0a 94       	dec	r0
     812:	e2 f7       	brpl	.-8      	; 0x80c <kontorStatus+0xe2>
     814:	80 fd       	sbrc	r24, 0
     816:	3c c0       	rjmp	.+120    	; 0x890 <kontorStatus+0x166>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     818:	80 e3       	ldi	r24, 0x30	; 48
     81a:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << pin_))
     81c:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     820:	90 e0       	ldi	r25, 0x00	; 0
     822:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     826:	02 c0       	rjmp	.+4      	; 0x82c <kontorStatus+0x102>
     828:	95 95       	asr	r25
     82a:	87 95       	ror	r24
     82c:	0a 94       	dec	r0
     82e:	e2 f7       	brpl	.-8      	; 0x828 <kontorStatus+0xfe>
     830:	80 fd       	sbrc	r24, 0
     832:	30 c0       	rjmp	.+96     	; 0x894 <kontorStatus+0x16a>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     834:	80 e3       	ldi	r24, 0x30	; 48
     836:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << pin_))
     838:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     83c:	90 e0       	ldi	r25, 0x00	; 0
     83e:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     842:	02 c0       	rjmp	.+4      	; 0x848 <kontorStatus+0x11e>
     844:	95 95       	asr	r25
     846:	87 95       	ror	r24
     848:	0a 94       	dec	r0
     84a:	e2 f7       	brpl	.-8      	; 0x844 <kontorStatus+0x11a>
     84c:	80 fd       	sbrc	r24, 0
     84e:	24 c0       	rjmp	.+72     	; 0x898 <kontorStatus+0x16e>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     850:	80 e3       	ldi	r24, 0x30	; 48
     852:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << pin_))
     854:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     858:	90 e0       	ldi	r25, 0x00	; 0
     85a:	00 90 0e 02 	lds	r0, 0x020E	; 0x80020e <pin_>
     85e:	02 c0       	rjmp	.+4      	; 0x864 <kontorStatus+0x13a>
     860:	95 95       	asr	r25
     862:	87 95       	ror	r24
     864:	0a 94       	dec	r0
     866:	e2 f7       	brpl	.-8      	; 0x860 <kontorStatus+0x136>
     868:	80 fd       	sbrc	r24, 0
     86a:	18 c0       	rjmp	.+48     	; 0x89c <kontorStatus+0x172>
			return lektorDetected_;
		}
		else
		{
			lektorDetected_ = '0';
			return lektorDetected_;
     86c:	80 e3       	ldi	r24, 0x30	; 48
     86e:	08 95       	ret
		}
		break;
		default: return '0';
     870:	80 e3       	ldi	r24, 0x30	; 48
     872:	08 95       	ret
		case 'A':
	
		if (PINA & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     874:	81 e3       	ldi	r24, 0x31	; 49
     876:	08 95       	ret

		case 'B':
		if (PINB & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     878:	81 e3       	ldi	r24, 0x31	; 49
     87a:	08 95       	ret

		case 'C':
		if (PINC & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     87c:	81 e3       	ldi	r24, 0x31	; 49
     87e:	08 95       	ret

		case 'D':
		if (PIND & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     880:	81 e3       	ldi	r24, 0x31	; 49
     882:	08 95       	ret

		case 'E':
		if (PINE & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     884:	81 e3       	ldi	r24, 0x31	; 49
     886:	08 95       	ret

		case 'F':
		if (PINF & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     888:	81 e3       	ldi	r24, 0x31	; 49
     88a:	08 95       	ret

		case 'G':
		if (PING & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     88c:	81 e3       	ldi	r24, 0x31	; 49
     88e:	08 95       	ret

		case 'H':
		if (PINH & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     890:	81 e3       	ldi	r24, 0x31	; 49
     892:	08 95       	ret

		case 'J':
		if (PINJ & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     894:	81 e3       	ldi	r24, 0x31	; 49
     896:	08 95       	ret

		case 'K':
		if (PINK & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     898:	81 e3       	ldi	r24, 0x31	; 49
     89a:	08 95       	ret

		case 'L':
		if (PINL & (1 << pin_))
		{
			lektorDetected_ = '1';
			return lektorDetected_;
     89c:	81 e3       	ldi	r24, 0x31	; 49
			return lektorDetected_;
		}
		break;
		default: return '0';
	}
     89e:	08 95       	ret

000008a0 <returnerTimerStatus>:
 volatile static int ctr_ = 0;
 volatile static int timerStatus_ = 0;

 int returnerTimerStatus()
 {
	return timerStatus_;
     8a0:	80 91 11 02 	lds	r24, 0x0211	; 0x800211 <timerStatus_>
     8a4:	90 91 12 02 	lds	r25, 0x0212	; 0x800212 <timerStatus_+0x1>
 }
     8a8:	08 95       	ret

000008aa <resetTimer>:



 void resetTimer()
 {
	timerStatus_ = '0';
     8aa:	80 e3       	ldi	r24, 0x30	; 48
     8ac:	90 e0       	ldi	r25, 0x00	; 0
     8ae:	90 93 12 02 	sts	0x0212, r25	; 0x800212 <timerStatus_+0x1>
     8b2:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <timerStatus_>
	ctr_ = 0;
     8b6:	10 92 14 02 	sts	0x0214, r1	; 0x800214 <ctr_+0x1>
     8ba:	10 92 13 02 	sts	0x0213, r1	; 0x800213 <ctr_>
     8be:	08 95       	ret

000008c0 <setTimer>:

 void setTimer()
 {
 
      //Sæt timerStatus til '1' (=going)
	  timerStatus_ = '1';	
     8c0:	81 e3       	ldi	r24, 0x31	; 49
     8c2:	90 e0       	ldi	r25, 0x00	; 0
     8c4:	90 93 12 02 	sts	0x0212, r25	; 0x800212 <timerStatus_+0x1>
     8c8:	80 93 11 02 	sts	0x0211, r24	; 0x800211 <timerStatus_>
	  // Timer1: Normal mode, PS = 1024
	  TCCR1A = 0b00000000;
     8cc:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
	  TCCR1B = 0b00000101;
     8d0:	85 e0       	ldi	r24, 0x05	; 5
     8d2:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x700081>
	  // Enable Timer1 overflow interrupt
	  TCNT1 = (0xFFFF-15625);
     8d6:	86 ef       	ldi	r24, 0xF6	; 246
     8d8:	92 ec       	ldi	r25, 0xC2	; 194
     8da:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     8de:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
	  TIMSK1 |= 0b00000001;
     8e2:	ef e6       	ldi	r30, 0x6F	; 111
     8e4:	f0 e0       	ldi	r31, 0x00	; 0
     8e6:	80 81       	ld	r24, Z
     8e8:	81 60       	ori	r24, 0x01	; 1
     8ea:	80 83       	st	Z, r24
     8ec:	08 95       	ret

000008ee <__vector_20>:
	  
}

 ISR(TIMER1_OVF_vect)
 {
     8ee:	1f 92       	push	r1
     8f0:	0f 92       	push	r0
     8f2:	0f b6       	in	r0, 0x3f	; 63
     8f4:	0f 92       	push	r0
     8f6:	11 24       	eor	r1, r1
     8f8:	0b b6       	in	r0, 0x3b	; 59
     8fa:	0f 92       	push	r0
     8fc:	2f 93       	push	r18
     8fe:	3f 93       	push	r19
     900:	4f 93       	push	r20
     902:	5f 93       	push	r21
     904:	6f 93       	push	r22
     906:	7f 93       	push	r23
     908:	8f 93       	push	r24
     90a:	9f 93       	push	r25
     90c:	af 93       	push	r26
     90e:	bf 93       	push	r27
     910:	ef 93       	push	r30
     912:	ff 93       	push	r31
	 // Tæller ctr_ op hvert sekund.
	 ctr_++;
     914:	80 91 13 02 	lds	r24, 0x0213	; 0x800213 <ctr_>
     918:	90 91 14 02 	lds	r25, 0x0214	; 0x800214 <ctr_+0x1>
     91c:	01 96       	adiw	r24, 0x01	; 1
     91e:	90 93 14 02 	sts	0x0214, r25	; 0x800214 <ctr_+0x1>
     922:	80 93 13 02 	sts	0x0213, r24	; 0x800213 <ctr_>
	 //	sætter tcnt1 til krævet værdi for 1s delay
	 TCNT1 = (0xFFFF-15625);
     926:	86 ef       	ldi	r24, 0xF6	; 246
     928:	92 ec       	ldi	r25, 0xC2	; 194
     92a:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     92e:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>

	 if (ctr_ == 600) //overflow 1 gang i sekundet betyder 600 = 10 min.	 
     932:	80 91 13 02 	lds	r24, 0x0213	; 0x800213 <ctr_>
     936:	90 91 14 02 	lds	r25, 0x0214	; 0x800214 <ctr_+0x1>
     93a:	88 35       	cpi	r24, 0x58	; 88
     93c:	92 40       	sbci	r25, 0x02	; 2
	 {
		resetTimer();
     93e:	29 f4       	brne	.+10     	; 0x94a <__vector_20+0x5c>
		TIMSK1 &= 0;
     940:	b4 df       	rcall	.-152    	; 0x8aa <resetTimer>
     942:	ef e6       	ldi	r30, 0x6F	; 111
     944:	f0 e0       	ldi	r31, 0x00	; 0
     946:	80 81       	ld	r24, Z
	 }
     948:	10 82       	st	Z, r1
     94a:	ff 91       	pop	r31
     94c:	ef 91       	pop	r30
     94e:	bf 91       	pop	r27
     950:	af 91       	pop	r26
     952:	9f 91       	pop	r25
     954:	8f 91       	pop	r24
     956:	7f 91       	pop	r23
     958:	6f 91       	pop	r22
     95a:	5f 91       	pop	r21
     95c:	4f 91       	pop	r20
     95e:	3f 91       	pop	r19
     960:	2f 91       	pop	r18
     962:	0f 90       	pop	r0
     964:	0b be       	out	0x3b, r0	; 59
     966:	0f 90       	pop	r0
     968:	0f be       	out	0x3f, r0	; 63
     96a:	0f 90       	pop	r0
     96c:	1f 90       	pop	r1
     96e:	18 95       	reti

00000970 <initToggleSwitch>:
static char register_;
static short int pin_;

void initToggleSwitch(char register__, short int pin)
{
 	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     970:	9f eb       	ldi	r25, 0xBF	; 191
     972:	98 0f       	add	r25, r24
     974:	9c 30       	cpi	r25, 0x0C	; 12
     976:	10 f4       	brcc	.+4      	; 0x97c <initToggleSwitch+0xc>
     978:	89 34       	cpi	r24, 0x49	; 73
     97a:	21 f4       	brne	.+8      	; 0x984 <initToggleSwitch+0x14>
 	{
	 	register_ = 'A';
     97c:	81 e4       	ldi	r24, 0x41	; 65
     97e:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <register_>
     982:	02 c0       	rjmp	.+4      	; 0x988 <initToggleSwitch+0x18>
 	}
	else
	{
		register_ = register__;
     984:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <register_>
	}
 	if (pin > 7)
     988:	68 30       	cpi	r22, 0x08	; 8
     98a:	71 05       	cpc	r23, r1
     98c:	3c f0       	brlt	.+14     	; 0x99c <initToggleSwitch+0x2c>
 	{
	 	pin_ = 5;
     98e:	85 e0       	ldi	r24, 0x05	; 5
     990:	90 e0       	ldi	r25, 0x00	; 0
     992:	90 93 16 02 	sts	0x0216, r25	; 0x800216 <pin_+0x1>
     996:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <pin_>
     99a:	04 c0       	rjmp	.+8      	; 0x9a4 <initToggleSwitch+0x34>
 	}
	else
	{
		pin_ = pin;
     99c:	70 93 16 02 	sts	0x0216, r23	; 0x800216 <pin_+0x1>
     9a0:	60 93 15 02 	sts	0x0215, r22	; 0x800215 <pin_>
	}
 	
 	switch (register_)
     9a4:	e0 91 17 02 	lds	r30, 0x0217	; 0x800217 <register_>
     9a8:	8e 2f       	mov	r24, r30
     9aa:	90 e0       	ldi	r25, 0x00	; 0
     9ac:	fc 01       	movw	r30, r24
     9ae:	e1 54       	subi	r30, 0x41	; 65
     9b0:	f1 09       	sbc	r31, r1
     9b2:	ec 30       	cpi	r30, 0x0C	; 12
     9b4:	f1 05       	cpc	r31, r1
     9b6:	08 f0       	brcs	.+2      	; 0x9ba <initToggleSwitch+0x4a>
     9b8:	a6 c0       	rjmp	.+332    	; 0xb06 <initToggleSwitch+0x196>
     9ba:	88 27       	eor	r24, r24
     9bc:	e6 57       	subi	r30, 0x76	; 118
     9be:	ff 4f       	sbci	r31, 0xFF	; 255
     9c0:	8f 4f       	sbci	r24, 0xFF	; 255
     9c2:	f1 c3       	rjmp	.+2018   	; 0x11a6 <__tablejump2__>
 	{
	 	case 'A':
	 	DDRA &= ~(1 << pin_);
     9c4:	21 b1       	in	r18, 0x01	; 1
     9c6:	81 e0       	ldi	r24, 0x01	; 1
     9c8:	90 e0       	ldi	r25, 0x00	; 0
     9ca:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     9ce:	02 c0       	rjmp	.+4      	; 0x9d4 <initToggleSwitch+0x64>
     9d0:	88 0f       	add	r24, r24
     9d2:	99 1f       	adc	r25, r25
     9d4:	0a 94       	dec	r0
     9d6:	e2 f7       	brpl	.-8      	; 0x9d0 <initToggleSwitch+0x60>
     9d8:	80 95       	com	r24
     9da:	82 23       	and	r24, r18
     9dc:	81 b9       	out	0x01, r24	; 1
	 	break;
     9de:	08 95       	ret
	 	case 'B':
	 	DDRB &= ~(1 << pin_);
     9e0:	24 b1       	in	r18, 0x04	; 4
     9e2:	81 e0       	ldi	r24, 0x01	; 1
     9e4:	90 e0       	ldi	r25, 0x00	; 0
     9e6:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     9ea:	02 c0       	rjmp	.+4      	; 0x9f0 <initToggleSwitch+0x80>
     9ec:	88 0f       	add	r24, r24
     9ee:	99 1f       	adc	r25, r25
     9f0:	0a 94       	dec	r0
     9f2:	e2 f7       	brpl	.-8      	; 0x9ec <initToggleSwitch+0x7c>
     9f4:	80 95       	com	r24
     9f6:	82 23       	and	r24, r18
     9f8:	84 b9       	out	0x04, r24	; 4
	 	break;
     9fa:	08 95       	ret
	 	case 'C':
	 	DDRC &= ~(1 << pin_);
     9fc:	27 b1       	in	r18, 0x07	; 7
     9fe:	81 e0       	ldi	r24, 0x01	; 1
     a00:	90 e0       	ldi	r25, 0x00	; 0
     a02:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     a06:	02 c0       	rjmp	.+4      	; 0xa0c <initToggleSwitch+0x9c>
     a08:	88 0f       	add	r24, r24
     a0a:	99 1f       	adc	r25, r25
     a0c:	0a 94       	dec	r0
     a0e:	e2 f7       	brpl	.-8      	; 0xa08 <initToggleSwitch+0x98>
     a10:	80 95       	com	r24
     a12:	82 23       	and	r24, r18
     a14:	87 b9       	out	0x07, r24	; 7
	 	break;
     a16:	08 95       	ret
	 	case 'D':
	 	DDRD &= ~(1 << pin_);
     a18:	2a b1       	in	r18, 0x0a	; 10
     a1a:	81 e0       	ldi	r24, 0x01	; 1
     a1c:	90 e0       	ldi	r25, 0x00	; 0
     a1e:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     a22:	02 c0       	rjmp	.+4      	; 0xa28 <initToggleSwitch+0xb8>
     a24:	88 0f       	add	r24, r24
     a26:	99 1f       	adc	r25, r25
     a28:	0a 94       	dec	r0
     a2a:	e2 f7       	brpl	.-8      	; 0xa24 <initToggleSwitch+0xb4>
     a2c:	80 95       	com	r24
     a2e:	82 23       	and	r24, r18
     a30:	8a b9       	out	0x0a, r24	; 10
	 	break;
     a32:	08 95       	ret
	 	case 'E':
	 	DDRE &= ~(1 << pin_);
     a34:	2d b1       	in	r18, 0x0d	; 13
     a36:	81 e0       	ldi	r24, 0x01	; 1
     a38:	90 e0       	ldi	r25, 0x00	; 0
     a3a:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     a3e:	02 c0       	rjmp	.+4      	; 0xa44 <initToggleSwitch+0xd4>
     a40:	88 0f       	add	r24, r24
     a42:	99 1f       	adc	r25, r25
     a44:	0a 94       	dec	r0
     a46:	e2 f7       	brpl	.-8      	; 0xa40 <initToggleSwitch+0xd0>
     a48:	80 95       	com	r24
     a4a:	82 23       	and	r24, r18
     a4c:	8d b9       	out	0x0d, r24	; 13
	 	break;
     a4e:	08 95       	ret
	 	case 'F':
	 	DDRF &= ~(1 << pin_);
     a50:	20 b3       	in	r18, 0x10	; 16
     a52:	81 e0       	ldi	r24, 0x01	; 1
     a54:	90 e0       	ldi	r25, 0x00	; 0
     a56:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     a5a:	02 c0       	rjmp	.+4      	; 0xa60 <initToggleSwitch+0xf0>
     a5c:	88 0f       	add	r24, r24
     a5e:	99 1f       	adc	r25, r25
     a60:	0a 94       	dec	r0
     a62:	e2 f7       	brpl	.-8      	; 0xa5c <initToggleSwitch+0xec>
     a64:	80 95       	com	r24
     a66:	82 23       	and	r24, r18
     a68:	80 bb       	out	0x10, r24	; 16
	 	break;
     a6a:	08 95       	ret
	 	case 'G':
	 	DDRG &= ~(1 << pin_);
     a6c:	23 b3       	in	r18, 0x13	; 19
     a6e:	81 e0       	ldi	r24, 0x01	; 1
     a70:	90 e0       	ldi	r25, 0x00	; 0
     a72:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     a76:	02 c0       	rjmp	.+4      	; 0xa7c <initToggleSwitch+0x10c>
     a78:	88 0f       	add	r24, r24
     a7a:	99 1f       	adc	r25, r25
     a7c:	0a 94       	dec	r0
     a7e:	e2 f7       	brpl	.-8      	; 0xa78 <initToggleSwitch+0x108>
     a80:	80 95       	com	r24
     a82:	82 23       	and	r24, r18
     a84:	83 bb       	out	0x13, r24	; 19
	 	break;
     a86:	08 95       	ret
	 	case 'H':
	 	DDRH &= ~(1 << pin_);
     a88:	e1 e0       	ldi	r30, 0x01	; 1
     a8a:	f1 e0       	ldi	r31, 0x01	; 1
     a8c:	20 81       	ld	r18, Z
     a8e:	81 e0       	ldi	r24, 0x01	; 1
     a90:	90 e0       	ldi	r25, 0x00	; 0
     a92:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     a96:	02 c0       	rjmp	.+4      	; 0xa9c <initToggleSwitch+0x12c>
     a98:	88 0f       	add	r24, r24
     a9a:	99 1f       	adc	r25, r25
     a9c:	0a 94       	dec	r0
     a9e:	e2 f7       	brpl	.-8      	; 0xa98 <initToggleSwitch+0x128>
     aa0:	80 95       	com	r24
     aa2:	82 23       	and	r24, r18
     aa4:	80 83       	st	Z, r24
	 	break;
     aa6:	08 95       	ret
	 	case 'J':
	 	DDRJ &= ~(1 << pin_);
     aa8:	e4 e0       	ldi	r30, 0x04	; 4
     aaa:	f1 e0       	ldi	r31, 0x01	; 1
     aac:	20 81       	ld	r18, Z
     aae:	81 e0       	ldi	r24, 0x01	; 1
     ab0:	90 e0       	ldi	r25, 0x00	; 0
     ab2:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     ab6:	02 c0       	rjmp	.+4      	; 0xabc <initToggleSwitch+0x14c>
     ab8:	88 0f       	add	r24, r24
     aba:	99 1f       	adc	r25, r25
     abc:	0a 94       	dec	r0
     abe:	e2 f7       	brpl	.-8      	; 0xab8 <initToggleSwitch+0x148>
     ac0:	80 95       	com	r24
     ac2:	82 23       	and	r24, r18
     ac4:	80 83       	st	Z, r24
	 	break;
     ac6:	08 95       	ret
	 	case 'K':
	 	DDRK &= ~(1 << pin_);
     ac8:	e7 e0       	ldi	r30, 0x07	; 7
     aca:	f1 e0       	ldi	r31, 0x01	; 1
     acc:	20 81       	ld	r18, Z
     ace:	81 e0       	ldi	r24, 0x01	; 1
     ad0:	90 e0       	ldi	r25, 0x00	; 0
     ad2:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     ad6:	02 c0       	rjmp	.+4      	; 0xadc <initToggleSwitch+0x16c>
     ad8:	88 0f       	add	r24, r24
     ada:	99 1f       	adc	r25, r25
     adc:	0a 94       	dec	r0
     ade:	e2 f7       	brpl	.-8      	; 0xad8 <initToggleSwitch+0x168>
     ae0:	80 95       	com	r24
     ae2:	82 23       	and	r24, r18
     ae4:	80 83       	st	Z, r24
	 	break;
     ae6:	08 95       	ret
	 	case 'L':
	 	DDRL &= ~(1 << pin_);
     ae8:	ea e0       	ldi	r30, 0x0A	; 10
     aea:	f1 e0       	ldi	r31, 0x01	; 1
     aec:	20 81       	ld	r18, Z
     aee:	81 e0       	ldi	r24, 0x01	; 1
     af0:	90 e0       	ldi	r25, 0x00	; 0
     af2:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     af6:	02 c0       	rjmp	.+4      	; 0xafc <initToggleSwitch+0x18c>
     af8:	88 0f       	add	r24, r24
     afa:	99 1f       	adc	r25, r25
     afc:	0a 94       	dec	r0
     afe:	e2 f7       	brpl	.-8      	; 0xaf8 <initToggleSwitch+0x188>
     b00:	80 95       	com	r24
     b02:	82 23       	and	r24, r18
     b04:	80 83       	st	Z, r24
     b06:	08 95       	ret

00000b08 <toggleSwitchStatus>:

}

char toggleSwitchStatus()
{
	switch (register_)
     b08:	e0 91 17 02 	lds	r30, 0x0217	; 0x800217 <register_>
     b0c:	8e 2f       	mov	r24, r30
     b0e:	90 e0       	ldi	r25, 0x00	; 0
     b10:	fc 01       	movw	r30, r24
     b12:	e1 54       	subi	r30, 0x41	; 65
     b14:	f1 09       	sbc	r31, r1
     b16:	ec 30       	cpi	r30, 0x0C	; 12
     b18:	f1 05       	cpc	r31, r1
     b1a:	08 f0       	brcs	.+2      	; 0xb1e <toggleSwitchStatus+0x16>
     b1c:	06 c1       	rjmp	.+524    	; 0xd2a <toggleSwitchStatus+0x222>
     b1e:	88 27       	eor	r24, r24
     b20:	ea 56       	subi	r30, 0x6A	; 106
     b22:	ff 4f       	sbci	r31, 0xFF	; 255
     b24:	8f 4f       	sbci	r24, 0xFF	; 255
     b26:	3f c3       	rjmp	.+1662   	; 0x11a6 <__tablejump2__>
	{
		case 'A':
		
		if (PINA & (1 << pin_))
     b28:	80 b1       	in	r24, 0x00	; 0
     b2a:	90 e0       	ldi	r25, 0x00	; 0
     b2c:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     b30:	02 c0       	rjmp	.+4      	; 0xb36 <toggleSwitchStatus+0x2e>
     b32:	95 95       	asr	r25
     b34:	87 95       	ror	r24
     b36:	0a 94       	dec	r0
     b38:	e2 f7       	brpl	.-8      	; 0xb32 <toggleSwitchStatus+0x2a>
     b3a:	80 ff       	sbrs	r24, 0
     b3c:	06 c0       	rjmp	.+12     	; 0xb4a <toggleSwitchStatus+0x42>
		{
			tilstand_ = '1';
     b3e:	81 e3       	ldi	r24, 0x31	; 49
     b40:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     b44:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     b48:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b4a:	80 e3       	ldi	r24, 0x30	; 48
     b4c:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     b50:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     b54:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << pin_))
     b56:	83 b1       	in	r24, 0x03	; 3
     b58:	90 e0       	ldi	r25, 0x00	; 0
     b5a:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     b5e:	02 c0       	rjmp	.+4      	; 0xb64 <toggleSwitchStatus+0x5c>
     b60:	95 95       	asr	r25
     b62:	87 95       	ror	r24
     b64:	0a 94       	dec	r0
     b66:	e2 f7       	brpl	.-8      	; 0xb60 <toggleSwitchStatus+0x58>
     b68:	80 ff       	sbrs	r24, 0
     b6a:	06 c0       	rjmp	.+12     	; 0xb78 <toggleSwitchStatus+0x70>
		{
			tilstand_ = '1';
     b6c:	81 e3       	ldi	r24, 0x31	; 49
     b6e:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     b72:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     b76:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b78:	80 e3       	ldi	r24, 0x30	; 48
     b7a:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     b7e:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     b82:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << pin_))
     b84:	86 b1       	in	r24, 0x06	; 6
     b86:	90 e0       	ldi	r25, 0x00	; 0
     b88:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     b8c:	02 c0       	rjmp	.+4      	; 0xb92 <toggleSwitchStatus+0x8a>
     b8e:	95 95       	asr	r25
     b90:	87 95       	ror	r24
     b92:	0a 94       	dec	r0
     b94:	e2 f7       	brpl	.-8      	; 0xb8e <toggleSwitchStatus+0x86>
     b96:	80 ff       	sbrs	r24, 0
     b98:	06 c0       	rjmp	.+12     	; 0xba6 <toggleSwitchStatus+0x9e>
		{
			tilstand_ = '1';
     b9a:	81 e3       	ldi	r24, 0x31	; 49
     b9c:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     ba0:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     ba4:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     ba6:	80 e3       	ldi	r24, 0x30	; 48
     ba8:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     bac:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     bb0:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << pin_))
     bb2:	89 b1       	in	r24, 0x09	; 9
     bb4:	90 e0       	ldi	r25, 0x00	; 0
     bb6:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     bba:	02 c0       	rjmp	.+4      	; 0xbc0 <toggleSwitchStatus+0xb8>
     bbc:	95 95       	asr	r25
     bbe:	87 95       	ror	r24
     bc0:	0a 94       	dec	r0
     bc2:	e2 f7       	brpl	.-8      	; 0xbbc <toggleSwitchStatus+0xb4>
     bc4:	80 ff       	sbrs	r24, 0
     bc6:	06 c0       	rjmp	.+12     	; 0xbd4 <toggleSwitchStatus+0xcc>
		{
			tilstand_ = '1';
     bc8:	81 e3       	ldi	r24, 0x31	; 49
     bca:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     bce:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     bd2:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     bd4:	80 e3       	ldi	r24, 0x30	; 48
     bd6:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     bda:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     bde:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << pin_))
     be0:	8c b1       	in	r24, 0x0c	; 12
     be2:	90 e0       	ldi	r25, 0x00	; 0
     be4:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     be8:	02 c0       	rjmp	.+4      	; 0xbee <toggleSwitchStatus+0xe6>
     bea:	95 95       	asr	r25
     bec:	87 95       	ror	r24
     bee:	0a 94       	dec	r0
     bf0:	e2 f7       	brpl	.-8      	; 0xbea <toggleSwitchStatus+0xe2>
     bf2:	80 ff       	sbrs	r24, 0
     bf4:	06 c0       	rjmp	.+12     	; 0xc02 <toggleSwitchStatus+0xfa>
		{
			tilstand_ = '1';
     bf6:	81 e3       	ldi	r24, 0x31	; 49
     bf8:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     bfc:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c00:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c02:	80 e3       	ldi	r24, 0x30	; 48
     c04:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c08:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c0c:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << pin_))
     c0e:	8f b1       	in	r24, 0x0f	; 15
     c10:	90 e0       	ldi	r25, 0x00	; 0
     c12:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     c16:	02 c0       	rjmp	.+4      	; 0xc1c <toggleSwitchStatus+0x114>
     c18:	95 95       	asr	r25
     c1a:	87 95       	ror	r24
     c1c:	0a 94       	dec	r0
     c1e:	e2 f7       	brpl	.-8      	; 0xc18 <toggleSwitchStatus+0x110>
     c20:	80 ff       	sbrs	r24, 0
     c22:	06 c0       	rjmp	.+12     	; 0xc30 <toggleSwitchStatus+0x128>
		{
			tilstand_ = '1';
     c24:	81 e3       	ldi	r24, 0x31	; 49
     c26:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c2a:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c2e:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c30:	80 e3       	ldi	r24, 0x30	; 48
     c32:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c36:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c3a:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << pin_))
     c3c:	82 b3       	in	r24, 0x12	; 18
     c3e:	90 e0       	ldi	r25, 0x00	; 0
     c40:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     c44:	02 c0       	rjmp	.+4      	; 0xc4a <toggleSwitchStatus+0x142>
     c46:	95 95       	asr	r25
     c48:	87 95       	ror	r24
     c4a:	0a 94       	dec	r0
     c4c:	e2 f7       	brpl	.-8      	; 0xc46 <toggleSwitchStatus+0x13e>
     c4e:	80 ff       	sbrs	r24, 0
     c50:	06 c0       	rjmp	.+12     	; 0xc5e <toggleSwitchStatus+0x156>
		{
			tilstand_ = '1';
     c52:	81 e3       	ldi	r24, 0x31	; 49
     c54:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c58:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c5c:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c5e:	80 e3       	ldi	r24, 0x30	; 48
     c60:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c64:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c68:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << pin_))
     c6a:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     c6e:	90 e0       	ldi	r25, 0x00	; 0
     c70:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     c74:	02 c0       	rjmp	.+4      	; 0xc7a <toggleSwitchStatus+0x172>
     c76:	95 95       	asr	r25
     c78:	87 95       	ror	r24
     c7a:	0a 94       	dec	r0
     c7c:	e2 f7       	brpl	.-8      	; 0xc76 <toggleSwitchStatus+0x16e>
     c7e:	80 ff       	sbrs	r24, 0
     c80:	06 c0       	rjmp	.+12     	; 0xc8e <toggleSwitchStatus+0x186>
		{
			tilstand_ = '1';
     c82:	81 e3       	ldi	r24, 0x31	; 49
     c84:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c88:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c8c:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c8e:	80 e3       	ldi	r24, 0x30	; 48
     c90:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     c94:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     c98:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << pin_))
     c9a:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     c9e:	90 e0       	ldi	r25, 0x00	; 0
     ca0:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     ca4:	02 c0       	rjmp	.+4      	; 0xcaa <toggleSwitchStatus+0x1a2>
     ca6:	95 95       	asr	r25
     ca8:	87 95       	ror	r24
     caa:	0a 94       	dec	r0
     cac:	e2 f7       	brpl	.-8      	; 0xca6 <toggleSwitchStatus+0x19e>
     cae:	80 ff       	sbrs	r24, 0
     cb0:	06 c0       	rjmp	.+12     	; 0xcbe <toggleSwitchStatus+0x1b6>
		{
			tilstand_ = '1';
     cb2:	81 e3       	ldi	r24, 0x31	; 49
     cb4:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     cb8:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     cbc:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     cbe:	80 e3       	ldi	r24, 0x30	; 48
     cc0:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     cc4:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     cc8:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << pin_))
     cca:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     cce:	90 e0       	ldi	r25, 0x00	; 0
     cd0:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     cd4:	02 c0       	rjmp	.+4      	; 0xcda <toggleSwitchStatus+0x1d2>
     cd6:	95 95       	asr	r25
     cd8:	87 95       	ror	r24
     cda:	0a 94       	dec	r0
     cdc:	e2 f7       	brpl	.-8      	; 0xcd6 <toggleSwitchStatus+0x1ce>
     cde:	80 ff       	sbrs	r24, 0
     ce0:	06 c0       	rjmp	.+12     	; 0xcee <toggleSwitchStatus+0x1e6>
		{
			tilstand_ = '1';
     ce2:	81 e3       	ldi	r24, 0x31	; 49
     ce4:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     ce8:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     cec:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     cee:	80 e3       	ldi	r24, 0x30	; 48
     cf0:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     cf4:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     cf8:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << pin_))
     cfa:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     cfe:	90 e0       	ldi	r25, 0x00	; 0
     d00:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <pin_>
     d04:	02 c0       	rjmp	.+4      	; 0xd0a <toggleSwitchStatus+0x202>
     d06:	95 95       	asr	r25
     d08:	87 95       	ror	r24
     d0a:	0a 94       	dec	r0
     d0c:	e2 f7       	brpl	.-8      	; 0xd06 <toggleSwitchStatus+0x1fe>
     d0e:	80 ff       	sbrs	r24, 0
     d10:	06 c0       	rjmp	.+12     	; 0xd1e <toggleSwitchStatus+0x216>
		{
			tilstand_ = '1';
     d12:	81 e3       	ldi	r24, 0x31	; 49
     d14:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     d18:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     d1c:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     d1e:	80 e3       	ldi	r24, 0x30	; 48
     d20:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <tilstand_>
			return tilstand_;
     d24:	80 91 21 02 	lds	r24, 0x0221	; 0x800221 <tilstand_>
     d28:	08 95       	ret
		}
		break;
		default: return '0';
     d2a:	80 e3       	ldi	r24, 0x30	; 48
	}
     d2c:	08 95       	ret

00000d2e <initToggleSwitchLED>:
 static char register_;
 static short int pin_;

 void initToggleSwitchLED(char register__, short int pin)
 {
	if (register__ > 'L' || register__ < 'A' || register__ == 'I')
     d2e:	9f eb       	ldi	r25, 0xBF	; 191
     d30:	98 0f       	add	r25, r24
     d32:	9c 30       	cpi	r25, 0x0C	; 12
     d34:	10 f4       	brcc	.+4      	; 0xd3a <initToggleSwitchLED+0xc>
     d36:	89 34       	cpi	r24, 0x49	; 73
     d38:	21 f4       	brne	.+8      	; 0xd42 <initToggleSwitchLED+0x14>
	{
		register_ = 'A';
     d3a:	81 e4       	ldi	r24, 0x41	; 65
     d3c:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <register_>
     d40:	02 c0       	rjmp	.+4      	; 0xd46 <initToggleSwitchLED+0x18>
	}
	else
	{
		register_ = register__;
     d42:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <register_>
	}
	if (pin > 7 || pin < 0)
     d46:	68 30       	cpi	r22, 0x08	; 8
     d48:	71 05       	cpc	r23, r1
     d4a:	38 f0       	brcs	.+14     	; 0xd5a <initToggleSwitchLED+0x2c>
	{
		pin_ = 3;
     d4c:	83 e0       	ldi	r24, 0x03	; 3
     d4e:	90 e0       	ldi	r25, 0x00	; 0
     d50:	90 93 19 02 	sts	0x0219, r25	; 0x800219 <pin_+0x1>
     d54:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <pin_>
     d58:	04 c0       	rjmp	.+8      	; 0xd62 <initToggleSwitchLED+0x34>
	}
	else
	{
		pin_ = pin;
     d5a:	70 93 19 02 	sts	0x0219, r23	; 0x800219 <pin_+0x1>
     d5e:	60 93 18 02 	sts	0x0218, r22	; 0x800218 <pin_>
	}

	//sæt given pin til output

	switch (register_)
     d62:	e0 91 1a 02 	lds	r30, 0x021A	; 0x80021a <register_>
     d66:	8e 2f       	mov	r24, r30
     d68:	90 e0       	ldi	r25, 0x00	; 0
     d6a:	fc 01       	movw	r30, r24
     d6c:	e1 54       	subi	r30, 0x41	; 65
     d6e:	f1 09       	sbc	r31, r1
     d70:	ec 30       	cpi	r30, 0x0C	; 12
     d72:	f1 05       	cpc	r31, r1
     d74:	08 f0       	brcs	.+2      	; 0xd78 <initToggleSwitchLED+0x4a>
     d76:	9b c0       	rjmp	.+310    	; 0xeae <initToggleSwitchLED+0x180>
     d78:	88 27       	eor	r24, r24
     d7a:	ee 55       	subi	r30, 0x5E	; 94
     d7c:	ff 4f       	sbci	r31, 0xFF	; 255
     d7e:	8f 4f       	sbci	r24, 0xFF	; 255
     d80:	12 c2       	rjmp	.+1060   	; 0x11a6 <__tablejump2__>
	{
	case 'A':
	DDRA |= (1 << pin_);
     d82:	21 b1       	in	r18, 0x01	; 1
     d84:	81 e0       	ldi	r24, 0x01	; 1
     d86:	90 e0       	ldi	r25, 0x00	; 0
     d88:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     d8c:	02 c0       	rjmp	.+4      	; 0xd92 <initToggleSwitchLED+0x64>
     d8e:	88 0f       	add	r24, r24
     d90:	99 1f       	adc	r25, r25
     d92:	0a 94       	dec	r0
     d94:	e2 f7       	brpl	.-8      	; 0xd8e <initToggleSwitchLED+0x60>
     d96:	82 2b       	or	r24, r18
     d98:	81 b9       	out	0x01, r24	; 1
	break;
     d9a:	08 95       	ret
	case 'B':
	DDRB |= (1 << pin_);
     d9c:	24 b1       	in	r18, 0x04	; 4
     d9e:	81 e0       	ldi	r24, 0x01	; 1
     da0:	90 e0       	ldi	r25, 0x00	; 0
     da2:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     da6:	02 c0       	rjmp	.+4      	; 0xdac <initToggleSwitchLED+0x7e>
     da8:	88 0f       	add	r24, r24
     daa:	99 1f       	adc	r25, r25
     dac:	0a 94       	dec	r0
     dae:	e2 f7       	brpl	.-8      	; 0xda8 <initToggleSwitchLED+0x7a>
     db0:	82 2b       	or	r24, r18
     db2:	84 b9       	out	0x04, r24	; 4
	break;
     db4:	08 95       	ret
	case 'C':
	DDRC |= (1 << pin_);
     db6:	27 b1       	in	r18, 0x07	; 7
     db8:	81 e0       	ldi	r24, 0x01	; 1
     dba:	90 e0       	ldi	r25, 0x00	; 0
     dbc:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     dc0:	02 c0       	rjmp	.+4      	; 0xdc6 <initToggleSwitchLED+0x98>
     dc2:	88 0f       	add	r24, r24
     dc4:	99 1f       	adc	r25, r25
     dc6:	0a 94       	dec	r0
     dc8:	e2 f7       	brpl	.-8      	; 0xdc2 <initToggleSwitchLED+0x94>
     dca:	82 2b       	or	r24, r18
     dcc:	87 b9       	out	0x07, r24	; 7
	break;
     dce:	08 95       	ret
	case 'D':
	DDRD |= (1 << pin_);
     dd0:	2a b1       	in	r18, 0x0a	; 10
     dd2:	81 e0       	ldi	r24, 0x01	; 1
     dd4:	90 e0       	ldi	r25, 0x00	; 0
     dd6:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     dda:	02 c0       	rjmp	.+4      	; 0xde0 <initToggleSwitchLED+0xb2>
     ddc:	88 0f       	add	r24, r24
     dde:	99 1f       	adc	r25, r25
     de0:	0a 94       	dec	r0
     de2:	e2 f7       	brpl	.-8      	; 0xddc <initToggleSwitchLED+0xae>
     de4:	82 2b       	or	r24, r18
     de6:	8a b9       	out	0x0a, r24	; 10
	break;
     de8:	08 95       	ret
	case 'E':
	DDRE |= (1 << pin_);
     dea:	2d b1       	in	r18, 0x0d	; 13
     dec:	81 e0       	ldi	r24, 0x01	; 1
     dee:	90 e0       	ldi	r25, 0x00	; 0
     df0:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     df4:	02 c0       	rjmp	.+4      	; 0xdfa <initToggleSwitchLED+0xcc>
     df6:	88 0f       	add	r24, r24
     df8:	99 1f       	adc	r25, r25
     dfa:	0a 94       	dec	r0
     dfc:	e2 f7       	brpl	.-8      	; 0xdf6 <initToggleSwitchLED+0xc8>
     dfe:	82 2b       	or	r24, r18
     e00:	8d b9       	out	0x0d, r24	; 13
	break;
     e02:	08 95       	ret
	case 'F':
	DDRF |= (1 << pin_);
     e04:	20 b3       	in	r18, 0x10	; 16
     e06:	81 e0       	ldi	r24, 0x01	; 1
     e08:	90 e0       	ldi	r25, 0x00	; 0
     e0a:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     e0e:	02 c0       	rjmp	.+4      	; 0xe14 <initToggleSwitchLED+0xe6>
     e10:	88 0f       	add	r24, r24
     e12:	99 1f       	adc	r25, r25
     e14:	0a 94       	dec	r0
     e16:	e2 f7       	brpl	.-8      	; 0xe10 <initToggleSwitchLED+0xe2>
     e18:	82 2b       	or	r24, r18
     e1a:	80 bb       	out	0x10, r24	; 16
	break;
     e1c:	08 95       	ret
	case 'G':
	DDRG |= (1 << pin_);
     e1e:	23 b3       	in	r18, 0x13	; 19
     e20:	81 e0       	ldi	r24, 0x01	; 1
     e22:	90 e0       	ldi	r25, 0x00	; 0
     e24:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     e28:	02 c0       	rjmp	.+4      	; 0xe2e <initToggleSwitchLED+0x100>
     e2a:	88 0f       	add	r24, r24
     e2c:	99 1f       	adc	r25, r25
     e2e:	0a 94       	dec	r0
     e30:	e2 f7       	brpl	.-8      	; 0xe2a <initToggleSwitchLED+0xfc>
     e32:	82 2b       	or	r24, r18
     e34:	83 bb       	out	0x13, r24	; 19
	break;
     e36:	08 95       	ret
	case 'H':
	DDRH |= (1 << pin_);
     e38:	e1 e0       	ldi	r30, 0x01	; 1
     e3a:	f1 e0       	ldi	r31, 0x01	; 1
     e3c:	20 81       	ld	r18, Z
     e3e:	81 e0       	ldi	r24, 0x01	; 1
     e40:	90 e0       	ldi	r25, 0x00	; 0
     e42:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     e46:	02 c0       	rjmp	.+4      	; 0xe4c <initToggleSwitchLED+0x11e>
     e48:	88 0f       	add	r24, r24
     e4a:	99 1f       	adc	r25, r25
     e4c:	0a 94       	dec	r0
     e4e:	e2 f7       	brpl	.-8      	; 0xe48 <initToggleSwitchLED+0x11a>
     e50:	82 2b       	or	r24, r18
     e52:	80 83       	st	Z, r24
	break;
     e54:	08 95       	ret
	case 'J':
	DDRJ |= (1 << pin_);
     e56:	e4 e0       	ldi	r30, 0x04	; 4
     e58:	f1 e0       	ldi	r31, 0x01	; 1
     e5a:	20 81       	ld	r18, Z
     e5c:	81 e0       	ldi	r24, 0x01	; 1
     e5e:	90 e0       	ldi	r25, 0x00	; 0
     e60:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     e64:	02 c0       	rjmp	.+4      	; 0xe6a <initToggleSwitchLED+0x13c>
     e66:	88 0f       	add	r24, r24
     e68:	99 1f       	adc	r25, r25
     e6a:	0a 94       	dec	r0
     e6c:	e2 f7       	brpl	.-8      	; 0xe66 <initToggleSwitchLED+0x138>
     e6e:	82 2b       	or	r24, r18
     e70:	80 83       	st	Z, r24
	break;
     e72:	08 95       	ret
	case 'K':
	DDRK |= (1 << pin_);
     e74:	e7 e0       	ldi	r30, 0x07	; 7
     e76:	f1 e0       	ldi	r31, 0x01	; 1
     e78:	20 81       	ld	r18, Z
     e7a:	81 e0       	ldi	r24, 0x01	; 1
     e7c:	90 e0       	ldi	r25, 0x00	; 0
     e7e:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     e82:	02 c0       	rjmp	.+4      	; 0xe88 <initToggleSwitchLED+0x15a>
     e84:	88 0f       	add	r24, r24
     e86:	99 1f       	adc	r25, r25
     e88:	0a 94       	dec	r0
     e8a:	e2 f7       	brpl	.-8      	; 0xe84 <initToggleSwitchLED+0x156>
     e8c:	82 2b       	or	r24, r18
     e8e:	80 83       	st	Z, r24
	break;
     e90:	08 95       	ret
	case 'L':
	DDRL |= (1 << pin_);
     e92:	ea e0       	ldi	r30, 0x0A	; 10
     e94:	f1 e0       	ldi	r31, 0x01	; 1
     e96:	20 81       	ld	r18, Z
     e98:	81 e0       	ldi	r24, 0x01	; 1
     e9a:	90 e0       	ldi	r25, 0x00	; 0
     e9c:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     ea0:	02 c0       	rjmp	.+4      	; 0xea6 <initToggleSwitchLED+0x178>
     ea2:	88 0f       	add	r24, r24
     ea4:	99 1f       	adc	r25, r25
     ea6:	0a 94       	dec	r0
     ea8:	e2 f7       	brpl	.-8      	; 0xea2 <initToggleSwitchLED+0x174>
     eaa:	82 2b       	or	r24, r18
     eac:	80 83       	st	Z, r24
     eae:	08 95       	ret

00000eb0 <setToggleSwitchLED>:
	}
 }


 void setToggleSwitchLED(char bool_)
 {
     eb0:	28 2f       	mov	r18, r24
	switch (register_)
     eb2:	e0 91 1a 02 	lds	r30, 0x021A	; 0x80021a <register_>
     eb6:	8e 2f       	mov	r24, r30
     eb8:	90 e0       	ldi	r25, 0x00	; 0
     eba:	fc 01       	movw	r30, r24
     ebc:	e1 54       	subi	r30, 0x41	; 65
     ebe:	f1 09       	sbc	r31, r1
     ec0:	ec 30       	cpi	r30, 0x0C	; 12
     ec2:	f1 05       	cpc	r31, r1
     ec4:	08 f0       	brcs	.+2      	; 0xec8 <setToggleSwitchLED+0x18>
     ec6:	53 c1       	rjmp	.+678    	; 0x116e <setToggleSwitchLED+0x2be>
     ec8:	88 27       	eor	r24, r24
     eca:	e2 55       	subi	r30, 0x52	; 82
     ecc:	ff 4f       	sbci	r31, 0xFF	; 255
     ece:	8f 4f       	sbci	r24, 0xFF	; 255
     ed0:	6a c1       	rjmp	.+724    	; 0x11a6 <__tablejump2__>
	{
		case 'A':
		if (bool_ == '0')
     ed2:	20 33       	cpi	r18, 0x30	; 48
     ed4:	71 f4       	brne	.+28     	; 0xef2 <setToggleSwitchLED+0x42>
		{
			PORTA &= ~(1 << pin_);
     ed6:	22 b1       	in	r18, 0x02	; 2
     ed8:	81 e0       	ldi	r24, 0x01	; 1
     eda:	90 e0       	ldi	r25, 0x00	; 0
     edc:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     ee0:	02 c0       	rjmp	.+4      	; 0xee6 <setToggleSwitchLED+0x36>
     ee2:	88 0f       	add	r24, r24
     ee4:	99 1f       	adc	r25, r25
     ee6:	0a 94       	dec	r0
     ee8:	e2 f7       	brpl	.-8      	; 0xee2 <setToggleSwitchLED+0x32>
     eea:	80 95       	com	r24
     eec:	82 23       	and	r24, r18
     eee:	82 b9       	out	0x02, r24	; 2
     ef0:	08 95       	ret
		}
		else 
		{
			PORTA |= (1 << pin_);
     ef2:	22 b1       	in	r18, 0x02	; 2
     ef4:	81 e0       	ldi	r24, 0x01	; 1
     ef6:	90 e0       	ldi	r25, 0x00	; 0
     ef8:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     efc:	02 c0       	rjmp	.+4      	; 0xf02 <setToggleSwitchLED+0x52>
     efe:	88 0f       	add	r24, r24
     f00:	99 1f       	adc	r25, r25
     f02:	0a 94       	dec	r0
     f04:	e2 f7       	brpl	.-8      	; 0xefe <setToggleSwitchLED+0x4e>
     f06:	82 2b       	or	r24, r18
     f08:	82 b9       	out	0x02, r24	; 2
     f0a:	08 95       	ret
		}
		break;

		case 'B':
		if (bool_ == '0')
     f0c:	20 33       	cpi	r18, 0x30	; 48
     f0e:	71 f4       	brne	.+28     	; 0xf2c <setToggleSwitchLED+0x7c>
		{
			PORTB &= ~(1 << pin_);
     f10:	25 b1       	in	r18, 0x05	; 5
     f12:	81 e0       	ldi	r24, 0x01	; 1
     f14:	90 e0       	ldi	r25, 0x00	; 0
     f16:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     f1a:	02 c0       	rjmp	.+4      	; 0xf20 <setToggleSwitchLED+0x70>
     f1c:	88 0f       	add	r24, r24
     f1e:	99 1f       	adc	r25, r25
     f20:	0a 94       	dec	r0
     f22:	e2 f7       	brpl	.-8      	; 0xf1c <setToggleSwitchLED+0x6c>
     f24:	80 95       	com	r24
     f26:	82 23       	and	r24, r18
     f28:	85 b9       	out	0x05, r24	; 5
     f2a:	08 95       	ret
		}
		else
		{
			PORTB |= (1 << pin_);
     f2c:	25 b1       	in	r18, 0x05	; 5
     f2e:	81 e0       	ldi	r24, 0x01	; 1
     f30:	90 e0       	ldi	r25, 0x00	; 0
     f32:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     f36:	02 c0       	rjmp	.+4      	; 0xf3c <setToggleSwitchLED+0x8c>
     f38:	88 0f       	add	r24, r24
     f3a:	99 1f       	adc	r25, r25
     f3c:	0a 94       	dec	r0
     f3e:	e2 f7       	brpl	.-8      	; 0xf38 <setToggleSwitchLED+0x88>
     f40:	82 2b       	or	r24, r18
     f42:	85 b9       	out	0x05, r24	; 5
     f44:	08 95       	ret
		}
		break;
		case 'C':
		if (bool_ == '0')
     f46:	20 33       	cpi	r18, 0x30	; 48
     f48:	71 f4       	brne	.+28     	; 0xf66 <setToggleSwitchLED+0xb6>
		{
			PORTC &= ~(1 << pin_);
     f4a:	28 b1       	in	r18, 0x08	; 8
     f4c:	81 e0       	ldi	r24, 0x01	; 1
     f4e:	90 e0       	ldi	r25, 0x00	; 0
     f50:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     f54:	02 c0       	rjmp	.+4      	; 0xf5a <setToggleSwitchLED+0xaa>
     f56:	88 0f       	add	r24, r24
     f58:	99 1f       	adc	r25, r25
     f5a:	0a 94       	dec	r0
     f5c:	e2 f7       	brpl	.-8      	; 0xf56 <setToggleSwitchLED+0xa6>
     f5e:	80 95       	com	r24
     f60:	82 23       	and	r24, r18
     f62:	88 b9       	out	0x08, r24	; 8
     f64:	08 95       	ret
		}
		else
		{
			PORTC |= (1 << pin_);
     f66:	28 b1       	in	r18, 0x08	; 8
     f68:	81 e0       	ldi	r24, 0x01	; 1
     f6a:	90 e0       	ldi	r25, 0x00	; 0
     f6c:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     f70:	02 c0       	rjmp	.+4      	; 0xf76 <setToggleSwitchLED+0xc6>
     f72:	88 0f       	add	r24, r24
     f74:	99 1f       	adc	r25, r25
     f76:	0a 94       	dec	r0
     f78:	e2 f7       	brpl	.-8      	; 0xf72 <setToggleSwitchLED+0xc2>
     f7a:	82 2b       	or	r24, r18
     f7c:	88 b9       	out	0x08, r24	; 8
     f7e:	08 95       	ret
		}
		break;
		case 'D':
		if (bool_ == '0')
     f80:	20 33       	cpi	r18, 0x30	; 48
     f82:	71 f4       	brne	.+28     	; 0xfa0 <setToggleSwitchLED+0xf0>
		{
			PORTD &= ~(1 << pin_);
     f84:	2b b1       	in	r18, 0x0b	; 11
     f86:	81 e0       	ldi	r24, 0x01	; 1
     f88:	90 e0       	ldi	r25, 0x00	; 0
     f8a:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     f8e:	02 c0       	rjmp	.+4      	; 0xf94 <setToggleSwitchLED+0xe4>
     f90:	88 0f       	add	r24, r24
     f92:	99 1f       	adc	r25, r25
     f94:	0a 94       	dec	r0
     f96:	e2 f7       	brpl	.-8      	; 0xf90 <setToggleSwitchLED+0xe0>
     f98:	80 95       	com	r24
     f9a:	82 23       	and	r24, r18
     f9c:	8b b9       	out	0x0b, r24	; 11
     f9e:	08 95       	ret
		}
		else
		{
			PORTD |= (1 << pin_);
     fa0:	2b b1       	in	r18, 0x0b	; 11
     fa2:	81 e0       	ldi	r24, 0x01	; 1
     fa4:	90 e0       	ldi	r25, 0x00	; 0
     fa6:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     faa:	02 c0       	rjmp	.+4      	; 0xfb0 <setToggleSwitchLED+0x100>
     fac:	88 0f       	add	r24, r24
     fae:	99 1f       	adc	r25, r25
     fb0:	0a 94       	dec	r0
     fb2:	e2 f7       	brpl	.-8      	; 0xfac <setToggleSwitchLED+0xfc>
     fb4:	82 2b       	or	r24, r18
     fb6:	8b b9       	out	0x0b, r24	; 11
     fb8:	08 95       	ret
		}
		break;
		case 'E':
		if (bool_ == '0')
     fba:	20 33       	cpi	r18, 0x30	; 48
     fbc:	71 f4       	brne	.+28     	; 0xfda <setToggleSwitchLED+0x12a>
		{
			PORTE &= ~(1 << pin_);
     fbe:	2e b1       	in	r18, 0x0e	; 14
     fc0:	81 e0       	ldi	r24, 0x01	; 1
     fc2:	90 e0       	ldi	r25, 0x00	; 0
     fc4:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     fc8:	02 c0       	rjmp	.+4      	; 0xfce <setToggleSwitchLED+0x11e>
     fca:	88 0f       	add	r24, r24
     fcc:	99 1f       	adc	r25, r25
     fce:	0a 94       	dec	r0
     fd0:	e2 f7       	brpl	.-8      	; 0xfca <setToggleSwitchLED+0x11a>
     fd2:	80 95       	com	r24
     fd4:	82 23       	and	r24, r18
     fd6:	8e b9       	out	0x0e, r24	; 14
     fd8:	08 95       	ret
		}
		else
		{
			PORTE |= (1 << pin_);
     fda:	2e b1       	in	r18, 0x0e	; 14
     fdc:	81 e0       	ldi	r24, 0x01	; 1
     fde:	90 e0       	ldi	r25, 0x00	; 0
     fe0:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
     fe4:	02 c0       	rjmp	.+4      	; 0xfea <setToggleSwitchLED+0x13a>
     fe6:	88 0f       	add	r24, r24
     fe8:	99 1f       	adc	r25, r25
     fea:	0a 94       	dec	r0
     fec:	e2 f7       	brpl	.-8      	; 0xfe6 <setToggleSwitchLED+0x136>
     fee:	82 2b       	or	r24, r18
     ff0:	8e b9       	out	0x0e, r24	; 14
     ff2:	08 95       	ret
		}
		break;
		case 'F':
		if (bool_ == '0')
     ff4:	20 33       	cpi	r18, 0x30	; 48
     ff6:	71 f4       	brne	.+28     	; 0x1014 <setToggleSwitchLED+0x164>
		{
			PORTF &= ~(1 << pin_);
     ff8:	21 b3       	in	r18, 0x11	; 17
     ffa:	81 e0       	ldi	r24, 0x01	; 1
     ffc:	90 e0       	ldi	r25, 0x00	; 0
     ffe:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    1002:	02 c0       	rjmp	.+4      	; 0x1008 <setToggleSwitchLED+0x158>
    1004:	88 0f       	add	r24, r24
    1006:	99 1f       	adc	r25, r25
    1008:	0a 94       	dec	r0
    100a:	e2 f7       	brpl	.-8      	; 0x1004 <setToggleSwitchLED+0x154>
    100c:	80 95       	com	r24
    100e:	82 23       	and	r24, r18
    1010:	81 bb       	out	0x11, r24	; 17
    1012:	08 95       	ret
		}
		else
		{
			PORTF |= (1 << pin_);
    1014:	21 b3       	in	r18, 0x11	; 17
    1016:	81 e0       	ldi	r24, 0x01	; 1
    1018:	90 e0       	ldi	r25, 0x00	; 0
    101a:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    101e:	02 c0       	rjmp	.+4      	; 0x1024 <setToggleSwitchLED+0x174>
    1020:	88 0f       	add	r24, r24
    1022:	99 1f       	adc	r25, r25
    1024:	0a 94       	dec	r0
    1026:	e2 f7       	brpl	.-8      	; 0x1020 <setToggleSwitchLED+0x170>
    1028:	82 2b       	or	r24, r18
    102a:	81 bb       	out	0x11, r24	; 17
    102c:	08 95       	ret
		}
		break;
		case 'G':
		if (bool_ == '0')
    102e:	20 33       	cpi	r18, 0x30	; 48
    1030:	71 f4       	brne	.+28     	; 0x104e <setToggleSwitchLED+0x19e>
		{
			PORTG &= ~(1 << pin_);
    1032:	24 b3       	in	r18, 0x14	; 20
    1034:	81 e0       	ldi	r24, 0x01	; 1
    1036:	90 e0       	ldi	r25, 0x00	; 0
    1038:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    103c:	02 c0       	rjmp	.+4      	; 0x1042 <setToggleSwitchLED+0x192>
    103e:	88 0f       	add	r24, r24
    1040:	99 1f       	adc	r25, r25
    1042:	0a 94       	dec	r0
    1044:	e2 f7       	brpl	.-8      	; 0x103e <setToggleSwitchLED+0x18e>
    1046:	80 95       	com	r24
    1048:	82 23       	and	r24, r18
    104a:	84 bb       	out	0x14, r24	; 20
    104c:	08 95       	ret
		}
		else
		{
			PORTG |= (1 << pin_);
    104e:	24 b3       	in	r18, 0x14	; 20
    1050:	81 e0       	ldi	r24, 0x01	; 1
    1052:	90 e0       	ldi	r25, 0x00	; 0
    1054:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    1058:	02 c0       	rjmp	.+4      	; 0x105e <setToggleSwitchLED+0x1ae>
    105a:	88 0f       	add	r24, r24
    105c:	99 1f       	adc	r25, r25
    105e:	0a 94       	dec	r0
    1060:	e2 f7       	brpl	.-8      	; 0x105a <setToggleSwitchLED+0x1aa>
    1062:	82 2b       	or	r24, r18
    1064:	84 bb       	out	0x14, r24	; 20
    1066:	08 95       	ret
		}
		break;
		case 'H':
		if (bool_ == '0')
    1068:	20 33       	cpi	r18, 0x30	; 48
    106a:	81 f4       	brne	.+32     	; 0x108c <setToggleSwitchLED+0x1dc>
		{
			PORTH &= ~(1 << pin_);
    106c:	e2 e0       	ldi	r30, 0x02	; 2
    106e:	f1 e0       	ldi	r31, 0x01	; 1
    1070:	20 81       	ld	r18, Z
    1072:	81 e0       	ldi	r24, 0x01	; 1
    1074:	90 e0       	ldi	r25, 0x00	; 0
    1076:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    107a:	02 c0       	rjmp	.+4      	; 0x1080 <setToggleSwitchLED+0x1d0>
    107c:	88 0f       	add	r24, r24
    107e:	99 1f       	adc	r25, r25
    1080:	0a 94       	dec	r0
    1082:	e2 f7       	brpl	.-8      	; 0x107c <setToggleSwitchLED+0x1cc>
    1084:	80 95       	com	r24
    1086:	82 23       	and	r24, r18
    1088:	80 83       	st	Z, r24
    108a:	08 95       	ret
		}
		else
		{
			PORTH |= (1 << pin_);
    108c:	e2 e0       	ldi	r30, 0x02	; 2
    108e:	f1 e0       	ldi	r31, 0x01	; 1
    1090:	20 81       	ld	r18, Z
    1092:	81 e0       	ldi	r24, 0x01	; 1
    1094:	90 e0       	ldi	r25, 0x00	; 0
    1096:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    109a:	02 c0       	rjmp	.+4      	; 0x10a0 <setToggleSwitchLED+0x1f0>
    109c:	88 0f       	add	r24, r24
    109e:	99 1f       	adc	r25, r25
    10a0:	0a 94       	dec	r0
    10a2:	e2 f7       	brpl	.-8      	; 0x109c <setToggleSwitchLED+0x1ec>
    10a4:	82 2b       	or	r24, r18
    10a6:	80 83       	st	Z, r24
    10a8:	08 95       	ret
		}
		break;
		case 'J':
		if (bool_ == '0')
    10aa:	20 33       	cpi	r18, 0x30	; 48
    10ac:	81 f4       	brne	.+32     	; 0x10ce <setToggleSwitchLED+0x21e>
		{
			PORTJ &= ~(1 << pin_);
    10ae:	e5 e0       	ldi	r30, 0x05	; 5
    10b0:	f1 e0       	ldi	r31, 0x01	; 1
    10b2:	20 81       	ld	r18, Z
    10b4:	81 e0       	ldi	r24, 0x01	; 1
    10b6:	90 e0       	ldi	r25, 0x00	; 0
    10b8:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    10bc:	02 c0       	rjmp	.+4      	; 0x10c2 <setToggleSwitchLED+0x212>
    10be:	88 0f       	add	r24, r24
    10c0:	99 1f       	adc	r25, r25
    10c2:	0a 94       	dec	r0
    10c4:	e2 f7       	brpl	.-8      	; 0x10be <setToggleSwitchLED+0x20e>
    10c6:	80 95       	com	r24
    10c8:	82 23       	and	r24, r18
    10ca:	80 83       	st	Z, r24
    10cc:	08 95       	ret
		}
		else
		{
			PORTJ |= (1 << pin_);
    10ce:	e5 e0       	ldi	r30, 0x05	; 5
    10d0:	f1 e0       	ldi	r31, 0x01	; 1
    10d2:	20 81       	ld	r18, Z
    10d4:	81 e0       	ldi	r24, 0x01	; 1
    10d6:	90 e0       	ldi	r25, 0x00	; 0
    10d8:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    10dc:	02 c0       	rjmp	.+4      	; 0x10e2 <setToggleSwitchLED+0x232>
    10de:	88 0f       	add	r24, r24
    10e0:	99 1f       	adc	r25, r25
    10e2:	0a 94       	dec	r0
    10e4:	e2 f7       	brpl	.-8      	; 0x10de <setToggleSwitchLED+0x22e>
    10e6:	82 2b       	or	r24, r18
    10e8:	80 83       	st	Z, r24
    10ea:	08 95       	ret
		}
		break;
		case 'K':
		if (bool_ == '0')
    10ec:	20 33       	cpi	r18, 0x30	; 48
    10ee:	81 f4       	brne	.+32     	; 0x1110 <setToggleSwitchLED+0x260>
		{
			PORTK &= ~(1 << pin_);
    10f0:	e8 e0       	ldi	r30, 0x08	; 8
    10f2:	f1 e0       	ldi	r31, 0x01	; 1
    10f4:	20 81       	ld	r18, Z
    10f6:	81 e0       	ldi	r24, 0x01	; 1
    10f8:	90 e0       	ldi	r25, 0x00	; 0
    10fa:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    10fe:	02 c0       	rjmp	.+4      	; 0x1104 <setToggleSwitchLED+0x254>
    1100:	88 0f       	add	r24, r24
    1102:	99 1f       	adc	r25, r25
    1104:	0a 94       	dec	r0
    1106:	e2 f7       	brpl	.-8      	; 0x1100 <setToggleSwitchLED+0x250>
    1108:	80 95       	com	r24
    110a:	82 23       	and	r24, r18
    110c:	80 83       	st	Z, r24
    110e:	08 95       	ret
		}
		else
		{
			PORTK |= (1 << pin_);
    1110:	e8 e0       	ldi	r30, 0x08	; 8
    1112:	f1 e0       	ldi	r31, 0x01	; 1
    1114:	20 81       	ld	r18, Z
    1116:	81 e0       	ldi	r24, 0x01	; 1
    1118:	90 e0       	ldi	r25, 0x00	; 0
    111a:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    111e:	02 c0       	rjmp	.+4      	; 0x1124 <setToggleSwitchLED+0x274>
    1120:	88 0f       	add	r24, r24
    1122:	99 1f       	adc	r25, r25
    1124:	0a 94       	dec	r0
    1126:	e2 f7       	brpl	.-8      	; 0x1120 <setToggleSwitchLED+0x270>
    1128:	82 2b       	or	r24, r18
    112a:	80 83       	st	Z, r24
    112c:	08 95       	ret
		}
		break;
		case 'L':
		if (bool_ == '0')
    112e:	20 33       	cpi	r18, 0x30	; 48
    1130:	81 f4       	brne	.+32     	; 0x1152 <setToggleSwitchLED+0x2a2>
		{
			PORTL &= ~(1 << pin_);
    1132:	eb e0       	ldi	r30, 0x0B	; 11
    1134:	f1 e0       	ldi	r31, 0x01	; 1
    1136:	20 81       	ld	r18, Z
    1138:	81 e0       	ldi	r24, 0x01	; 1
    113a:	90 e0       	ldi	r25, 0x00	; 0
    113c:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    1140:	02 c0       	rjmp	.+4      	; 0x1146 <setToggleSwitchLED+0x296>
    1142:	88 0f       	add	r24, r24
    1144:	99 1f       	adc	r25, r25
    1146:	0a 94       	dec	r0
    1148:	e2 f7       	brpl	.-8      	; 0x1142 <setToggleSwitchLED+0x292>
    114a:	80 95       	com	r24
    114c:	82 23       	and	r24, r18
    114e:	80 83       	st	Z, r24
    1150:	08 95       	ret
		}
		else
		{
			PORTL |= (1 << pin_);
    1152:	eb e0       	ldi	r30, 0x0B	; 11
    1154:	f1 e0       	ldi	r31, 0x01	; 1
    1156:	20 81       	ld	r18, Z
    1158:	81 e0       	ldi	r24, 0x01	; 1
    115a:	90 e0       	ldi	r25, 0x00	; 0
    115c:	00 90 18 02 	lds	r0, 0x0218	; 0x800218 <pin_>
    1160:	02 c0       	rjmp	.+4      	; 0x1166 <setToggleSwitchLED+0x2b6>
    1162:	88 0f       	add	r24, r24
    1164:	99 1f       	adc	r25, r25
    1166:	0a 94       	dec	r0
    1168:	e2 f7       	brpl	.-8      	; 0x1162 <setToggleSwitchLED+0x2b2>
    116a:	82 2b       	or	r24, r18
    116c:	80 83       	st	Z, r24
    116e:	08 95       	ret

00001170 <initZCDetector>:
 void initZCDetector()
 {
	 //------------------------------------//
	 //			 interrupt test			  //
	 //------------------------------------//
	 DDRD &= ~(1 << 0);
    1170:	50 98       	cbi	0x0a, 0	; 10
	 // PD2 (PCINT0 pin) is now an input
	 PORTD |= (1 << 0);
    1172:	58 9a       	sbi	0x0b, 0	; 11
	 // PD2 is now an input with pull-up enabled
	 //EICRA |= (1 << ISC11) | (1 << ISC10);   // set INT0 to trigger on ANY logic change
	 EICRA = 0b00000011;
    1174:	83 e0       	ldi	r24, 0x03	; 3
    1176:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x700069>
	 EIMSK |= (1 << 0);
    117a:	e8 9a       	sbi	0x1d, 0	; 29
    117c:	08 95       	ret

0000117e <__vector_1>:
	 //------------------------------------//
 }

 // Interrupt service routine for INT0 (Er INT3 for Atmega 2560)
 ISR(INT0_vect)
 {
    117e:	1f 92       	push	r1
    1180:	0f 92       	push	r0
    1182:	0f b6       	in	r0, 0x3f	; 63
    1184:	0f 92       	push	r0
    1186:	11 24       	eor	r1, r1
    1188:	8f 93       	push	r24
    118a:	9f 93       	push	r25
	 ZCDetected_ = 1;
    118c:	81 e0       	ldi	r24, 0x01	; 1
    118e:	90 e0       	ldi	r25, 0x00	; 0
    1190:	90 93 1e 02 	sts	0x021E, r25	; 0x80021e <ZCDetected_+0x1>
    1194:	80 93 1d 02 	sts	0x021D, r24	; 0x80021d <ZCDetected_>
    1198:	9f 91       	pop	r25
    119a:	8f 91       	pop	r24
    119c:	0f 90       	pop	r0
    119e:	0f be       	out	0x3f, r0	; 63
    11a0:	0f 90       	pop	r0
    11a2:	1f 90       	pop	r1
    11a4:	18 95       	reti

000011a6 <__tablejump2__>:
    11a6:	ee 0f       	add	r30, r30
    11a8:	ff 1f       	adc	r31, r31
    11aa:	88 1f       	adc	r24, r24
    11ac:	8b bf       	out	0x3b, r24	; 59
    11ae:	07 90       	elpm	r0, Z+
    11b0:	f6 91       	elpm	r31, Z
    11b2:	e0 2d       	mov	r30, r0
    11b4:	19 94       	eijmp

000011b6 <calloc>:
    11b6:	0f 93       	push	r16
    11b8:	1f 93       	push	r17
    11ba:	cf 93       	push	r28
    11bc:	df 93       	push	r29
    11be:	86 9f       	mul	r24, r22
    11c0:	80 01       	movw	r16, r0
    11c2:	87 9f       	mul	r24, r23
    11c4:	10 0d       	add	r17, r0
    11c6:	96 9f       	mul	r25, r22
    11c8:	10 0d       	add	r17, r0
    11ca:	11 24       	eor	r1, r1
    11cc:	c8 01       	movw	r24, r16
    11ce:	0d d0       	rcall	.+26     	; 0x11ea <malloc>
    11d0:	ec 01       	movw	r28, r24
    11d2:	00 97       	sbiw	r24, 0x00	; 0
    11d4:	21 f0       	breq	.+8      	; 0x11de <calloc+0x28>
    11d6:	a8 01       	movw	r20, r16
    11d8:	60 e0       	ldi	r22, 0x00	; 0
    11da:	70 e0       	ldi	r23, 0x00	; 0
    11dc:	27 d1       	rcall	.+590    	; 0x142c <memset>
    11de:	ce 01       	movw	r24, r28
    11e0:	df 91       	pop	r29
    11e2:	cf 91       	pop	r28
    11e4:	1f 91       	pop	r17
    11e6:	0f 91       	pop	r16
    11e8:	08 95       	ret

000011ea <malloc>:
    11ea:	0f 93       	push	r16
    11ec:	1f 93       	push	r17
    11ee:	cf 93       	push	r28
    11f0:	df 93       	push	r29
    11f2:	82 30       	cpi	r24, 0x02	; 2
    11f4:	91 05       	cpc	r25, r1
    11f6:	10 f4       	brcc	.+4      	; 0x11fc <malloc+0x12>
    11f8:	82 e0       	ldi	r24, 0x02	; 2
    11fa:	90 e0       	ldi	r25, 0x00	; 0
    11fc:	e0 91 24 02 	lds	r30, 0x0224	; 0x800224 <__flp>
    1200:	f0 91 25 02 	lds	r31, 0x0225	; 0x800225 <__flp+0x1>
    1204:	20 e0       	ldi	r18, 0x00	; 0
    1206:	30 e0       	ldi	r19, 0x00	; 0
    1208:	a0 e0       	ldi	r26, 0x00	; 0
    120a:	b0 e0       	ldi	r27, 0x00	; 0
    120c:	30 97       	sbiw	r30, 0x00	; 0
    120e:	19 f1       	breq	.+70     	; 0x1256 <malloc+0x6c>
    1210:	40 81       	ld	r20, Z
    1212:	51 81       	ldd	r21, Z+1	; 0x01
    1214:	02 81       	ldd	r16, Z+2	; 0x02
    1216:	13 81       	ldd	r17, Z+3	; 0x03
    1218:	48 17       	cp	r20, r24
    121a:	59 07       	cpc	r21, r25
    121c:	c8 f0       	brcs	.+50     	; 0x1250 <malloc+0x66>
    121e:	84 17       	cp	r24, r20
    1220:	95 07       	cpc	r25, r21
    1222:	69 f4       	brne	.+26     	; 0x123e <malloc+0x54>
    1224:	10 97       	sbiw	r26, 0x00	; 0
    1226:	31 f0       	breq	.+12     	; 0x1234 <malloc+0x4a>
    1228:	12 96       	adiw	r26, 0x02	; 2
    122a:	0c 93       	st	X, r16
    122c:	12 97       	sbiw	r26, 0x02	; 2
    122e:	13 96       	adiw	r26, 0x03	; 3
    1230:	1c 93       	st	X, r17
    1232:	27 c0       	rjmp	.+78     	; 0x1282 <malloc+0x98>
    1234:	00 93 24 02 	sts	0x0224, r16	; 0x800224 <__flp>
    1238:	10 93 25 02 	sts	0x0225, r17	; 0x800225 <__flp+0x1>
    123c:	22 c0       	rjmp	.+68     	; 0x1282 <malloc+0x98>
    123e:	21 15       	cp	r18, r1
    1240:	31 05       	cpc	r19, r1
    1242:	19 f0       	breq	.+6      	; 0x124a <malloc+0x60>
    1244:	42 17       	cp	r20, r18
    1246:	53 07       	cpc	r21, r19
    1248:	18 f4       	brcc	.+6      	; 0x1250 <malloc+0x66>
    124a:	9a 01       	movw	r18, r20
    124c:	bd 01       	movw	r22, r26
    124e:	ef 01       	movw	r28, r30
    1250:	df 01       	movw	r26, r30
    1252:	f8 01       	movw	r30, r16
    1254:	db cf       	rjmp	.-74     	; 0x120c <malloc+0x22>
    1256:	21 15       	cp	r18, r1
    1258:	31 05       	cpc	r19, r1
    125a:	f9 f0       	breq	.+62     	; 0x129a <malloc+0xb0>
    125c:	28 1b       	sub	r18, r24
    125e:	39 0b       	sbc	r19, r25
    1260:	24 30       	cpi	r18, 0x04	; 4
    1262:	31 05       	cpc	r19, r1
    1264:	80 f4       	brcc	.+32     	; 0x1286 <malloc+0x9c>
    1266:	8a 81       	ldd	r24, Y+2	; 0x02
    1268:	9b 81       	ldd	r25, Y+3	; 0x03
    126a:	61 15       	cp	r22, r1
    126c:	71 05       	cpc	r23, r1
    126e:	21 f0       	breq	.+8      	; 0x1278 <malloc+0x8e>
    1270:	fb 01       	movw	r30, r22
    1272:	93 83       	std	Z+3, r25	; 0x03
    1274:	82 83       	std	Z+2, r24	; 0x02
    1276:	04 c0       	rjmp	.+8      	; 0x1280 <malloc+0x96>
    1278:	90 93 25 02 	sts	0x0225, r25	; 0x800225 <__flp+0x1>
    127c:	80 93 24 02 	sts	0x0224, r24	; 0x800224 <__flp>
    1280:	fe 01       	movw	r30, r28
    1282:	32 96       	adiw	r30, 0x02	; 2
    1284:	44 c0       	rjmp	.+136    	; 0x130e <malloc+0x124>
    1286:	fe 01       	movw	r30, r28
    1288:	e2 0f       	add	r30, r18
    128a:	f3 1f       	adc	r31, r19
    128c:	81 93       	st	Z+, r24
    128e:	91 93       	st	Z+, r25
    1290:	22 50       	subi	r18, 0x02	; 2
    1292:	31 09       	sbc	r19, r1
    1294:	39 83       	std	Y+1, r19	; 0x01
    1296:	28 83       	st	Y, r18
    1298:	3a c0       	rjmp	.+116    	; 0x130e <malloc+0x124>
    129a:	20 91 22 02 	lds	r18, 0x0222	; 0x800222 <__brkval>
    129e:	30 91 23 02 	lds	r19, 0x0223	; 0x800223 <__brkval+0x1>
    12a2:	23 2b       	or	r18, r19
    12a4:	41 f4       	brne	.+16     	; 0x12b6 <malloc+0xcc>
    12a6:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    12aa:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    12ae:	30 93 23 02 	sts	0x0223, r19	; 0x800223 <__brkval+0x1>
    12b2:	20 93 22 02 	sts	0x0222, r18	; 0x800222 <__brkval>
    12b6:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    12ba:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    12be:	21 15       	cp	r18, r1
    12c0:	31 05       	cpc	r19, r1
    12c2:	41 f4       	brne	.+16     	; 0x12d4 <malloc+0xea>
    12c4:	2d b7       	in	r18, 0x3d	; 61
    12c6:	3e b7       	in	r19, 0x3e	; 62
    12c8:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    12cc:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    12d0:	24 1b       	sub	r18, r20
    12d2:	35 0b       	sbc	r19, r21
    12d4:	e0 91 22 02 	lds	r30, 0x0222	; 0x800222 <__brkval>
    12d8:	f0 91 23 02 	lds	r31, 0x0223	; 0x800223 <__brkval+0x1>
    12dc:	e2 17       	cp	r30, r18
    12de:	f3 07       	cpc	r31, r19
    12e0:	a0 f4       	brcc	.+40     	; 0x130a <malloc+0x120>
    12e2:	2e 1b       	sub	r18, r30
    12e4:	3f 0b       	sbc	r19, r31
    12e6:	28 17       	cp	r18, r24
    12e8:	39 07       	cpc	r19, r25
    12ea:	78 f0       	brcs	.+30     	; 0x130a <malloc+0x120>
    12ec:	ac 01       	movw	r20, r24
    12ee:	4e 5f       	subi	r20, 0xFE	; 254
    12f0:	5f 4f       	sbci	r21, 0xFF	; 255
    12f2:	24 17       	cp	r18, r20
    12f4:	35 07       	cpc	r19, r21
    12f6:	48 f0       	brcs	.+18     	; 0x130a <malloc+0x120>
    12f8:	4e 0f       	add	r20, r30
    12fa:	5f 1f       	adc	r21, r31
    12fc:	50 93 23 02 	sts	0x0223, r21	; 0x800223 <__brkval+0x1>
    1300:	40 93 22 02 	sts	0x0222, r20	; 0x800222 <__brkval>
    1304:	81 93       	st	Z+, r24
    1306:	91 93       	st	Z+, r25
    1308:	02 c0       	rjmp	.+4      	; 0x130e <malloc+0x124>
    130a:	e0 e0       	ldi	r30, 0x00	; 0
    130c:	f0 e0       	ldi	r31, 0x00	; 0
    130e:	cf 01       	movw	r24, r30
    1310:	df 91       	pop	r29
    1312:	cf 91       	pop	r28
    1314:	1f 91       	pop	r17
    1316:	0f 91       	pop	r16
    1318:	08 95       	ret

0000131a <free>:
    131a:	cf 93       	push	r28
    131c:	df 93       	push	r29
    131e:	00 97       	sbiw	r24, 0x00	; 0
    1320:	09 f4       	brne	.+2      	; 0x1324 <free+0xa>
    1322:	81 c0       	rjmp	.+258    	; 0x1426 <free+0x10c>
    1324:	fc 01       	movw	r30, r24
    1326:	32 97       	sbiw	r30, 0x02	; 2
    1328:	13 82       	std	Z+3, r1	; 0x03
    132a:	12 82       	std	Z+2, r1	; 0x02
    132c:	a0 91 24 02 	lds	r26, 0x0224	; 0x800224 <__flp>
    1330:	b0 91 25 02 	lds	r27, 0x0225	; 0x800225 <__flp+0x1>
    1334:	10 97       	sbiw	r26, 0x00	; 0
    1336:	81 f4       	brne	.+32     	; 0x1358 <free+0x3e>
    1338:	20 81       	ld	r18, Z
    133a:	31 81       	ldd	r19, Z+1	; 0x01
    133c:	82 0f       	add	r24, r18
    133e:	93 1f       	adc	r25, r19
    1340:	20 91 22 02 	lds	r18, 0x0222	; 0x800222 <__brkval>
    1344:	30 91 23 02 	lds	r19, 0x0223	; 0x800223 <__brkval+0x1>
    1348:	28 17       	cp	r18, r24
    134a:	39 07       	cpc	r19, r25
    134c:	51 f5       	brne	.+84     	; 0x13a2 <free+0x88>
    134e:	f0 93 23 02 	sts	0x0223, r31	; 0x800223 <__brkval+0x1>
    1352:	e0 93 22 02 	sts	0x0222, r30	; 0x800222 <__brkval>
    1356:	67 c0       	rjmp	.+206    	; 0x1426 <free+0x10c>
    1358:	ed 01       	movw	r28, r26
    135a:	20 e0       	ldi	r18, 0x00	; 0
    135c:	30 e0       	ldi	r19, 0x00	; 0
    135e:	ce 17       	cp	r28, r30
    1360:	df 07       	cpc	r29, r31
    1362:	40 f4       	brcc	.+16     	; 0x1374 <free+0x5a>
    1364:	4a 81       	ldd	r20, Y+2	; 0x02
    1366:	5b 81       	ldd	r21, Y+3	; 0x03
    1368:	9e 01       	movw	r18, r28
    136a:	41 15       	cp	r20, r1
    136c:	51 05       	cpc	r21, r1
    136e:	f1 f0       	breq	.+60     	; 0x13ac <free+0x92>
    1370:	ea 01       	movw	r28, r20
    1372:	f5 cf       	rjmp	.-22     	; 0x135e <free+0x44>
    1374:	d3 83       	std	Z+3, r29	; 0x03
    1376:	c2 83       	std	Z+2, r28	; 0x02
    1378:	40 81       	ld	r20, Z
    137a:	51 81       	ldd	r21, Z+1	; 0x01
    137c:	84 0f       	add	r24, r20
    137e:	95 1f       	adc	r25, r21
    1380:	c8 17       	cp	r28, r24
    1382:	d9 07       	cpc	r29, r25
    1384:	59 f4       	brne	.+22     	; 0x139c <free+0x82>
    1386:	88 81       	ld	r24, Y
    1388:	99 81       	ldd	r25, Y+1	; 0x01
    138a:	84 0f       	add	r24, r20
    138c:	95 1f       	adc	r25, r21
    138e:	02 96       	adiw	r24, 0x02	; 2
    1390:	91 83       	std	Z+1, r25	; 0x01
    1392:	80 83       	st	Z, r24
    1394:	8a 81       	ldd	r24, Y+2	; 0x02
    1396:	9b 81       	ldd	r25, Y+3	; 0x03
    1398:	93 83       	std	Z+3, r25	; 0x03
    139a:	82 83       	std	Z+2, r24	; 0x02
    139c:	21 15       	cp	r18, r1
    139e:	31 05       	cpc	r19, r1
    13a0:	29 f4       	brne	.+10     	; 0x13ac <free+0x92>
    13a2:	f0 93 25 02 	sts	0x0225, r31	; 0x800225 <__flp+0x1>
    13a6:	e0 93 24 02 	sts	0x0224, r30	; 0x800224 <__flp>
    13aa:	3d c0       	rjmp	.+122    	; 0x1426 <free+0x10c>
    13ac:	e9 01       	movw	r28, r18
    13ae:	fb 83       	std	Y+3, r31	; 0x03
    13b0:	ea 83       	std	Y+2, r30	; 0x02
    13b2:	49 91       	ld	r20, Y+
    13b4:	59 91       	ld	r21, Y+
    13b6:	c4 0f       	add	r28, r20
    13b8:	d5 1f       	adc	r29, r21
    13ba:	ec 17       	cp	r30, r28
    13bc:	fd 07       	cpc	r31, r29
    13be:	61 f4       	brne	.+24     	; 0x13d8 <free+0xbe>
    13c0:	80 81       	ld	r24, Z
    13c2:	91 81       	ldd	r25, Z+1	; 0x01
    13c4:	84 0f       	add	r24, r20
    13c6:	95 1f       	adc	r25, r21
    13c8:	02 96       	adiw	r24, 0x02	; 2
    13ca:	e9 01       	movw	r28, r18
    13cc:	99 83       	std	Y+1, r25	; 0x01
    13ce:	88 83       	st	Y, r24
    13d0:	82 81       	ldd	r24, Z+2	; 0x02
    13d2:	93 81       	ldd	r25, Z+3	; 0x03
    13d4:	9b 83       	std	Y+3, r25	; 0x03
    13d6:	8a 83       	std	Y+2, r24	; 0x02
    13d8:	e0 e0       	ldi	r30, 0x00	; 0
    13da:	f0 e0       	ldi	r31, 0x00	; 0
    13dc:	12 96       	adiw	r26, 0x02	; 2
    13de:	8d 91       	ld	r24, X+
    13e0:	9c 91       	ld	r25, X
    13e2:	13 97       	sbiw	r26, 0x03	; 3
    13e4:	00 97       	sbiw	r24, 0x00	; 0
    13e6:	19 f0       	breq	.+6      	; 0x13ee <free+0xd4>
    13e8:	fd 01       	movw	r30, r26
    13ea:	dc 01       	movw	r26, r24
    13ec:	f7 cf       	rjmp	.-18     	; 0x13dc <free+0xc2>
    13ee:	8d 91       	ld	r24, X+
    13f0:	9c 91       	ld	r25, X
    13f2:	11 97       	sbiw	r26, 0x01	; 1
    13f4:	9d 01       	movw	r18, r26
    13f6:	2e 5f       	subi	r18, 0xFE	; 254
    13f8:	3f 4f       	sbci	r19, 0xFF	; 255
    13fa:	82 0f       	add	r24, r18
    13fc:	93 1f       	adc	r25, r19
    13fe:	20 91 22 02 	lds	r18, 0x0222	; 0x800222 <__brkval>
    1402:	30 91 23 02 	lds	r19, 0x0223	; 0x800223 <__brkval+0x1>
    1406:	28 17       	cp	r18, r24
    1408:	39 07       	cpc	r19, r25
    140a:	69 f4       	brne	.+26     	; 0x1426 <free+0x10c>
    140c:	30 97       	sbiw	r30, 0x00	; 0
    140e:	29 f4       	brne	.+10     	; 0x141a <free+0x100>
    1410:	10 92 25 02 	sts	0x0225, r1	; 0x800225 <__flp+0x1>
    1414:	10 92 24 02 	sts	0x0224, r1	; 0x800224 <__flp>
    1418:	02 c0       	rjmp	.+4      	; 0x141e <free+0x104>
    141a:	13 82       	std	Z+3, r1	; 0x03
    141c:	12 82       	std	Z+2, r1	; 0x02
    141e:	b0 93 23 02 	sts	0x0223, r27	; 0x800223 <__brkval+0x1>
    1422:	a0 93 22 02 	sts	0x0222, r26	; 0x800222 <__brkval>
    1426:	df 91       	pop	r29
    1428:	cf 91       	pop	r28
    142a:	08 95       	ret

0000142c <memset>:
    142c:	dc 01       	movw	r26, r24
    142e:	01 c0       	rjmp	.+2      	; 0x1432 <memset+0x6>
    1430:	6d 93       	st	X+, r22
    1432:	41 50       	subi	r20, 0x01	; 1
    1434:	50 40       	sbci	r21, 0x00	; 0
    1436:	e0 f7       	brcc	.-8      	; 0x1430 <memset+0x4>
    1438:	08 95       	ret

0000143a <_exit>:
    143a:	f8 94       	cli

0000143c <__stop_program>:
    143c:	ff cf       	rjmp	.-2      	; 0x143c <__stop_program>
