[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3677101 heartbeat IPC: 2.72 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3677101 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3677101 cumulative IPC: 2.72 (Simulation time: 00 hr 00 min 31 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12679669 heartbeat IPC: 1.111 cumulative IPC: 1.111 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22631904 heartbeat IPC: 1.005 cumulative IPC: 1.055 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33650597 heartbeat IPC: 0.9075 cumulative IPC: 1.001 (Simulation time: 00 hr 03 min 11 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 38842167 cumulative IPC: 1.03 (Simulation time: 00 hr 04 min 00 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 38842167 cumulative IPC: 1.03 (Simulation time: 00 hr 04 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.03 instructions: 40000000 cycles: 38842167
CPU 0 Branch Prediction Accuracy: 96.26% MPKI: 10.45 Average ROB Occupancy at Mispredict: 36.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 5.908
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457653 HIT:     419928 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457653 HIT:     419928 MISS:      37725 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 306.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685238 HIT:     467344 MISS:     217894 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359629 HIT:     291856 MISS:      67773 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96836 HIT:       6385 MISS:      90451 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142867 HIT:     142535 MISS:        332 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85906 HIT:      26568 MISS:      59338 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6790235 HIT:    6705339 MISS:      84896 MSHR_MERGE:      27786
cpu0->cpu0_L1I LOAD         ACCESS:    6790235 HIT:    6705339 MISS:      84896 MSHR_MERGE:      27786
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.23 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13122070 HIT:   12108562 MISS:    1013508 MSHR_MERGE:     528241
cpu0->cpu0_L1D LOAD         ACCESS:    8037095 HIT:    7507754 MISS:     529341 MSHR_MERGE:     226818
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4991332 HIT:    4594568 MISS:     396764 MSHR_MERGE:     299926
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93643 HIT:       6240 MISS:      87403 MSHR_MERGE:       1497
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.7 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5802206 HIT:    5690172 MISS:     112034 MSHR_MERGE:      50862
cpu0->cpu0_ITLB LOAD         ACCESS:    5802206 HIT:    5690172 MISS:     112034 MSHR_MERGE:      50862
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.378 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12421350 HIT:   11702563 MISS:     718787 MSHR_MERGE:     322306
cpu0->cpu0_DTLB LOAD         ACCESS:   12421350 HIT:   11702563 MISS:     718787 MSHR_MERGE:     322306
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 33.87 cycles
cpu0->LLC TOTAL        ACCESS:     335511 HIT:     194917 MISS:     140594 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67773 HIT:      36732 MISS:      31041 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90451 HIT:      10963 MISS:      79488 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     117949 HIT:     117860 MISS:         89 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59338 HIT:      29362 MISS:      29976 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 197.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1335
  ROW_BUFFER_MISS:     139166
  AVG DBUS CONGESTED CYCLE: 11.41
Channel 0 WQ ROW_BUFFER_HIT:      11046
  ROW_BUFFER_MISS:      73918
  FULL:          0
Channel 0 REFRESHES ISSUED:       3237
