module SUB(logic input [31:0] Opa, Opb,
				logic output [31:0] result);
				
				
assign result = Opa-Opb;				
endmodule