<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ikun_FDMA</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M_AXI"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWLEN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWSIZE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWBURST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWLOCK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWCACHE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWQOS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARLEN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARSIZE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARBURST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARLOCK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARCACHE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARQOS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXI_ARESETN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARESETN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXI_ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_ACLK.ASSOCIATED_BUSIF">M_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_ACLK.ASSOCIATED_RESET">M_AXI_ARESETN</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>FDMA_S</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="FDMA" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="FDMA_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>fdma_waddr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fdma_waddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>fdma_wareq</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fdma_wareq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>fdma_wsize</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fdma_wsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>fdma_wbusy</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fdma_wbusy</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>fdma_wdata</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fdma_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>fdma_wvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fdma_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>fdma_wready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fdma_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>fdma_raddr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fdma_raddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>fdma_rareq</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fdma_rareq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>fdma_rsize</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fdma_rsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>fdma_rbusy</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fdma_rbusy</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>fdma_rdata</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fdma_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>fdma_rvalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fdma_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>fdma_rready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fdma_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M_AXI</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXI_DATA_WIDTH&apos;)) - 1) + 1">128</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>ikun_FDMA</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>64fb72b6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>ikun_FDMA</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>64fb72b6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e3e89ee6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>fdma_waddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fdma_wareq</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fdma_wsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fdma_wbusy</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fdma_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXI_DATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fdma_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fdma_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fdma_raddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fdma_rareq</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fdma_rsize</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fdma_rbusy</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fdma_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXI_DATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fdma_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fdma_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARESETN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXI_ID_WIDTH&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWLEN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWSIZE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWBURST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWLOCK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWCACHE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWQOS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXI_ID_WIDTH&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXI_DATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXI_DATA_WIDTH&apos;)) / 8) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXI_ID_WIDTH&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXI_ID_WIDTH&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARLEN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARSIZE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARBURST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARLOCK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARCACHE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARQOS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXI_ID_WIDTH&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.M_AXI_DATA_WIDTH&apos;)) - 1)">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>M_AXI_ID_WIDTH</spirit:name>
        <spirit:displayName>M Axi Id Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.M_AXI_ID_WIDTH">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>M_AXI_ID</spirit:name>
        <spirit:displayName>M Axi Id</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.M_AXI_ID">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>M_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>M Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.M_AXI_ADDR_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>M_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>M Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.M_AXI_DATA_WIDTH">128</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>M_AXI_MAX_BURST_LEN</spirit:name>
        <spirit:displayName>M Axi Max Burst Len</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.M_AXI_MAX_BURST_LEN">128</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ikun_FDMA.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_64fb72b6</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ikun_FDMA.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ikun_FDMA_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e3e89ee6</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ikun_FDMA_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>M_AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>M Axi Id Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.M_AXI_ID_WIDTH">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>M_AXI_ID</spirit:name>
      <spirit:displayName>M Axi Id</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.M_AXI_ID">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>M_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>M Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.M_AXI_ADDR_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>M_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>M Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.M_AXI_DATA_WIDTH">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>M_AXI_MAX_BURST_LEN</spirit:name>
      <spirit:displayName>M Axi Max Burst Len</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.M_AXI_MAX_BURST_LEN">128</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">uiFDMA_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ikun_FDMA_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:uiFDMA:3.1</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2024-09-12T07:30:02Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d29bbe_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c8ac0a3_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42b9445f_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40f26659_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c271fb4_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35717a13_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f789d17_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@324c3ef8_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25014344_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@703fe60f_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15bd7a0e_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2dc9fe4b_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14069ff6_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55fe5f8f_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bf3935f_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f681807_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d65b8bf_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8da8391_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32f105d2_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4118e900_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49813ab6_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ce34ea7_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ccc5478_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1132547b_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7df2966f_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@443138f1_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67c0f8e8_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@83fdb54_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4973125a_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23ca6ee1_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e1267af_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11e6983_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c57457f_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@793d0022_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f448a2_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@259b479a_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7359acf8_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3524ece8_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@653e94f7_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@861c63d_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1755e1b4_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@476305_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f2559d_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15af578f_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fa54fe4_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31ba3aa7_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b700b06_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78358a73_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@557c82e1_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d9661d0_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@572a7efe_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b7b7a78_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b13225b_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a0ceb6d_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@354eba4b_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e9d3706_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d918b1e_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@751950fa_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c62963f_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d3faef7_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@296b8897_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e469a69_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dbf9bde_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e485abc_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@691ce7a9_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57dd8cbd_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@918242c_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7483eb50_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5014f7d9_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e2d8121_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d40c8d7_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53b9ce97_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@649eff57_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63976220_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4961af8c_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60e780a_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61391f29_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10fbfa41_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6698f8ce_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32866789_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@592d925_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d9dea11_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@302dc804_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ef5bd64_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5519465d_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@125fe370_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fe9d981_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75cac56c_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c8ece5b_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7547716_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@731078dd_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@306f2560_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7925e44c_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13444ab6_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b592f6e_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d4d4977_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@680b2f4a_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@646325bb_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30e5c342_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ecaf712_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a0772d1_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ad85232_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71360fd7_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47cc8fa6_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18f4c296_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@551b0860_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50bfab62_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d87280f_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43cdd946_ARCHIVE_LOCATION">f:/xilinx/fdma_ddr/fdma_data_path/01_axi4-uifdma_ip/uisrc/03_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e9a3daa_ARCHIVE_LOCATION">h:/A7_Ailinx_Vivado2019_1/helai_A7_GTP/helai_A7_GTP_OV5640_loop/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6bc5f1_ARCHIVE_LOCATION">h:/A7_Ailinx_Vivado2019_1/helai_A7_GTP/helai_A7_GTP_OV5640_loop/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a9f6ef_ARCHIVE_LOCATION">h:/A7_Ailinx_Vivado2019_1/helai_A7_GTP/helai_A7_GTP_OV5640_loop/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bd6383a_ARCHIVE_LOCATION">h:/A7_Ailinx_Vivado2019_1/helai_A7_GTP/helai_A7_GTP_OV5640_loop/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc48797_ARCHIVE_LOCATION">h:/A7_Ailinx_Vivado2019_1/helai_A7_GTP/helai_A7_GTP_OV5640_loop/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5843fb12_ARCHIVE_LOCATION">h:/A7_Ailinx_Vivado2019_1/helai_A7_GTP/helai_A7_GTP_OV5640_loop/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b2c8036_ARCHIVE_LOCATION">h:/A7_Ailinx_Vivado2019_1/helai_A7_GTP/helai_A7_GTP_OV5640_loop/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de8fd00_ARCHIVE_LOCATION">h:/A7_Ailinx_Vivado2019_1/helai_A7_GTP/helai_A7_GTP_OV5640_loop/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6fb9b8_ARCHIVE_LOCATION">h:/A7_Ailinx_Vivado2019_1/helai_A7_GTP/helai_A7_GTP_OV5640_loop/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e44289a_ARCHIVE_LOCATION">h:/A7_Ailinx_Vivado2019_1/helai_A7_GTP/helai_A7_GTP_OV5640_loop/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef45626_ARCHIVE_LOCATION">h:/A7_Ailinx_Vivado2019_1/helai_A7_GTP/helai_A7_GTP_OV5640_loop/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54adfc72_ARCHIVE_LOCATION">h:/A7_Ailinx_Vivado2019_1/helai_A7_GTP/helai_A7_GTP_OV5640_SFPX2_LOOP/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b7d3d4_ARCHIVE_LOCATION">h:/A7_Ailinx_Vivado2019_1/helai_A7_GTP/helai_A7_GTP_OV5640_SFPX2_LOOP/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70096470_ARCHIVE_LOCATION">h:/A7_Ailinx_Vivado2019_1/helai_A7_GTP/helai_A7_GTP_OV5640_SFPX2_LOOP/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a3a777b_ARCHIVE_LOCATION">h:/A7_Ailinx_Vivado2019_1/helai_A7_GTP/helai_A7_GTP_OV5640_SFPX2_LOOP/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@511a3437_ARCHIVE_LOCATION">h:/A7_Ailinx_Vivado2019_1/helai_A7_GTP/helai_A7_GTP_OV5640_SFPX2_LOOP/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66789163_ARCHIVE_LOCATION">h:/A7_Ailinx_Vivado2019_1/helai_A7_GTP/helai_A7_GTP_OV5640_SFPX2_LOOP/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa83cec_ARCHIVE_LOCATION">h:/A7_Ailinx_Vivado2019_1/helai_A7_GTP/helai_A7_GTP_OV5640_SFPX2_LOOP/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@843dcca_ARCHIVE_LOCATION">h:/A7_Ailinx_Vivado2019_1/helai_A7_GTP/helai_A7_GTP_OV5640_SFPX2_LOOP/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@228d2871_ARCHIVE_LOCATION">h:/A7_Ailinx_Vivado2019_1/helai_A7_GTP/helai_A7_GTP_OV5640_SFPX2_LOOP/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211b2307_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1436002b_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4770069d_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@efcd6ba_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c506a91_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614b0e_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418d1602_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fbb1f7a_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb847a0_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38021664_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee0d64b_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea15e08_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b419f9e_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fe69ec7_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7746dadc_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e2fa09d_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e90ad75_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5557815a_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e5381e6_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a49fa90_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60ef57fc_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@235d3283_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@554d1297_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d13251d_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19f39e7b_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a612ec3_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1408a4f3_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b8003ae_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66c9e5f2_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6babb0e4_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@983f7a_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a504011_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c6e2f_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b54377c_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2672871a_ARCHIVE_LOCATION">g:/Video_learn/V01_OV5640_HDMI/helai_ip/uifdma</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="49e5bf62"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="6a4be9d0"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4404a153"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="3f406ec9"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="b55151ae"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="113e33bf"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
