

================================================================
== Vivado HLS Report for 'Loop_2_proc'
================================================================
* Date:           Tue Apr  9 23:32:28 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.367 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      144|      144| 0.720 us | 0.720 us |  144|  144|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      143|      143|        11|          -|          -|    13|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|      40|    615|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     280|    317|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     83|    -|
|Register         |        -|      -|     456|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     776|   1015|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |                  Instance                 |                Module               | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |myproject_axi_lshr_32ns_32ns_32_2_1_U1194  |myproject_axi_lshr_32ns_32ns_32_2_1  |        0|      0|  140|  126|    0|
    |myproject_axi_mux_134_16_1_1_U1193         |myproject_axi_mux_134_16_1_1         |        0|      0|    0|   65|    0|
    |myproject_axi_shl_64ns_32ns_64_2_1_U1195   |myproject_axi_shl_64ns_32ns_64_2_1   |        0|      0|  140|  126|    0|
    +-------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+
    |Total                                      |                                     |        0|      0|  280|  317|    0|
    +-------------------------------------------+-------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+----+----+------------+------------+
    |add_ln949_fu_424_p2     |     +    |      0|   0|  23|           6|          16|
    |add_ln958_fu_391_p2     |     +    |      0|   0|  39|           6|          32|
    |add_ln964_fu_532_p2     |     +    |      0|   0|   8|           8|           8|
    |j_fu_235_p2             |     +    |      0|   0|  13|           4|           1|
    |lsb_index_fu_356_p2     |     +    |      0|   0|  39|           6|          32|
    |m_2_fu_493_p2           |     +    |      0|   0|  71|          64|          64|
    |sub_ln944_fu_337_p2     |     -    |      0|   0|  39|           5|          32|
    |sub_ln947_fu_350_p2     |     -    |      0|   0|  15|           4|           5|
    |sub_ln958_fu_396_p2     |     -    |      0|   0|  39|           5|          32|
    |sub_ln964_fu_527_p2     |     -    |      0|   0|   8|           3|           8|
    |tmp_V_fu_292_p2         |     -    |      0|   0|  23|           1|          16|
    |a_fu_406_p2             |    and   |      0|   0|   2|           1|           1|
    |and_ln949_fu_436_p2     |    and   |      0|   0|   2|           1|           1|
    |last_fu_247_p2          |    and   |      0|   0|   2|           1|           1|
    |p_Result_35_fu_380_p2   |    and   |      0|   0|  16|          16|          16|
    |l_fu_325_p3             |   cttz   |      0|  40|  36|          32|           0|
    |icmp_ln31_fu_229_p2     |   icmp   |      0|   0|   9|           4|           3|
    |icmp_ln32_fu_241_p2     |   icmp   |      0|   0|   9|           4|           4|
    |icmp_ln935_fu_297_p2    |   icmp   |      0|   0|  13|          16|           1|
    |icmp_ln947_1_fu_385_p2  |   icmp   |      0|   0|  13|          16|           1|
    |icmp_ln947_fu_401_p2    |   icmp   |      0|   0|  18|          31|           1|
    |icmp_ln958_fu_462_p2    |   icmp   |      0|   0|  18|          32|           1|
    |lshr_ln947_fu_374_p2    |   lshr   |      0|   0|  35|           2|          16|
    |ap_block_state1         |    or    |      0|   0|   2|           1|           1|
    |or_ln949_fu_442_p2      |    or    |      0|   0|   2|           1|           1|
    |m_1_fu_484_p3           |  select  |      0|   0|  64|           1|          64|
    |out_r_TDATA_int         |  select  |      0|   0|  32|           1|           1|
    |select_ln964_fu_517_p3  |  select  |      0|   0|   7|           1|           7|
    |tmp_V_4_fu_302_p3       |  select  |      0|   0|  16|           1|          16|
    |xor_ln949_fu_418_p2     |    xor   |      0|   0|   2|           1|           2|
    +------------------------+----------+-------+----+----+------------+------------+
    |Total                   |          |      0|  40| 615|         275|         384|
    +------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  56|         13|    1|         13|
    |ap_done            |   9|          2|    1|          2|
    |j3_0_i_reg_218     |   9|          2|    4|          8|
    |out_r_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  83|         19|    7|         25|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln958_reg_664     |  32|   0|   32|          0|
    |ap_CS_fsm             |  12|   0|   12|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |icmp_ln935_reg_608    |   1|   0|    1|          0|
    |icmp_ln947_1_reg_659  |   1|   0|    1|          0|
    |icmp_ln958_reg_689    |   1|   0|    1|          0|
    |j3_0_i_reg_218        |   4|   0|    4|          0|
    |j_reg_580             |   4|   0|    4|          0|
    |l_reg_621             |  32|   0|   32|          0|
    |last_reg_585          |   1|   0|    1|          0|
    |lsb_index_reg_648     |  32|   0|   32|          0|
    |lshr_ln958_reg_699    |  32|   0|   32|          0|
    |m_5_reg_709           |  63|   0|   63|          0|
    |or_ln_i_reg_674       |   1|   0|   32|         31|
    |p_Result_39_reg_597   |   1|   0|    1|          0|
    |select_ln964_reg_719  |   1|   0|    8|          7|
    |shl_ln958_reg_704     |  64|   0|   64|          0|
    |sub_ln944_reg_631     |  32|   0|   32|          0|
    |sub_ln947_reg_643     |   5|   0|    5|          0|
    |sub_ln958_reg_669     |  32|   0|   32|          0|
    |tmp_94_reg_714        |   1|   0|    1|          0|
    |tmp_V_3_reg_590       |  16|   0|   16|          0|
    |tmp_V_4_reg_613       |  16|   0|   16|          0|
    |tmp_V_reg_603         |  16|   0|   16|          0|
    |tmp_reg_654           |  31|   0|   31|          0|
    |trunc_ln943_reg_626   |   8|   0|    8|          0|
    |trunc_ln944_reg_638   |  16|   0|   16|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 456|   0|  494|         38|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------+-----+-----+------------+----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   Loop_2_proc  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   Loop_2_proc  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   Loop_2_proc  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   Loop_2_proc  | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |   Loop_2_proc  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   Loop_2_proc  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   Loop_2_proc  | return value |
|out_r_TDATA     | out |   32|    axis    |    out_data    |    pointer   |
|out_r_TVALID    | out |    1|    axis    |   out_last_V   |    pointer   |
|out_r_TREADY    |  in |    1|    axis    |   out_last_V   |    pointer   |
|out_r_TLAST     | out |    1|    axis    |   out_last_V   |    pointer   |
|p_read          |  in |    1|   ap_none  |     p_read     |    scalar    |
|tmp_data_V_0    |  in |   16|   ap_none  |  tmp_data_V_0  |    pointer   |
|tmp_data_V_1    |  in |   16|   ap_none  |  tmp_data_V_1  |    pointer   |
|tmp_data_V_2    |  in |   16|   ap_none  |  tmp_data_V_2  |    pointer   |
|tmp_data_V_3    |  in |   16|   ap_none  |  tmp_data_V_3  |    pointer   |
|tmp_data_V_4    |  in |   16|   ap_none  |  tmp_data_V_4  |    pointer   |
|tmp_data_V_5    |  in |   16|   ap_none  |  tmp_data_V_5  |    pointer   |
|tmp_data_V_6    |  in |   16|   ap_none  |  tmp_data_V_6  |    pointer   |
|tmp_data_V_727  |  in |   16|   ap_none  | tmp_data_V_727 |    pointer   |
|tmp_data_V_8    |  in |   16|   ap_none  |  tmp_data_V_8  |    pointer   |
|tmp_data_V_9    |  in |   16|   ap_none  |  tmp_data_V_9  |    pointer   |
|tmp_data_V_10   |  in |   16|   ap_none  |  tmp_data_V_10 |    pointer   |
|tmp_data_V_11   |  in |   16|   ap_none  |  tmp_data_V_11 |    pointer   |
|tmp_data_V_12   |  in |   16|   ap_none  |  tmp_data_V_12 |    pointer   |
+----------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_last_V, float* %out_data, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %p_read)"   --->   Operation 14 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.60>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%j3_0_i = phi i4 [ 0, %entry ], [ %j, %._crit_edge.i_ifconv ]"   --->   Operation 16 'phi' 'j3_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.30ns)   --->   "%icmp_ln31 = icmp eq i4 %j3_0_i, -3" [firmware/myproject_axi.cpp:31]   --->   Operation 17 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%j = add i4 %j3_0_i, 1" [firmware/myproject_axi.cpp:31]   --->   Operation 19 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %Loop_2_proc.exit, label %._crit_edge.i_ifconv" [firmware/myproject_axi.cpp:31]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.30ns)   --->   "%icmp_ln32 = icmp eq i4 %j3_0_i, -4" [firmware/myproject_axi.cpp:32]   --->   Operation 21 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.97ns)   --->   "%last = and i1 %icmp_ln32, %p_read_1" [firmware/myproject_axi.cpp:32]   --->   Operation 22 'and' 'last' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_V_0_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_0)" [firmware/myproject_axi.cpp:33]   --->   Operation 23 'read' 'tmp_data_V_0_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_V_1_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_1)" [firmware/myproject_axi.cpp:33]   --->   Operation 24 'read' 'tmp_data_V_1_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_V_2_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_2)" [firmware/myproject_axi.cpp:33]   --->   Operation 25 'read' 'tmp_data_V_2_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_data_V_3_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_3)" [firmware/myproject_axi.cpp:33]   --->   Operation 26 'read' 'tmp_data_V_3_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_data_V_4_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_4)" [firmware/myproject_axi.cpp:33]   --->   Operation 27 'read' 'tmp_data_V_4_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_data_V_5_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_5)" [firmware/myproject_axi.cpp:33]   --->   Operation 28 'read' 'tmp_data_V_5_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_data_V_6_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_6)" [firmware/myproject_axi.cpp:33]   --->   Operation 29 'read' 'tmp_data_V_6_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V_727_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_727)" [firmware/myproject_axi.cpp:33]   --->   Operation 30 'read' 'tmp_data_V_727_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_V_8_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_8)" [firmware/myproject_axi.cpp:33]   --->   Operation 31 'read' 'tmp_data_V_8_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_V_9_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_9)" [firmware/myproject_axi.cpp:33]   --->   Operation 32 'read' 'tmp_data_V_9_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_V_10_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_10)" [firmware/myproject_axi.cpp:33]   --->   Operation 33 'read' 'tmp_data_V_10_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_data_V_11_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_11)" [firmware/myproject_axi.cpp:33]   --->   Operation 34 'read' 'tmp_data_V_11_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_V_12_read = call i16 @_ssdm_op_Read.ap_auto.i16P(i16* %tmp_data_V_12)" [firmware/myproject_axi.cpp:33]   --->   Operation 35 'read' 'tmp_data_V_12_read' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.60ns)   --->   "%tmp_V_3 = call i16 @_ssdm_op_Mux.ap_auto.13i16.i4(i16 %tmp_data_V_0_read, i16 %tmp_data_V_1_read, i16 %tmp_data_V_2_read, i16 %tmp_data_V_3_read, i16 %tmp_data_V_4_read, i16 %tmp_data_V_5_read, i16 %tmp_data_V_6_read, i16 %tmp_data_V_727_read, i16 %tmp_data_V_8_read, i16 %tmp_data_V_9_read, i16 %tmp_data_V_10_read, i16 %tmp_data_V_11_read, i16 %tmp_data_V_12_read, i4 %j3_0_i)" [firmware/myproject_axi.cpp:33]   --->   Operation 36 'mux' 'tmp_V_3' <Predicate = (!icmp_ln31)> <Delay = 2.60> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_39 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_3, i32 15)" [firmware/myproject_axi.cpp:33]   --->   Operation 37 'bitselect' 'p_Result_39' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 38 'ret' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.07>
ST_3 : Operation 39 [1/1] (2.07ns)   --->   "%tmp_V = sub i16 0, %tmp_V_3" [firmware/myproject_axi.cpp:33]   --->   Operation 39 'sub' 'tmp_V' <Predicate = (p_Result_39)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.20>
ST_4 : Operation 40 [1/1] (2.42ns)   --->   "%icmp_ln935 = icmp eq i16 %tmp_V_3, 0" [firmware/myproject_axi.cpp:33]   --->   Operation 40 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.80ns)   --->   "%tmp_V_4 = select i1 %p_Result_39, i16 %tmp_V, i16 %tmp_V_3" [firmware/myproject_axi.cpp:33]   --->   Operation 41 'select' 'tmp_V_4' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @llvm.part.select.i16(i16 %tmp_V_4, i32 15, i32 0) nounwind" [firmware/myproject_axi.cpp:33]   --->   Operation 42 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_40 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_s)" [firmware/myproject_axi.cpp:33]   --->   Operation 43 'bitconcatenate' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_40, i1 true) nounwind" [firmware/myproject_axi.cpp:33]   --->   Operation 44 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [firmware/myproject_axi.cpp:33]   --->   Operation 45 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 46 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 16, %l" [firmware/myproject_axi.cpp:33]   --->   Operation 46 'sub' 'sub_ln944' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i16" [firmware/myproject_axi.cpp:33]   --->   Operation 47 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [firmware/myproject_axi.cpp:33]   --->   Operation 48 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.78ns)   --->   "%sub_ln947 = sub i5 9, %trunc_ln947" [firmware/myproject_axi.cpp:33]   --->   Operation 49 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 50 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [firmware/myproject_axi.cpp:33]   --->   Operation 50 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [firmware/myproject_axi.cpp:33]   --->   Operation 51 'partselect' 'tmp' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i16" [firmware/myproject_axi.cpp:33]   --->   Operation 52 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i16 -1, %zext_ln947" [firmware/myproject_axi.cpp:33]   --->   Operation 53 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_35 = and i16 %tmp_V_4, %lshr_ln947" [firmware/myproject_axi.cpp:33]   --->   Operation 54 'and' 'p_Result_35' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i16 %p_Result_35, 0" [firmware/myproject_axi.cpp:33]   --->   Operation 55 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [firmware/myproject_axi.cpp:33]   --->   Operation 56 'add' 'add_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [firmware/myproject_axi.cpp:33]   --->   Operation 57 'sub' 'sub_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.60>
ST_7 : Operation 58 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp, 0" [firmware/myproject_axi.cpp:33]   --->   Operation 58 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [firmware/myproject_axi.cpp:33]   --->   Operation 59 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [firmware/myproject_axi.cpp:33]   --->   Operation 60 'bitselect' 'tmp_93' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%xor_ln949 = xor i1 %tmp_93, true" [firmware/myproject_axi.cpp:33]   --->   Operation 61 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (2.07ns)   --->   "%add_ln949 = add i16 -24, %trunc_ln944" [firmware/myproject_axi.cpp:33]   --->   Operation 62 'add' 'add_ln949' <Predicate = (!icmp_ln935)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_4, i16 %add_ln949)" [firmware/myproject_axi.cpp:33]   --->   Operation 63 'bitselect' 'p_Result_37' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%and_ln949 = and i1 %p_Result_37, %xor_ln949" [firmware/myproject_axi.cpp:33]   --->   Operation 64 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln_i)   --->   "%or_ln949 = or i1 %and_ln949, %a" [firmware/myproject_axi.cpp:33]   --->   Operation 65 'or' 'or_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln_i = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [firmware/myproject_axi.cpp:33]   --->   Operation 66 'bitconcatenate' 'or_ln_i' <Predicate = (!icmp_ln935)> <Delay = 0.97>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%m = zext i16 %tmp_V_4 to i64" [firmware/myproject_axi.cpp:33]   --->   Operation 67 'zext' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln957_1 = zext i16 %tmp_V_4 to i32" [firmware/myproject_axi.cpp:33]   --->   Operation 68 'zext' 'zext_ln957_1' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [firmware/myproject_axi.cpp:33]   --->   Operation 69 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [2/2] (3.60ns)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_1, %add_ln958" [firmware/myproject_axi.cpp:33]   --->   Operation 70 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln958_1 = zext i32 %sub_ln958 to i64" [firmware/myproject_axi.cpp:33]   --->   Operation 71 'zext' 'zext_ln958_1' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 72 [2/2] (3.60ns)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_1" [firmware/myproject_axi.cpp:33]   --->   Operation 72 'shl' 'shl_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.60>
ST_8 : Operation 73 [1/2] (3.60ns)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_1, %add_ln958" [firmware/myproject_axi.cpp:33]   --->   Operation 73 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/2] (3.60ns)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_1" [firmware/myproject_axi.cpp:33]   --->   Operation 74 'shl' 'shl_ln958' <Predicate = (!icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.52>
ST_9 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [firmware/myproject_axi.cpp:33]   --->   Operation 75 'zext' 'zext_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [firmware/myproject_axi.cpp:33]   --->   Operation 76 'select' 'm_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln961 = zext i32 %or_ln_i to i64" [firmware/myproject_axi.cpp:33]   --->   Operation 77 'zext' 'zext_ln961' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (3.52ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln961, %m_1" [firmware/myproject_axi.cpp:33]   --->   Operation 78 'add' 'm_2' <Predicate = (!icmp_ln935)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [firmware/myproject_axi.cpp:33]   --->   Operation 79 'partselect' 'm_5' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 25)" [firmware/myproject_axi.cpp:33]   --->   Operation 80 'bitselect' 'tmp_94' <Predicate = (!icmp_ln935)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.24>
ST_10 : Operation 81 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_94, i8 127, i8 126" [firmware/myproject_axi.cpp:33]   --->   Operation 81 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.36>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [firmware/myproject_axi.cpp:33]   --->   Operation 82 'zext' 'm_6' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [firmware/myproject_axi.cpp:33]   --->   Operation 83 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 84 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [firmware/myproject_axi.cpp:33]   --->   Operation 84 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_93_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_39, i8 %add_ln964)" [firmware/myproject_axi.cpp:33]   --->   Operation 85 'bitconcatenate' 'tmp_93_i' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_41 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_6, i9 %tmp_93_i, i32 23, i32 31)" [firmware/myproject_axi.cpp:33]   --->   Operation 86 'partset' 'p_Result_41' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_41 to i32" [firmware/myproject_axi.cpp:33]   --->   Operation 87 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [firmware/myproject_axi.cpp:33]   --->   Operation 88 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [firmware/myproject_axi.cpp:33]   --->   Operation 89 'select' 'select_ln935' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 90 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.floatP(i1* %out_last_V, float* %out_data, i1 %last, float %select_ln935)" [firmware/myproject_axi.h:23->firmware/myproject_axi.cpp:33]   --->   Operation 90 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 91 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i1P.floatP(i1* %out_last_V, float* %out_data, i1 %last, float %select_ln935)" [firmware/myproject_axi.h:23->firmware/myproject_axi.cpp:33]   --->   Operation 91 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:31]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_727]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_data_V_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface    ) [ 0000000000000]
p_read_1            (read             ) [ 0011111111111]
br_ln0              (br               ) [ 0111111111111]
j3_0_i              (phi              ) [ 0010000000000]
icmp_ln31           (icmp             ) [ 0011111111111]
empty               (speclooptripcount) [ 0000000000000]
j                   (add              ) [ 0111111111111]
br_ln31             (br               ) [ 0000000000000]
icmp_ln32           (icmp             ) [ 0000000000000]
last                (and              ) [ 0001111111111]
tmp_data_V_0_read   (read             ) [ 0000000000000]
tmp_data_V_1_read   (read             ) [ 0000000000000]
tmp_data_V_2_read   (read             ) [ 0000000000000]
tmp_data_V_3_read   (read             ) [ 0000000000000]
tmp_data_V_4_read   (read             ) [ 0000000000000]
tmp_data_V_5_read   (read             ) [ 0000000000000]
tmp_data_V_6_read   (read             ) [ 0000000000000]
tmp_data_V_727_read (read             ) [ 0000000000000]
tmp_data_V_8_read   (read             ) [ 0000000000000]
tmp_data_V_9_read   (read             ) [ 0000000000000]
tmp_data_V_10_read  (read             ) [ 0000000000000]
tmp_data_V_11_read  (read             ) [ 0000000000000]
tmp_data_V_12_read  (read             ) [ 0000000000000]
tmp_V_3             (mux              ) [ 0001100000000]
p_Result_39         (bitselect        ) [ 0001111111110]
ret_ln0             (ret              ) [ 0000000000000]
tmp_V               (sub              ) [ 0000100000000]
icmp_ln935          (icmp             ) [ 0000011111110]
tmp_V_4             (select           ) [ 0000011100000]
p_Result_s          (partselect       ) [ 0000000000000]
p_Result_40         (bitconcatenate   ) [ 0000000000000]
l                   (cttz             ) [ 0000010000000]
trunc_ln943         (trunc            ) [ 0000011111110]
sub_ln944           (sub              ) [ 0000001000000]
trunc_ln944         (trunc            ) [ 0000001100000]
trunc_ln947         (trunc            ) [ 0000000000000]
sub_ln947           (sub              ) [ 0000001000000]
lsb_index           (add              ) [ 0000000100000]
tmp                 (partselect       ) [ 0000000100000]
zext_ln947          (zext             ) [ 0000000000000]
lshr_ln947          (lshr             ) [ 0000000000000]
p_Result_35         (and              ) [ 0000000000000]
icmp_ln947_1        (icmp             ) [ 0000000100000]
add_ln958           (add              ) [ 0000000110000]
sub_ln958           (sub              ) [ 0000000100000]
icmp_ln947          (icmp             ) [ 0000000000000]
a                   (and              ) [ 0000000000000]
tmp_93              (bitselect        ) [ 0000000000000]
xor_ln949           (xor              ) [ 0000000000000]
add_ln949           (add              ) [ 0000000000000]
p_Result_37         (bitselect        ) [ 0000000000000]
and_ln949           (and              ) [ 0000000000000]
or_ln949            (or               ) [ 0000000000000]
or_ln_i             (bitconcatenate   ) [ 0000000011000]
m                   (zext             ) [ 0000000010000]
zext_ln957_1        (zext             ) [ 0000000010000]
icmp_ln958          (icmp             ) [ 0000000011000]
zext_ln958_1        (zext             ) [ 0000000010000]
lshr_ln958          (lshr             ) [ 0000000001000]
shl_ln958           (shl              ) [ 0000000001000]
zext_ln958          (zext             ) [ 0000000000000]
m_1                 (select           ) [ 0000000000000]
zext_ln961          (zext             ) [ 0000000000000]
m_2                 (add              ) [ 0000000000000]
m_5                 (partselect       ) [ 0000000000110]
tmp_94              (bitselect        ) [ 0000000000100]
select_ln964        (select           ) [ 0000000000010]
m_6                 (zext             ) [ 0000000000000]
sub_ln964           (sub              ) [ 0000000000000]
add_ln964           (add              ) [ 0000000000000]
tmp_93_i            (bitconcatenate   ) [ 0000000000000]
p_Result_41         (partset          ) [ 0000000000000]
trunc_ln738         (trunc            ) [ 0000000000000]
bitcast_ln739       (bitcast          ) [ 0000000000000]
select_ln935        (select           ) [ 0000000000001]
write_ln23          (write            ) [ 0000000000000]
br_ln31             (br               ) [ 0111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_data_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_data_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tmp_data_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tmp_data_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tmp_data_V_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tmp_data_V_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tmp_data_V_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="tmp_data_V_727">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_727"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="tmp_data_V_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="tmp_data_V_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="tmp_data_V_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="tmp_data_V_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="tmp_data_V_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_data_V_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.13i16.i4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i1P.floatP"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="p_read_1_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_data_V_0_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_0_read/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_data_V_1_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_1_read/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_data_V_2_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_2_read/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_data_V_3_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_3_read/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_data_V_4_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_4_read/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_data_V_5_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_5_read/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_data_V_6_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_6_read/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_data_V_727_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_727_read/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_data_V_8_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_8_read/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_data_V_9_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_9_read/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_data_V_10_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="0"/>
<pin id="193" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_10_read/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_data_V_11_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="0"/>
<pin id="199" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_11_read/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_data_V_12_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_V_12_read/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="0"/>
<pin id="212" dir="0" index="3" bw="1" slack="9"/>
<pin id="213" dir="0" index="4" bw="32" slack="0"/>
<pin id="214" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln23/11 "/>
</bind>
</comp>

<comp id="218" class="1005" name="j3_0_i_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="1"/>
<pin id="220" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j3_0_i (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="j3_0_i_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="4" slack="0"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3_0_i/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln31_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="4" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="j_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln32_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="last_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="1"/>
<pin id="250" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="last/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_V_3_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="0" index="2" bw="16" slack="0"/>
<pin id="256" dir="0" index="3" bw="16" slack="0"/>
<pin id="257" dir="0" index="4" bw="16" slack="0"/>
<pin id="258" dir="0" index="5" bw="16" slack="0"/>
<pin id="259" dir="0" index="6" bw="16" slack="0"/>
<pin id="260" dir="0" index="7" bw="16" slack="0"/>
<pin id="261" dir="0" index="8" bw="16" slack="0"/>
<pin id="262" dir="0" index="9" bw="16" slack="0"/>
<pin id="263" dir="0" index="10" bw="16" slack="0"/>
<pin id="264" dir="0" index="11" bw="16" slack="0"/>
<pin id="265" dir="0" index="12" bw="16" slack="0"/>
<pin id="266" dir="0" index="13" bw="16" slack="0"/>
<pin id="267" dir="0" index="14" bw="4" slack="0"/>
<pin id="268" dir="1" index="15" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_V_3/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_Result_39_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="0" index="2" bw="5" slack="0"/>
<pin id="288" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_39/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_V_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="1"/>
<pin id="295" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln935_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="2"/>
<pin id="299" dir="0" index="1" bw="16" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln935/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_V_4_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="2"/>
<pin id="304" dir="0" index="1" bw="16" slack="1"/>
<pin id="305" dir="0" index="2" bw="16" slack="2"/>
<pin id="306" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_Result_s_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="0"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="0" index="3" bw="1" slack="0"/>
<pin id="312" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_Result_40_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="16" slack="0"/>
<pin id="321" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_40/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="l_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln943_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln943/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sub_ln944_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="1"/>
<pin id="340" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln944/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln944_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln944/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln947_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln947/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sub_ln947_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="0" index="1" bw="5" slack="0"/>
<pin id="353" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln947/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="lsb_index_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="1"/>
<pin id="359" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="31" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="0" index="3" bw="6" slack="0"/>
<pin id="366" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln947_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="1"/>
<pin id="373" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln947/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="lshr_ln947_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="5" slack="0"/>
<pin id="377" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln947/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_Result_35_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="2"/>
<pin id="382" dir="0" index="1" bw="16" slack="0"/>
<pin id="383" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_35/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln947_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="0"/>
<pin id="387" dir="0" index="1" bw="16" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947_1/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="add_ln958_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="6" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="1"/>
<pin id="394" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln958/6 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sub_ln958_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="1"/>
<pin id="399" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln958/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln947_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="31" slack="1"/>
<pin id="403" dir="0" index="1" bw="31" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln947/7 "/>
</bind>
</comp>

<comp id="406" class="1004" name="a_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="1"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_93_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="1"/>
<pin id="414" dir="0" index="2" bw="6" slack="0"/>
<pin id="415" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_93/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="xor_ln949_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln949/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln949_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="2"/>
<pin id="427" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln949/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_Result_37_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="16" slack="3"/>
<pin id="432" dir="0" index="2" bw="16" slack="0"/>
<pin id="433" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_37/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="and_ln949_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln949/7 "/>
</bind>
</comp>

<comp id="442" class="1004" name="or_ln949_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln949/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="or_ln_i_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_i/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="m_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="3"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln957_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="3"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln957_1/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln958_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln958/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="1"/>
<pin id="470" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln958/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln958_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958_1/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="grp_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln958/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln958_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln958/9 "/>
</bind>
</comp>

<comp id="484" class="1004" name="m_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="2"/>
<pin id="486" dir="0" index="1" bw="64" slack="0"/>
<pin id="487" dir="0" index="2" bw="64" slack="1"/>
<pin id="488" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/9 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln961_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="2"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln961/9 "/>
</bind>
</comp>

<comp id="493" class="1004" name="m_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="64" slack="0"/>
<pin id="496" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/9 "/>
</bind>
</comp>

<comp id="499" class="1004" name="m_5_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="63" slack="0"/>
<pin id="501" dir="0" index="1" bw="64" slack="0"/>
<pin id="502" dir="0" index="2" bw="1" slack="0"/>
<pin id="503" dir="0" index="3" bw="7" slack="0"/>
<pin id="504" dir="1" index="4" bw="63" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/9 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_94_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="0"/>
<pin id="511" dir="0" index="1" bw="64" slack="0"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_94/9 "/>
</bind>
</comp>

<comp id="517" class="1004" name="select_ln964_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="0" index="1" bw="8" slack="0"/>
<pin id="520" dir="0" index="2" bw="8" slack="0"/>
<pin id="521" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln964/10 "/>
</bind>
</comp>

<comp id="524" class="1004" name="m_6_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="63" slack="2"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/11 "/>
</bind>
</comp>

<comp id="527" class="1004" name="sub_ln964_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="4" slack="0"/>
<pin id="529" dir="0" index="1" bw="8" slack="7"/>
<pin id="530" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln964/11 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln964_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="0"/>
<pin id="534" dir="0" index="1" bw="8" slack="1"/>
<pin id="535" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln964/11 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_93_i_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="9" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="9"/>
<pin id="540" dir="0" index="2" bw="8" slack="0"/>
<pin id="541" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_93_i/11 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_Result_41_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="0"/>
<pin id="546" dir="0" index="1" bw="63" slack="0"/>
<pin id="547" dir="0" index="2" bw="9" slack="0"/>
<pin id="548" dir="0" index="3" bw="6" slack="0"/>
<pin id="549" dir="0" index="4" bw="6" slack="0"/>
<pin id="550" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_41/11 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln738_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="0"/>
<pin id="558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln738/11 "/>
</bind>
</comp>

<comp id="560" class="1004" name="bitcast_ln739_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="0"/>
<pin id="562" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln739/11 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln935_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="7"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="0" index="2" bw="32" slack="0"/>
<pin id="568" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln935/11 "/>
</bind>
</comp>

<comp id="572" class="1005" name="p_read_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="580" class="1005" name="j_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="4" slack="0"/>
<pin id="582" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="585" class="1005" name="last_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="9"/>
<pin id="587" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="590" class="1005" name="tmp_V_3_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="1"/>
<pin id="592" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_3 "/>
</bind>
</comp>

<comp id="597" class="1005" name="p_Result_39_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="1"/>
<pin id="599" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_39 "/>
</bind>
</comp>

<comp id="603" class="1005" name="tmp_V_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="16" slack="1"/>
<pin id="605" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="608" class="1005" name="icmp_ln935_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="1"/>
<pin id="610" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln935 "/>
</bind>
</comp>

<comp id="613" class="1005" name="tmp_V_4_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="16" slack="2"/>
<pin id="615" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="621" class="1005" name="l_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="626" class="1005" name="trunc_ln943_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="7"/>
<pin id="628" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln943 "/>
</bind>
</comp>

<comp id="631" class="1005" name="sub_ln944_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="1"/>
<pin id="633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln944 "/>
</bind>
</comp>

<comp id="638" class="1005" name="trunc_ln944_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="2"/>
<pin id="640" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln944 "/>
</bind>
</comp>

<comp id="643" class="1005" name="sub_ln947_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="1"/>
<pin id="645" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln947 "/>
</bind>
</comp>

<comp id="648" class="1005" name="lsb_index_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="1"/>
<pin id="650" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lsb_index "/>
</bind>
</comp>

<comp id="654" class="1005" name="tmp_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="31" slack="1"/>
<pin id="656" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="659" class="1005" name="icmp_ln947_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="1"/>
<pin id="661" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln947_1 "/>
</bind>
</comp>

<comp id="664" class="1005" name="add_ln958_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln958 "/>
</bind>
</comp>

<comp id="669" class="1005" name="sub_ln958_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln958 "/>
</bind>
</comp>

<comp id="674" class="1005" name="or_ln_i_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="2"/>
<pin id="676" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="or_ln_i "/>
</bind>
</comp>

<comp id="679" class="1005" name="m_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="64" slack="1"/>
<pin id="681" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="684" class="1005" name="zext_ln957_1_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="1"/>
<pin id="686" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln957_1 "/>
</bind>
</comp>

<comp id="689" class="1005" name="icmp_ln958_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="2"/>
<pin id="691" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln958 "/>
</bind>
</comp>

<comp id="694" class="1005" name="zext_ln958_1_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="64" slack="1"/>
<pin id="696" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln958_1 "/>
</bind>
</comp>

<comp id="699" class="1005" name="lshr_ln958_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln958 "/>
</bind>
</comp>

<comp id="704" class="1005" name="shl_ln958_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="64" slack="1"/>
<pin id="706" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln958 "/>
</bind>
</comp>

<comp id="709" class="1005" name="m_5_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="63" slack="2"/>
<pin id="711" dir="1" index="1" bw="63" slack="2"/>
</pin_list>
<bind>
<opset="m_5 "/>
</bind>
</comp>

<comp id="714" class="1005" name="tmp_94_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="1"/>
<pin id="716" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_94 "/>
</bind>
</comp>

<comp id="719" class="1005" name="select_ln964_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="8" slack="1"/>
<pin id="721" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln964 "/>
</bind>
</comp>

<comp id="724" class="1005" name="select_ln935_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln935 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="128"><net_src comp="44" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="58" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="58" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="58" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="58" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="58" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="58" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="58" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="58" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="58" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="58" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="58" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="58" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="58" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="215"><net_src comp="122" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="2" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="222" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="222" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="222" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="56" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="269"><net_src comp="60" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="270"><net_src comp="130" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="271"><net_src comp="136" pin="2"/><net_sink comp="252" pin=2"/></net>

<net id="272"><net_src comp="142" pin="2"/><net_sink comp="252" pin=3"/></net>

<net id="273"><net_src comp="148" pin="2"/><net_sink comp="252" pin=4"/></net>

<net id="274"><net_src comp="154" pin="2"/><net_sink comp="252" pin=5"/></net>

<net id="275"><net_src comp="160" pin="2"/><net_sink comp="252" pin=6"/></net>

<net id="276"><net_src comp="166" pin="2"/><net_sink comp="252" pin=7"/></net>

<net id="277"><net_src comp="172" pin="2"/><net_sink comp="252" pin=8"/></net>

<net id="278"><net_src comp="178" pin="2"/><net_sink comp="252" pin=9"/></net>

<net id="279"><net_src comp="184" pin="2"/><net_sink comp="252" pin=10"/></net>

<net id="280"><net_src comp="190" pin="2"/><net_sink comp="252" pin=11"/></net>

<net id="281"><net_src comp="196" pin="2"/><net_sink comp="252" pin=12"/></net>

<net id="282"><net_src comp="202" pin="2"/><net_sink comp="252" pin=13"/></net>

<net id="283"><net_src comp="222" pin="4"/><net_sink comp="252" pin=14"/></net>

<net id="289"><net_src comp="62" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="252" pin="15"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="64" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="66" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="66" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="313"><net_src comp="68" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="302" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="64" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="40" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="322"><net_src comp="70" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="72" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="307" pin="4"/><net_sink comp="317" pin=2"/></net>

<net id="330"><net_src comp="74" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="317" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="76" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="336"><net_src comp="325" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="78" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="337" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="337" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="80" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="346" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="82" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="367"><net_src comp="84" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="356" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="36" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="86" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="378"><net_src comp="72" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="380" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="66" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="88" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="90" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="92" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="401" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="94" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="86" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="411" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="76" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="96" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="434"><net_src comp="98" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="424" pin="2"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="429" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="418" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="436" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="406" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="453"><net_src comp="100" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="92" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="442" pin="2"/><net_sink comp="448" pin=2"/></net>

<net id="466"><net_src comp="40" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="459" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="479"><net_src comp="456" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="489"><net_src comp="481" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="497"><net_src comp="490" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="484" pin="3"/><net_sink comp="493" pin=1"/></net>

<net id="505"><net_src comp="102" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="493" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="36" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="508"><net_src comp="104" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="514"><net_src comp="106" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="493" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="516"><net_src comp="90" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="522"><net_src comp="108" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="523"><net_src comp="110" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="531"><net_src comp="112" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="527" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="114" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="532" pin="2"/><net_sink comp="537" pin=2"/></net>

<net id="551"><net_src comp="116" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="524" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="553"><net_src comp="537" pin="3"/><net_sink comp="544" pin=2"/></net>

<net id="554"><net_src comp="118" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="555"><net_src comp="86" pin="0"/><net_sink comp="544" pin=4"/></net>

<net id="559"><net_src comp="544" pin="5"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="556" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="569"><net_src comp="120" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="570"><net_src comp="560" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="571"><net_src comp="564" pin="3"/><net_sink comp="208" pin=4"/></net>

<net id="575"><net_src comp="124" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="583"><net_src comp="235" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="588"><net_src comp="247" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="208" pin=3"/></net>

<net id="593"><net_src comp="252" pin="15"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="596"><net_src comp="590" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="600"><net_src comp="284" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="606"><net_src comp="292" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="611"><net_src comp="297" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="616"><net_src comp="302" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="620"><net_src comp="613" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="624"><net_src comp="325" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="629"><net_src comp="333" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="634"><net_src comp="337" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="637"><net_src comp="631" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="641"><net_src comp="342" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="646"><net_src comp="350" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="651"><net_src comp="356" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="657"><net_src comp="361" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="662"><net_src comp="385" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="667"><net_src comp="391" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="672"><net_src comp="396" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="677"><net_src comp="448" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="682"><net_src comp="456" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="687"><net_src comp="459" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="692"><net_src comp="462" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="697"><net_src comp="472" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="702"><net_src comp="467" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="707"><net_src comp="475" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="712"><net_src comp="499" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="717"><net_src comp="509" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="722"><net_src comp="517" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="727"><net_src comp="564" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="208" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data | {12 }
	Port: out_last_V | {12 }
 - Input state : 
	Port: Loop_2_proc : out_data | {}
	Port: Loop_2_proc : out_last_V | {}
	Port: Loop_2_proc : p_read | {1 }
	Port: Loop_2_proc : tmp_data_V_0 | {2 }
	Port: Loop_2_proc : tmp_data_V_1 | {2 }
	Port: Loop_2_proc : tmp_data_V_2 | {2 }
	Port: Loop_2_proc : tmp_data_V_3 | {2 }
	Port: Loop_2_proc : tmp_data_V_4 | {2 }
	Port: Loop_2_proc : tmp_data_V_5 | {2 }
	Port: Loop_2_proc : tmp_data_V_6 | {2 }
	Port: Loop_2_proc : tmp_data_V_727 | {2 }
	Port: Loop_2_proc : tmp_data_V_8 | {2 }
	Port: Loop_2_proc : tmp_data_V_9 | {2 }
	Port: Loop_2_proc : tmp_data_V_10 | {2 }
	Port: Loop_2_proc : tmp_data_V_11 | {2 }
	Port: Loop_2_proc : tmp_data_V_12 | {2 }
  - Chain level:
	State 1
	State 2
		icmp_ln31 : 1
		j : 1
		br_ln31 : 2
		icmp_ln32 : 1
		last : 2
		p_Result_39 : 1
	State 3
	State 4
		p_Result_s : 1
		p_Result_40 : 2
		l : 3
		trunc_ln943 : 4
	State 5
		trunc_ln944 : 1
		trunc_ln947 : 1
		sub_ln947 : 2
	State 6
		tmp : 1
		lshr_ln947 : 1
		p_Result_35 : 2
		icmp_ln947_1 : 2
	State 7
		a : 1
		xor_ln949 : 1
		p_Result_37 : 1
		and_ln949 : 2
		or_ln949 : 2
		or_ln_i : 2
		lshr_ln958 : 1
		shl_ln958 : 1
	State 8
	State 9
		m_1 : 1
		m_2 : 2
		m_5 : 3
		tmp_94 : 3
	State 10
	State 11
		add_ln964 : 1
		tmp_93_i : 2
		p_Result_41 : 3
		trunc_ln738 : 4
		bitcast_ln739 : 5
		select_ln935 : 6
		write_ln23 : 7
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|   lshr   |        lshr_ln947_fu_374        |    0    |    12   |
|          |            grp_fu_467           |   140   |   126   |
|----------|---------------------------------|---------|---------|
|    shl   |            grp_fu_475           |   140   |   126   |
|----------|---------------------------------|---------|---------|
|          |             j_fu_235            |    0    |    13   |
|          |         lsb_index_fu_356        |    0    |    39   |
|    add   |         add_ln958_fu_391        |    0    |    39   |
|          |         add_ln949_fu_424        |    0    |    23   |
|          |            m_2_fu_493           |    0    |    71   |
|          |         add_ln964_fu_532        |    0    |    8    |
|----------|---------------------------------|---------|---------|
|          |           tmp_V_fu_292          |    0    |    23   |
|          |         sub_ln944_fu_337        |    0    |    39   |
|    sub   |         sub_ln947_fu_350        |    0    |    15   |
|          |         sub_ln958_fu_396        |    0    |    39   |
|          |         sub_ln964_fu_527        |    0    |    8    |
|----------|---------------------------------|---------|---------|
|          |          tmp_V_4_fu_302         |    0    |    16   |
|  select  |            m_1_fu_484           |    0    |    64   |
|          |       select_ln964_fu_517       |    0    |    8    |
|          |       select_ln935_fu_564       |    0    |    32   |
|----------|---------------------------------|---------|---------|
|          |         icmp_ln31_fu_229        |    0    |    9    |
|          |         icmp_ln32_fu_241        |    0    |    9    |
|   icmp   |        icmp_ln935_fu_297        |    0    |    13   |
|          |       icmp_ln947_1_fu_385       |    0    |    13   |
|          |        icmp_ln947_fu_401        |    0    |    18   |
|          |        icmp_ln958_fu_462        |    0    |    18   |
|----------|---------------------------------|---------|---------|
|   cttz   |             l_fu_325            |    40   |    36   |
|----------|---------------------------------|---------|---------|
|    mux   |          tmp_V_3_fu_252         |    0    |    65   |
|----------|---------------------------------|---------|---------|
|          |           last_fu_247           |    0    |    2    |
|    and   |        p_Result_35_fu_380       |    0    |    16   |
|          |             a_fu_406            |    0    |    2    |
|          |         and_ln949_fu_436        |    0    |    2    |
|----------|---------------------------------|---------|---------|
|    xor   |         xor_ln949_fu_418        |    0    |    2    |
|----------|---------------------------------|---------|---------|
|    or    |         or_ln949_fu_442         |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          |       p_read_1_read_fu_124      |    0    |    0    |
|          |  tmp_data_V_0_read_read_fu_130  |    0    |    0    |
|          |  tmp_data_V_1_read_read_fu_136  |    0    |    0    |
|          |  tmp_data_V_2_read_read_fu_142  |    0    |    0    |
|          |  tmp_data_V_3_read_read_fu_148  |    0    |    0    |
|          |  tmp_data_V_4_read_read_fu_154  |    0    |    0    |
|   read   |  tmp_data_V_5_read_read_fu_160  |    0    |    0    |
|          |  tmp_data_V_6_read_read_fu_166  |    0    |    0    |
|          | tmp_data_V_727_read_read_fu_172 |    0    |    0    |
|          |  tmp_data_V_8_read_read_fu_178  |    0    |    0    |
|          |  tmp_data_V_9_read_read_fu_184  |    0    |    0    |
|          |  tmp_data_V_10_read_read_fu_190 |    0    |    0    |
|          |  tmp_data_V_11_read_read_fu_196 |    0    |    0    |
|          |  tmp_data_V_12_read_read_fu_202 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |         grp_write_fu_208        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        p_Result_39_fu_284       |    0    |    0    |
| bitselect|          tmp_93_fu_411          |    0    |    0    |
|          |        p_Result_37_fu_429       |    0    |    0    |
|          |          tmp_94_fu_509          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        p_Result_s_fu_307        |    0    |    0    |
|partselect|            tmp_fu_361           |    0    |    0    |
|          |            m_5_fu_499           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        p_Result_40_fu_317       |    0    |    0    |
|bitconcatenate|          or_ln_i_fu_448         |    0    |    0    |
|          |         tmp_93_i_fu_537         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        trunc_ln943_fu_333       |    0    |    0    |
|   trunc  |        trunc_ln944_fu_342       |    0    |    0    |
|          |        trunc_ln947_fu_346       |    0    |    0    |
|          |        trunc_ln738_fu_556       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln947_fu_371        |    0    |    0    |
|          |             m_fu_456            |    0    |    0    |
|          |       zext_ln957_1_fu_459       |    0    |    0    |
|   zext   |       zext_ln958_1_fu_472       |    0    |    0    |
|          |        zext_ln958_fu_481        |    0    |    0    |
|          |        zext_ln961_fu_490        |    0    |    0    |
|          |            m_6_fu_524           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  partset |        p_Result_41_fu_544       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |   320   |   908   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln958_reg_664 |   32   |
| icmp_ln935_reg_608 |    1   |
|icmp_ln947_1_reg_659|    1   |
| icmp_ln958_reg_689 |    1   |
|   j3_0_i_reg_218   |    4   |
|      j_reg_580     |    4   |
|      l_reg_621     |   32   |
|    last_reg_585    |    1   |
|  lsb_index_reg_648 |   32   |
| lshr_ln958_reg_699 |   32   |
|     m_5_reg_709    |   63   |
|      m_reg_679     |   64   |
|   or_ln_i_reg_674  |   32   |
| p_Result_39_reg_597|    1   |
|  p_read_1_reg_572  |    1   |
|select_ln935_reg_724|   32   |
|select_ln964_reg_719|    8   |
|  shl_ln958_reg_704 |   64   |
|  sub_ln944_reg_631 |   32   |
|  sub_ln947_reg_643 |    5   |
|  sub_ln958_reg_669 |   32   |
|   tmp_94_reg_714   |    1   |
|   tmp_V_3_reg_590  |   16   |
|   tmp_V_4_reg_613  |   16   |
|    tmp_V_reg_603   |   16   |
|     tmp_reg_654    |   31   |
| trunc_ln943_reg_626|    8   |
| trunc_ln944_reg_638|   16   |
|zext_ln957_1_reg_684|   32   |
|zext_ln958_1_reg_694|   64   |
+--------------------+--------+
|        Total       |   674  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_208 |  p4  |   2  |  32  |   64   ||    9    |
|    grp_fu_467    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_475    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_475    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   192  ||  7.076  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   320  |   908  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   674  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   994  |   944  |
+-----------+--------+--------+--------+
