

================================================================
== Vitis HLS Report for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_8u_config20_Pipeline_PadMain'
================================================================
* Date:           Mon May 20 13:40:45 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  2.233 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.850 us|  0.850 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadMain  |       32|       32|         9|          8|          1|     4|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer5_out, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %layer20_out, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.53ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.53>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %PadLeft"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.83ns)   --->   "%icmp_ln59 = icmp_eq  i3 %i_1, i3 4" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 19 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.83ns)   --->   "%i_2 = add i3 %i_1, i3 1" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 20 'add' 'i_2' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %PadLeft.split, void %for.inc50.preheader.exitStub" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 21 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.53ns)   --->   "%store_ln59 = store i3 %i_2, i3 %i" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 22 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.53>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 23 [1/1] (2.23ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %layer20_out, i128 0" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62]   --->   Operation 23 'write' 'write_ln15' <Predicate = (!icmp_ln59)> <Delay = 2.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 48> <FIFO>
ST_2 : Operation 24 [1/1] (2.10ns)   --->   "%layer5_out_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 24 'read' 'layer5_out_read' <Predicate = (!icmp_ln59)> <Delay = 2.10> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 24> <FIFO>

State 3 <SV = 2> <Delay = 2.23>
ST_3 : Operation 25 [1/1] (2.23ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %layer20_out, i128 %layer5_out_read" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 25 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 48> <FIFO>
ST_3 : Operation 26 [1/1] (2.10ns)   --->   "%layer5_out_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 26 'read' 'layer5_out_read_1' <Predicate = (!icmp_ln59)> <Delay = 2.10> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 24> <FIFO>

State 4 <SV = 3> <Delay = 2.23>
ST_4 : Operation 27 [1/1] (2.23ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %layer20_out, i128 %layer5_out_read_1" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 27 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 48> <FIFO>
ST_4 : Operation 28 [1/1] (2.10ns)   --->   "%layer5_out_read_2 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 28 'read' 'layer5_out_read_2' <Predicate = (!icmp_ln59)> <Delay = 2.10> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 24> <FIFO>

State 5 <SV = 4> <Delay = 2.23>
ST_5 : Operation 29 [1/1] (2.23ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %layer20_out, i128 %layer5_out_read_2" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 29 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 48> <FIFO>
ST_5 : Operation 30 [1/1] (2.10ns)   --->   "%layer5_out_read_3 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 30 'read' 'layer5_out_read_3' <Predicate = (!icmp_ln59)> <Delay = 2.10> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 24> <FIFO>

State 6 <SV = 5> <Delay = 2.23>
ST_6 : Operation 31 [1/1] (2.23ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %layer20_out, i128 %layer5_out_read_3" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 31 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 48> <FIFO>
ST_6 : Operation 32 [1/1] (2.10ns)   --->   "%layer5_out_read_4 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 32 'read' 'layer5_out_read_4' <Predicate = (!icmp_ln59)> <Delay = 2.10> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 24> <FIFO>

State 7 <SV = 6> <Delay = 2.23>
ST_7 : Operation 33 [1/1] (2.23ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %layer20_out, i128 %layer5_out_read_4" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 33 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 48> <FIFO>
ST_7 : Operation 34 [1/1] (2.10ns)   --->   "%layer5_out_read_5 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 34 'read' 'layer5_out_read_5' <Predicate = (!icmp_ln59)> <Delay = 2.10> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 24> <FIFO>

State 8 <SV = 7> <Delay = 2.23>
ST_8 : Operation 35 [1/1] (2.23ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %layer20_out, i128 %layer5_out_read_5" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 35 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 48> <FIFO>

State 9 <SV = 8> <Delay = 2.23>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 37 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (2.23ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %layer20_out, i128 0" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70]   --->   Operation 38 'write' 'write_ln15' <Predicate = true> <Delay = 2.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 48> <FIFO>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln59 = br void %PadLeft" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 39 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer20_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer5_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
specinterface_ln0      (specinterface    ) [ 0000000000]
store_ln0              (store            ) [ 0000000000]
br_ln0                 (br               ) [ 0000000000]
i_1                    (load             ) [ 0000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000]
icmp_ln59              (icmp             ) [ 0111111110]
i_2                    (add              ) [ 0000000000]
br_ln59                (br               ) [ 0000000000]
store_ln59             (store            ) [ 0000000000]
write_ln15             (write            ) [ 0000000000]
layer5_out_read        (read             ) [ 0001000000]
write_ln26             (write            ) [ 0000000000]
layer5_out_read_1      (read             ) [ 0000100000]
write_ln26             (write            ) [ 0000000000]
layer5_out_read_2      (read             ) [ 0000010000]
write_ln26             (write            ) [ 0000000000]
layer5_out_read_3      (read             ) [ 0000001000]
write_ln26             (write            ) [ 0000000000]
layer5_out_read_4      (read             ) [ 0000000100]
write_ln26             (write            ) [ 0000000000]
layer5_out_read_5      (read             ) [ 0000000010]
write_ln26             (write            ) [ 0000000000]
speclooptripcount_ln59 (speclooptripcount) [ 0000000000]
specloopname_ln59      (specloopname     ) [ 0000000000]
write_ln15             (write            ) [ 0000000000]
br_ln59                (br               ) [ 0000000000]
ret_ln0                (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer20_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer20_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer5_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer5_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="128" slack="0"/>
<pin id="47" dir="0" index="2" bw="128" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/2 write_ln26/3 write_ln26/4 write_ln26/5 write_ln26/6 write_ln26/7 write_ln26/8 write_ln15/9 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="128" slack="0"/>
<pin id="54" dir="0" index="1" bw="128" slack="0"/>
<pin id="55" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer5_out_read/2 layer5_out_read_1/3 layer5_out_read_2/4 layer5_out_read_3/5 layer5_out_read_4/6 layer5_out_read_5/7 "/>
</bind>
</comp>

<comp id="58" class="1005" name="reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="128" slack="1"/>
<pin id="60" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_read layer5_out_read_1 layer5_out_read_2 layer5_out_read_3 layer5_out_read_4 layer5_out_read_5 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln0_store_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="3" slack="0"/>
<pin id="66" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_1_load_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="3" slack="0"/>
<pin id="70" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="icmp_ln59_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="3" slack="0"/>
<pin id="73" dir="0" index="1" bw="3" slack="0"/>
<pin id="74" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="i_2_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="3" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln59_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="3" slack="0"/>
<pin id="85" dir="0" index="1" bw="3" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="88" class="1005" name="i_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="0"/>
<pin id="90" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="95" class="1005" name="icmp_ln59_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="26" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="28" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="56"><net_src comp="30" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="61"><net_src comp="52" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="62"><net_src comp="58" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="75"><net_src comp="68" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="68" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="87"><net_src comp="77" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="91"><net_src comp="40" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="93"><net_src comp="88" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="94"><net_src comp="88" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="98"><net_src comp="71" pin="2"/><net_sink comp="95" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer20_out | {2 3 4 5 6 7 8 9 }
 - Input state : 
	Port: zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,8u>,config20>_Pipeline_PadMain : layer5_out | {2 3 4 5 6 7 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln59 : 2
		i_2 : 2
		br_ln59 : 3
		store_ln59 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|   icmp   | icmp_ln59_fu_71 |    0    |    10   |
|----------|-----------------|---------|---------|
|    add   |    i_2_fu_77    |    0    |    10   |
|----------|-----------------|---------|---------|
|   write  | grp_write_fu_44 |    0    |    0    |
|----------|-----------------|---------|---------|
|   read   |  grp_read_fu_52 |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    20   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|    i_reg_88    |    3   |
|icmp_ln59_reg_95|    1   |
|     reg_58     |   128  |
+----------------+--------+
|      Total     |   132  |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_44 |  p2  |   2  |  128 |   256  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   256  ||  0.538  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   20   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   132  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   132  |   29   |
+-----------+--------+--------+--------+
