
Hydra 1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008444  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000278  08008500  08008500  00018500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008778  08008778  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08008778  08008778  00018778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008780  08008780  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008780  08008780  00018780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008784  08008784  00018784  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08008788  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e14  20000070  080087f8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e84  080087f8  00020e84  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014d64  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002d5b  00000000  00000000  00034dfc  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000011a0  00000000  00000000  00037b58  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001028  00000000  00000000  00038cf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000183a0  00000000  00000000  00039d20  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010573  00000000  00000000  000520c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009b58e  00000000  00000000  00062633  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000fdbc1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047c4  00000000  00000000  000fdc3c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000070 	.word	0x20000070
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080084e8 	.word	0x080084e8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000074 	.word	0x20000074
 8000100:	080084e8 	.word	0x080084e8

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_cdrcmple>:
 80003f0:	4684      	mov	ip, r0
 80003f2:	1c10      	adds	r0, r2, #0
 80003f4:	4662      	mov	r2, ip
 80003f6:	468c      	mov	ip, r1
 80003f8:	1c19      	adds	r1, r3, #0
 80003fa:	4663      	mov	r3, ip
 80003fc:	e000      	b.n	8000400 <__aeabi_cdcmpeq>
 80003fe:	46c0      	nop			; (mov r8, r8)

08000400 <__aeabi_cdcmpeq>:
 8000400:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000402:	f000 fe41 	bl	8001088 <__ledf2>
 8000406:	2800      	cmp	r0, #0
 8000408:	d401      	bmi.n	800040e <__aeabi_cdcmpeq+0xe>
 800040a:	2100      	movs	r1, #0
 800040c:	42c8      	cmn	r0, r1
 800040e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000410 <__aeabi_dcmpeq>:
 8000410:	b510      	push	{r4, lr}
 8000412:	f000 fd99 	bl	8000f48 <__eqdf2>
 8000416:	4240      	negs	r0, r0
 8000418:	3001      	adds	r0, #1
 800041a:	bd10      	pop	{r4, pc}

0800041c <__aeabi_dcmplt>:
 800041c:	b510      	push	{r4, lr}
 800041e:	f000 fe33 	bl	8001088 <__ledf2>
 8000422:	2800      	cmp	r0, #0
 8000424:	db01      	blt.n	800042a <__aeabi_dcmplt+0xe>
 8000426:	2000      	movs	r0, #0
 8000428:	bd10      	pop	{r4, pc}
 800042a:	2001      	movs	r0, #1
 800042c:	bd10      	pop	{r4, pc}
 800042e:	46c0      	nop			; (mov r8, r8)

08000430 <__aeabi_dcmple>:
 8000430:	b510      	push	{r4, lr}
 8000432:	f000 fe29 	bl	8001088 <__ledf2>
 8000436:	2800      	cmp	r0, #0
 8000438:	dd01      	ble.n	800043e <__aeabi_dcmple+0xe>
 800043a:	2000      	movs	r0, #0
 800043c:	bd10      	pop	{r4, pc}
 800043e:	2001      	movs	r0, #1
 8000440:	bd10      	pop	{r4, pc}
 8000442:	46c0      	nop			; (mov r8, r8)

08000444 <__aeabi_dcmpgt>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f000 fdbb 	bl	8000fc0 <__gedf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	dc01      	bgt.n	8000452 <__aeabi_dcmpgt+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_dcmpge>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 fdb1 	bl	8000fc0 <__gedf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	da01      	bge.n	8000466 <__aeabi_dcmpge+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_cfrcmple>:
 800046c:	4684      	mov	ip, r0
 800046e:	1c08      	adds	r0, r1, #0
 8000470:	4661      	mov	r1, ip
 8000472:	e7ff      	b.n	8000474 <__aeabi_cfcmpeq>

08000474 <__aeabi_cfcmpeq>:
 8000474:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000476:	f000 f9c1 	bl	80007fc <__lesf2>
 800047a:	2800      	cmp	r0, #0
 800047c:	d401      	bmi.n	8000482 <__aeabi_cfcmpeq+0xe>
 800047e:	2100      	movs	r1, #0
 8000480:	42c8      	cmn	r0, r1
 8000482:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000484 <__aeabi_fcmpeq>:
 8000484:	b510      	push	{r4, lr}
 8000486:	f000 f943 	bl	8000710 <__eqsf2>
 800048a:	4240      	negs	r0, r0
 800048c:	3001      	adds	r0, #1
 800048e:	bd10      	pop	{r4, pc}

08000490 <__aeabi_fcmplt>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f000 f9b3 	bl	80007fc <__lesf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	db01      	blt.n	800049e <__aeabi_fcmplt+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			; (mov r8, r8)

080004a4 <__aeabi_fcmple>:
 80004a4:	b510      	push	{r4, lr}
 80004a6:	f000 f9a9 	bl	80007fc <__lesf2>
 80004aa:	2800      	cmp	r0, #0
 80004ac:	dd01      	ble.n	80004b2 <__aeabi_fcmple+0xe>
 80004ae:	2000      	movs	r0, #0
 80004b0:	bd10      	pop	{r4, pc}
 80004b2:	2001      	movs	r0, #1
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	46c0      	nop			; (mov r8, r8)

080004b8 <__aeabi_fcmpgt>:
 80004b8:	b510      	push	{r4, lr}
 80004ba:	f000 f951 	bl	8000760 <__gesf2>
 80004be:	2800      	cmp	r0, #0
 80004c0:	dc01      	bgt.n	80004c6 <__aeabi_fcmpgt+0xe>
 80004c2:	2000      	movs	r0, #0
 80004c4:	bd10      	pop	{r4, pc}
 80004c6:	2001      	movs	r0, #1
 80004c8:	bd10      	pop	{r4, pc}
 80004ca:	46c0      	nop			; (mov r8, r8)

080004cc <__aeabi_fcmpge>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 f947 	bl	8000760 <__gesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	da01      	bge.n	80004da <__aeabi_fcmpge+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			; (mov r8, r8)

080004e0 <__aeabi_uldivmod>:
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d111      	bne.n	8000508 <__aeabi_uldivmod+0x28>
 80004e4:	2a00      	cmp	r2, #0
 80004e6:	d10f      	bne.n	8000508 <__aeabi_uldivmod+0x28>
 80004e8:	2900      	cmp	r1, #0
 80004ea:	d100      	bne.n	80004ee <__aeabi_uldivmod+0xe>
 80004ec:	2800      	cmp	r0, #0
 80004ee:	d002      	beq.n	80004f6 <__aeabi_uldivmod+0x16>
 80004f0:	2100      	movs	r1, #0
 80004f2:	43c9      	mvns	r1, r1
 80004f4:	1c08      	adds	r0, r1, #0
 80004f6:	b407      	push	{r0, r1, r2}
 80004f8:	4802      	ldr	r0, [pc, #8]	; (8000504 <__aeabi_uldivmod+0x24>)
 80004fa:	a102      	add	r1, pc, #8	; (adr r1, 8000504 <__aeabi_uldivmod+0x24>)
 80004fc:	1840      	adds	r0, r0, r1
 80004fe:	9002      	str	r0, [sp, #8]
 8000500:	bd03      	pop	{r0, r1, pc}
 8000502:	46c0      	nop			; (mov r8, r8)
 8000504:	fffffee9 	.word	0xfffffee9
 8000508:	b403      	push	{r0, r1}
 800050a:	4668      	mov	r0, sp
 800050c:	b501      	push	{r0, lr}
 800050e:	9802      	ldr	r0, [sp, #8]
 8000510:	f000 f83c 	bl	800058c <__udivmoddi4>
 8000514:	9b01      	ldr	r3, [sp, #4]
 8000516:	469e      	mov	lr, r3
 8000518:	b002      	add	sp, #8
 800051a:	bc0c      	pop	{r2, r3}
 800051c:	4770      	bx	lr
 800051e:	46c0      	nop			; (mov r8, r8)

08000520 <__aeabi_f2uiz>:
 8000520:	219e      	movs	r1, #158	; 0x9e
 8000522:	b510      	push	{r4, lr}
 8000524:	05c9      	lsls	r1, r1, #23
 8000526:	1c04      	adds	r4, r0, #0
 8000528:	f7ff ffd0 	bl	80004cc <__aeabi_fcmpge>
 800052c:	2800      	cmp	r0, #0
 800052e:	d103      	bne.n	8000538 <__aeabi_f2uiz+0x18>
 8000530:	1c20      	adds	r0, r4, #0
 8000532:	f000 fca9 	bl	8000e88 <__aeabi_f2iz>
 8000536:	bd10      	pop	{r4, pc}
 8000538:	219e      	movs	r1, #158	; 0x9e
 800053a:	1c20      	adds	r0, r4, #0
 800053c:	05c9      	lsls	r1, r1, #23
 800053e:	f000 fadf 	bl	8000b00 <__aeabi_fsub>
 8000542:	f000 fca1 	bl	8000e88 <__aeabi_f2iz>
 8000546:	2380      	movs	r3, #128	; 0x80
 8000548:	061b      	lsls	r3, r3, #24
 800054a:	469c      	mov	ip, r3
 800054c:	4460      	add	r0, ip
 800054e:	e7f2      	b.n	8000536 <__aeabi_f2uiz+0x16>

08000550 <__aeabi_d2uiz>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	2200      	movs	r2, #0
 8000554:	4b0c      	ldr	r3, [pc, #48]	; (8000588 <__aeabi_d2uiz+0x38>)
 8000556:	0004      	movs	r4, r0
 8000558:	000d      	movs	r5, r1
 800055a:	f7ff ff7d 	bl	8000458 <__aeabi_dcmpge>
 800055e:	2800      	cmp	r0, #0
 8000560:	d104      	bne.n	800056c <__aeabi_d2uiz+0x1c>
 8000562:	0020      	movs	r0, r4
 8000564:	0029      	movs	r1, r5
 8000566:	f001 fbb1 	bl	8001ccc <__aeabi_d2iz>
 800056a:	bd70      	pop	{r4, r5, r6, pc}
 800056c:	4b06      	ldr	r3, [pc, #24]	; (8000588 <__aeabi_d2uiz+0x38>)
 800056e:	2200      	movs	r2, #0
 8000570:	0020      	movs	r0, r4
 8000572:	0029      	movs	r1, r5
 8000574:	f001 f862 	bl	800163c <__aeabi_dsub>
 8000578:	f001 fba8 	bl	8001ccc <__aeabi_d2iz>
 800057c:	2380      	movs	r3, #128	; 0x80
 800057e:	061b      	lsls	r3, r3, #24
 8000580:	469c      	mov	ip, r3
 8000582:	4460      	add	r0, ip
 8000584:	e7f1      	b.n	800056a <__aeabi_d2uiz+0x1a>
 8000586:	46c0      	nop			; (mov r8, r8)
 8000588:	41e00000 	.word	0x41e00000

0800058c <__udivmoddi4>:
 800058c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800058e:	464f      	mov	r7, r9
 8000590:	4646      	mov	r6, r8
 8000592:	46d6      	mov	lr, sl
 8000594:	b5c0      	push	{r6, r7, lr}
 8000596:	0004      	movs	r4, r0
 8000598:	b082      	sub	sp, #8
 800059a:	000d      	movs	r5, r1
 800059c:	4691      	mov	r9, r2
 800059e:	4698      	mov	r8, r3
 80005a0:	428b      	cmp	r3, r1
 80005a2:	d82f      	bhi.n	8000604 <__udivmoddi4+0x78>
 80005a4:	d02c      	beq.n	8000600 <__udivmoddi4+0x74>
 80005a6:	4641      	mov	r1, r8
 80005a8:	4648      	mov	r0, r9
 80005aa:	f001 fc35 	bl	8001e18 <__clzdi2>
 80005ae:	0029      	movs	r1, r5
 80005b0:	0006      	movs	r6, r0
 80005b2:	0020      	movs	r0, r4
 80005b4:	f001 fc30 	bl	8001e18 <__clzdi2>
 80005b8:	1a33      	subs	r3, r6, r0
 80005ba:	469c      	mov	ip, r3
 80005bc:	3b20      	subs	r3, #32
 80005be:	469a      	mov	sl, r3
 80005c0:	d500      	bpl.n	80005c4 <__udivmoddi4+0x38>
 80005c2:	e076      	b.n	80006b2 <__udivmoddi4+0x126>
 80005c4:	464b      	mov	r3, r9
 80005c6:	4652      	mov	r2, sl
 80005c8:	4093      	lsls	r3, r2
 80005ca:	001f      	movs	r7, r3
 80005cc:	464b      	mov	r3, r9
 80005ce:	4662      	mov	r2, ip
 80005d0:	4093      	lsls	r3, r2
 80005d2:	001e      	movs	r6, r3
 80005d4:	42af      	cmp	r7, r5
 80005d6:	d828      	bhi.n	800062a <__udivmoddi4+0x9e>
 80005d8:	d025      	beq.n	8000626 <__udivmoddi4+0x9a>
 80005da:	4653      	mov	r3, sl
 80005dc:	1ba4      	subs	r4, r4, r6
 80005de:	41bd      	sbcs	r5, r7
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	da00      	bge.n	80005e6 <__udivmoddi4+0x5a>
 80005e4:	e07b      	b.n	80006de <__udivmoddi4+0x152>
 80005e6:	2200      	movs	r2, #0
 80005e8:	2300      	movs	r3, #0
 80005ea:	9200      	str	r2, [sp, #0]
 80005ec:	9301      	str	r3, [sp, #4]
 80005ee:	2301      	movs	r3, #1
 80005f0:	4652      	mov	r2, sl
 80005f2:	4093      	lsls	r3, r2
 80005f4:	9301      	str	r3, [sp, #4]
 80005f6:	2301      	movs	r3, #1
 80005f8:	4662      	mov	r2, ip
 80005fa:	4093      	lsls	r3, r2
 80005fc:	9300      	str	r3, [sp, #0]
 80005fe:	e018      	b.n	8000632 <__udivmoddi4+0xa6>
 8000600:	4282      	cmp	r2, r0
 8000602:	d9d0      	bls.n	80005a6 <__udivmoddi4+0x1a>
 8000604:	2200      	movs	r2, #0
 8000606:	2300      	movs	r3, #0
 8000608:	9200      	str	r2, [sp, #0]
 800060a:	9301      	str	r3, [sp, #4]
 800060c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800060e:	2b00      	cmp	r3, #0
 8000610:	d001      	beq.n	8000616 <__udivmoddi4+0x8a>
 8000612:	601c      	str	r4, [r3, #0]
 8000614:	605d      	str	r5, [r3, #4]
 8000616:	9800      	ldr	r0, [sp, #0]
 8000618:	9901      	ldr	r1, [sp, #4]
 800061a:	b002      	add	sp, #8
 800061c:	bc1c      	pop	{r2, r3, r4}
 800061e:	4690      	mov	r8, r2
 8000620:	4699      	mov	r9, r3
 8000622:	46a2      	mov	sl, r4
 8000624:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000626:	42a3      	cmp	r3, r4
 8000628:	d9d7      	bls.n	80005da <__udivmoddi4+0x4e>
 800062a:	2200      	movs	r2, #0
 800062c:	2300      	movs	r3, #0
 800062e:	9200      	str	r2, [sp, #0]
 8000630:	9301      	str	r3, [sp, #4]
 8000632:	4663      	mov	r3, ip
 8000634:	2b00      	cmp	r3, #0
 8000636:	d0e9      	beq.n	800060c <__udivmoddi4+0x80>
 8000638:	07fb      	lsls	r3, r7, #31
 800063a:	4698      	mov	r8, r3
 800063c:	4641      	mov	r1, r8
 800063e:	0872      	lsrs	r2, r6, #1
 8000640:	430a      	orrs	r2, r1
 8000642:	087b      	lsrs	r3, r7, #1
 8000644:	4666      	mov	r6, ip
 8000646:	e00e      	b.n	8000666 <__udivmoddi4+0xda>
 8000648:	42ab      	cmp	r3, r5
 800064a:	d101      	bne.n	8000650 <__udivmoddi4+0xc4>
 800064c:	42a2      	cmp	r2, r4
 800064e:	d80c      	bhi.n	800066a <__udivmoddi4+0xde>
 8000650:	1aa4      	subs	r4, r4, r2
 8000652:	419d      	sbcs	r5, r3
 8000654:	2001      	movs	r0, #1
 8000656:	1924      	adds	r4, r4, r4
 8000658:	416d      	adcs	r5, r5
 800065a:	2100      	movs	r1, #0
 800065c:	3e01      	subs	r6, #1
 800065e:	1824      	adds	r4, r4, r0
 8000660:	414d      	adcs	r5, r1
 8000662:	2e00      	cmp	r6, #0
 8000664:	d006      	beq.n	8000674 <__udivmoddi4+0xe8>
 8000666:	42ab      	cmp	r3, r5
 8000668:	d9ee      	bls.n	8000648 <__udivmoddi4+0xbc>
 800066a:	3e01      	subs	r6, #1
 800066c:	1924      	adds	r4, r4, r4
 800066e:	416d      	adcs	r5, r5
 8000670:	2e00      	cmp	r6, #0
 8000672:	d1f8      	bne.n	8000666 <__udivmoddi4+0xda>
 8000674:	9800      	ldr	r0, [sp, #0]
 8000676:	9901      	ldr	r1, [sp, #4]
 8000678:	4653      	mov	r3, sl
 800067a:	1900      	adds	r0, r0, r4
 800067c:	4169      	adcs	r1, r5
 800067e:	2b00      	cmp	r3, #0
 8000680:	db23      	blt.n	80006ca <__udivmoddi4+0x13e>
 8000682:	002b      	movs	r3, r5
 8000684:	4652      	mov	r2, sl
 8000686:	40d3      	lsrs	r3, r2
 8000688:	002a      	movs	r2, r5
 800068a:	4664      	mov	r4, ip
 800068c:	40e2      	lsrs	r2, r4
 800068e:	001c      	movs	r4, r3
 8000690:	4653      	mov	r3, sl
 8000692:	0015      	movs	r5, r2
 8000694:	2b00      	cmp	r3, #0
 8000696:	db2d      	blt.n	80006f4 <__udivmoddi4+0x168>
 8000698:	0026      	movs	r6, r4
 800069a:	4657      	mov	r7, sl
 800069c:	40be      	lsls	r6, r7
 800069e:	0033      	movs	r3, r6
 80006a0:	0026      	movs	r6, r4
 80006a2:	4667      	mov	r7, ip
 80006a4:	40be      	lsls	r6, r7
 80006a6:	0032      	movs	r2, r6
 80006a8:	1a80      	subs	r0, r0, r2
 80006aa:	4199      	sbcs	r1, r3
 80006ac:	9000      	str	r0, [sp, #0]
 80006ae:	9101      	str	r1, [sp, #4]
 80006b0:	e7ac      	b.n	800060c <__udivmoddi4+0x80>
 80006b2:	4662      	mov	r2, ip
 80006b4:	2320      	movs	r3, #32
 80006b6:	1a9b      	subs	r3, r3, r2
 80006b8:	464a      	mov	r2, r9
 80006ba:	40da      	lsrs	r2, r3
 80006bc:	4661      	mov	r1, ip
 80006be:	0013      	movs	r3, r2
 80006c0:	4642      	mov	r2, r8
 80006c2:	408a      	lsls	r2, r1
 80006c4:	0017      	movs	r7, r2
 80006c6:	431f      	orrs	r7, r3
 80006c8:	e780      	b.n	80005cc <__udivmoddi4+0x40>
 80006ca:	4662      	mov	r2, ip
 80006cc:	2320      	movs	r3, #32
 80006ce:	1a9b      	subs	r3, r3, r2
 80006d0:	002a      	movs	r2, r5
 80006d2:	4666      	mov	r6, ip
 80006d4:	409a      	lsls	r2, r3
 80006d6:	0023      	movs	r3, r4
 80006d8:	40f3      	lsrs	r3, r6
 80006da:	4313      	orrs	r3, r2
 80006dc:	e7d4      	b.n	8000688 <__udivmoddi4+0xfc>
 80006de:	4662      	mov	r2, ip
 80006e0:	2320      	movs	r3, #32
 80006e2:	2100      	movs	r1, #0
 80006e4:	1a9b      	subs	r3, r3, r2
 80006e6:	2200      	movs	r2, #0
 80006e8:	9100      	str	r1, [sp, #0]
 80006ea:	9201      	str	r2, [sp, #4]
 80006ec:	2201      	movs	r2, #1
 80006ee:	40da      	lsrs	r2, r3
 80006f0:	9201      	str	r2, [sp, #4]
 80006f2:	e780      	b.n	80005f6 <__udivmoddi4+0x6a>
 80006f4:	2320      	movs	r3, #32
 80006f6:	4662      	mov	r2, ip
 80006f8:	0026      	movs	r6, r4
 80006fa:	1a9b      	subs	r3, r3, r2
 80006fc:	40de      	lsrs	r6, r3
 80006fe:	002f      	movs	r7, r5
 8000700:	46b0      	mov	r8, r6
 8000702:	4666      	mov	r6, ip
 8000704:	40b7      	lsls	r7, r6
 8000706:	4646      	mov	r6, r8
 8000708:	003b      	movs	r3, r7
 800070a:	4333      	orrs	r3, r6
 800070c:	e7c8      	b.n	80006a0 <__udivmoddi4+0x114>
 800070e:	46c0      	nop			; (mov r8, r8)

08000710 <__eqsf2>:
 8000710:	b570      	push	{r4, r5, r6, lr}
 8000712:	0042      	lsls	r2, r0, #1
 8000714:	024e      	lsls	r6, r1, #9
 8000716:	004c      	lsls	r4, r1, #1
 8000718:	0245      	lsls	r5, r0, #9
 800071a:	0a6d      	lsrs	r5, r5, #9
 800071c:	0e12      	lsrs	r2, r2, #24
 800071e:	0fc3      	lsrs	r3, r0, #31
 8000720:	0a76      	lsrs	r6, r6, #9
 8000722:	0e24      	lsrs	r4, r4, #24
 8000724:	0fc9      	lsrs	r1, r1, #31
 8000726:	2aff      	cmp	r2, #255	; 0xff
 8000728:	d00f      	beq.n	800074a <__eqsf2+0x3a>
 800072a:	2cff      	cmp	r4, #255	; 0xff
 800072c:	d011      	beq.n	8000752 <__eqsf2+0x42>
 800072e:	2001      	movs	r0, #1
 8000730:	42a2      	cmp	r2, r4
 8000732:	d000      	beq.n	8000736 <__eqsf2+0x26>
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	42b5      	cmp	r5, r6
 8000738:	d1fc      	bne.n	8000734 <__eqsf2+0x24>
 800073a:	428b      	cmp	r3, r1
 800073c:	d00d      	beq.n	800075a <__eqsf2+0x4a>
 800073e:	2a00      	cmp	r2, #0
 8000740:	d1f8      	bne.n	8000734 <__eqsf2+0x24>
 8000742:	0028      	movs	r0, r5
 8000744:	1e45      	subs	r5, r0, #1
 8000746:	41a8      	sbcs	r0, r5
 8000748:	e7f4      	b.n	8000734 <__eqsf2+0x24>
 800074a:	2001      	movs	r0, #1
 800074c:	2d00      	cmp	r5, #0
 800074e:	d1f1      	bne.n	8000734 <__eqsf2+0x24>
 8000750:	e7eb      	b.n	800072a <__eqsf2+0x1a>
 8000752:	2001      	movs	r0, #1
 8000754:	2e00      	cmp	r6, #0
 8000756:	d1ed      	bne.n	8000734 <__eqsf2+0x24>
 8000758:	e7e9      	b.n	800072e <__eqsf2+0x1e>
 800075a:	2000      	movs	r0, #0
 800075c:	e7ea      	b.n	8000734 <__eqsf2+0x24>
 800075e:	46c0      	nop			; (mov r8, r8)

08000760 <__gesf2>:
 8000760:	b570      	push	{r4, r5, r6, lr}
 8000762:	004a      	lsls	r2, r1, #1
 8000764:	024e      	lsls	r6, r1, #9
 8000766:	0245      	lsls	r5, r0, #9
 8000768:	0044      	lsls	r4, r0, #1
 800076a:	0a6d      	lsrs	r5, r5, #9
 800076c:	0e24      	lsrs	r4, r4, #24
 800076e:	0fc3      	lsrs	r3, r0, #31
 8000770:	0a76      	lsrs	r6, r6, #9
 8000772:	0e12      	lsrs	r2, r2, #24
 8000774:	0fc9      	lsrs	r1, r1, #31
 8000776:	2cff      	cmp	r4, #255	; 0xff
 8000778:	d015      	beq.n	80007a6 <__gesf2+0x46>
 800077a:	2aff      	cmp	r2, #255	; 0xff
 800077c:	d00e      	beq.n	800079c <__gesf2+0x3c>
 800077e:	2c00      	cmp	r4, #0
 8000780:	d115      	bne.n	80007ae <__gesf2+0x4e>
 8000782:	2a00      	cmp	r2, #0
 8000784:	d101      	bne.n	800078a <__gesf2+0x2a>
 8000786:	2e00      	cmp	r6, #0
 8000788:	d01c      	beq.n	80007c4 <__gesf2+0x64>
 800078a:	2d00      	cmp	r5, #0
 800078c:	d014      	beq.n	80007b8 <__gesf2+0x58>
 800078e:	428b      	cmp	r3, r1
 8000790:	d027      	beq.n	80007e2 <__gesf2+0x82>
 8000792:	2002      	movs	r0, #2
 8000794:	3b01      	subs	r3, #1
 8000796:	4018      	ands	r0, r3
 8000798:	3801      	subs	r0, #1
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	2e00      	cmp	r6, #0
 800079e:	d0ee      	beq.n	800077e <__gesf2+0x1e>
 80007a0:	2002      	movs	r0, #2
 80007a2:	4240      	negs	r0, r0
 80007a4:	e7f9      	b.n	800079a <__gesf2+0x3a>
 80007a6:	2d00      	cmp	r5, #0
 80007a8:	d1fa      	bne.n	80007a0 <__gesf2+0x40>
 80007aa:	2aff      	cmp	r2, #255	; 0xff
 80007ac:	d00e      	beq.n	80007cc <__gesf2+0x6c>
 80007ae:	2a00      	cmp	r2, #0
 80007b0:	d10e      	bne.n	80007d0 <__gesf2+0x70>
 80007b2:	2e00      	cmp	r6, #0
 80007b4:	d0ed      	beq.n	8000792 <__gesf2+0x32>
 80007b6:	e00b      	b.n	80007d0 <__gesf2+0x70>
 80007b8:	2301      	movs	r3, #1
 80007ba:	3901      	subs	r1, #1
 80007bc:	4399      	bics	r1, r3
 80007be:	0008      	movs	r0, r1
 80007c0:	3001      	adds	r0, #1
 80007c2:	e7ea      	b.n	800079a <__gesf2+0x3a>
 80007c4:	2000      	movs	r0, #0
 80007c6:	2d00      	cmp	r5, #0
 80007c8:	d0e7      	beq.n	800079a <__gesf2+0x3a>
 80007ca:	e7e2      	b.n	8000792 <__gesf2+0x32>
 80007cc:	2e00      	cmp	r6, #0
 80007ce:	d1e7      	bne.n	80007a0 <__gesf2+0x40>
 80007d0:	428b      	cmp	r3, r1
 80007d2:	d1de      	bne.n	8000792 <__gesf2+0x32>
 80007d4:	4294      	cmp	r4, r2
 80007d6:	dd05      	ble.n	80007e4 <__gesf2+0x84>
 80007d8:	2102      	movs	r1, #2
 80007da:	1e58      	subs	r0, r3, #1
 80007dc:	4008      	ands	r0, r1
 80007de:	3801      	subs	r0, #1
 80007e0:	e7db      	b.n	800079a <__gesf2+0x3a>
 80007e2:	2400      	movs	r4, #0
 80007e4:	42a2      	cmp	r2, r4
 80007e6:	dc04      	bgt.n	80007f2 <__gesf2+0x92>
 80007e8:	42b5      	cmp	r5, r6
 80007ea:	d8d2      	bhi.n	8000792 <__gesf2+0x32>
 80007ec:	2000      	movs	r0, #0
 80007ee:	42b5      	cmp	r5, r6
 80007f0:	d2d3      	bcs.n	800079a <__gesf2+0x3a>
 80007f2:	1e58      	subs	r0, r3, #1
 80007f4:	2301      	movs	r3, #1
 80007f6:	4398      	bics	r0, r3
 80007f8:	3001      	adds	r0, #1
 80007fa:	e7ce      	b.n	800079a <__gesf2+0x3a>

080007fc <__lesf2>:
 80007fc:	b530      	push	{r4, r5, lr}
 80007fe:	0042      	lsls	r2, r0, #1
 8000800:	0244      	lsls	r4, r0, #9
 8000802:	024d      	lsls	r5, r1, #9
 8000804:	0fc3      	lsrs	r3, r0, #31
 8000806:	0048      	lsls	r0, r1, #1
 8000808:	0a64      	lsrs	r4, r4, #9
 800080a:	0e12      	lsrs	r2, r2, #24
 800080c:	0a6d      	lsrs	r5, r5, #9
 800080e:	0e00      	lsrs	r0, r0, #24
 8000810:	0fc9      	lsrs	r1, r1, #31
 8000812:	2aff      	cmp	r2, #255	; 0xff
 8000814:	d012      	beq.n	800083c <__lesf2+0x40>
 8000816:	28ff      	cmp	r0, #255	; 0xff
 8000818:	d00c      	beq.n	8000834 <__lesf2+0x38>
 800081a:	2a00      	cmp	r2, #0
 800081c:	d112      	bne.n	8000844 <__lesf2+0x48>
 800081e:	2800      	cmp	r0, #0
 8000820:	d119      	bne.n	8000856 <__lesf2+0x5a>
 8000822:	2d00      	cmp	r5, #0
 8000824:	d117      	bne.n	8000856 <__lesf2+0x5a>
 8000826:	2c00      	cmp	r4, #0
 8000828:	d02b      	beq.n	8000882 <__lesf2+0x86>
 800082a:	2002      	movs	r0, #2
 800082c:	3b01      	subs	r3, #1
 800082e:	4018      	ands	r0, r3
 8000830:	3801      	subs	r0, #1
 8000832:	e026      	b.n	8000882 <__lesf2+0x86>
 8000834:	2d00      	cmp	r5, #0
 8000836:	d0f0      	beq.n	800081a <__lesf2+0x1e>
 8000838:	2002      	movs	r0, #2
 800083a:	e022      	b.n	8000882 <__lesf2+0x86>
 800083c:	2c00      	cmp	r4, #0
 800083e:	d1fb      	bne.n	8000838 <__lesf2+0x3c>
 8000840:	28ff      	cmp	r0, #255	; 0xff
 8000842:	d01f      	beq.n	8000884 <__lesf2+0x88>
 8000844:	2800      	cmp	r0, #0
 8000846:	d11f      	bne.n	8000888 <__lesf2+0x8c>
 8000848:	2d00      	cmp	r5, #0
 800084a:	d11d      	bne.n	8000888 <__lesf2+0x8c>
 800084c:	2002      	movs	r0, #2
 800084e:	3b01      	subs	r3, #1
 8000850:	4018      	ands	r0, r3
 8000852:	3801      	subs	r0, #1
 8000854:	e015      	b.n	8000882 <__lesf2+0x86>
 8000856:	2c00      	cmp	r4, #0
 8000858:	d00e      	beq.n	8000878 <__lesf2+0x7c>
 800085a:	428b      	cmp	r3, r1
 800085c:	d1e5      	bne.n	800082a <__lesf2+0x2e>
 800085e:	2200      	movs	r2, #0
 8000860:	4290      	cmp	r0, r2
 8000862:	dc04      	bgt.n	800086e <__lesf2+0x72>
 8000864:	42ac      	cmp	r4, r5
 8000866:	d8e0      	bhi.n	800082a <__lesf2+0x2e>
 8000868:	2000      	movs	r0, #0
 800086a:	42ac      	cmp	r4, r5
 800086c:	d209      	bcs.n	8000882 <__lesf2+0x86>
 800086e:	1e58      	subs	r0, r3, #1
 8000870:	2301      	movs	r3, #1
 8000872:	4398      	bics	r0, r3
 8000874:	3001      	adds	r0, #1
 8000876:	e004      	b.n	8000882 <__lesf2+0x86>
 8000878:	2301      	movs	r3, #1
 800087a:	3901      	subs	r1, #1
 800087c:	4399      	bics	r1, r3
 800087e:	0008      	movs	r0, r1
 8000880:	3001      	adds	r0, #1
 8000882:	bd30      	pop	{r4, r5, pc}
 8000884:	2d00      	cmp	r5, #0
 8000886:	d1d7      	bne.n	8000838 <__lesf2+0x3c>
 8000888:	428b      	cmp	r3, r1
 800088a:	d1ce      	bne.n	800082a <__lesf2+0x2e>
 800088c:	4282      	cmp	r2, r0
 800088e:	dde7      	ble.n	8000860 <__lesf2+0x64>
 8000890:	2102      	movs	r1, #2
 8000892:	1e58      	subs	r0, r3, #1
 8000894:	4008      	ands	r0, r1
 8000896:	3801      	subs	r0, #1
 8000898:	e7f3      	b.n	8000882 <__lesf2+0x86>
 800089a:	46c0      	nop			; (mov r8, r8)

0800089c <__aeabi_fmul>:
 800089c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800089e:	464e      	mov	r6, r9
 80008a0:	4657      	mov	r7, sl
 80008a2:	4645      	mov	r5, r8
 80008a4:	46de      	mov	lr, fp
 80008a6:	b5e0      	push	{r5, r6, r7, lr}
 80008a8:	0243      	lsls	r3, r0, #9
 80008aa:	0a5b      	lsrs	r3, r3, #9
 80008ac:	0045      	lsls	r5, r0, #1
 80008ae:	b083      	sub	sp, #12
 80008b0:	1c0f      	adds	r7, r1, #0
 80008b2:	4699      	mov	r9, r3
 80008b4:	0e2d      	lsrs	r5, r5, #24
 80008b6:	0fc6      	lsrs	r6, r0, #31
 80008b8:	2d00      	cmp	r5, #0
 80008ba:	d057      	beq.n	800096c <__aeabi_fmul+0xd0>
 80008bc:	2dff      	cmp	r5, #255	; 0xff
 80008be:	d024      	beq.n	800090a <__aeabi_fmul+0x6e>
 80008c0:	2080      	movs	r0, #128	; 0x80
 80008c2:	00db      	lsls	r3, r3, #3
 80008c4:	04c0      	lsls	r0, r0, #19
 80008c6:	4318      	orrs	r0, r3
 80008c8:	2300      	movs	r3, #0
 80008ca:	4681      	mov	r9, r0
 80008cc:	469a      	mov	sl, r3
 80008ce:	469b      	mov	fp, r3
 80008d0:	3d7f      	subs	r5, #127	; 0x7f
 80008d2:	027c      	lsls	r4, r7, #9
 80008d4:	007a      	lsls	r2, r7, #1
 80008d6:	0ffb      	lsrs	r3, r7, #31
 80008d8:	0a64      	lsrs	r4, r4, #9
 80008da:	0e12      	lsrs	r2, r2, #24
 80008dc:	4698      	mov	r8, r3
 80008de:	d023      	beq.n	8000928 <__aeabi_fmul+0x8c>
 80008e0:	2aff      	cmp	r2, #255	; 0xff
 80008e2:	d04b      	beq.n	800097c <__aeabi_fmul+0xe0>
 80008e4:	00e3      	lsls	r3, r4, #3
 80008e6:	2480      	movs	r4, #128	; 0x80
 80008e8:	2000      	movs	r0, #0
 80008ea:	04e4      	lsls	r4, r4, #19
 80008ec:	3a7f      	subs	r2, #127	; 0x7f
 80008ee:	431c      	orrs	r4, r3
 80008f0:	18ad      	adds	r5, r5, r2
 80008f2:	1c6b      	adds	r3, r5, #1
 80008f4:	4647      	mov	r7, r8
 80008f6:	9301      	str	r3, [sp, #4]
 80008f8:	4653      	mov	r3, sl
 80008fa:	4077      	eors	r7, r6
 80008fc:	003a      	movs	r2, r7
 80008fe:	2b0f      	cmp	r3, #15
 8000900:	d848      	bhi.n	8000994 <__aeabi_fmul+0xf8>
 8000902:	497d      	ldr	r1, [pc, #500]	; (8000af8 <__aeabi_fmul+0x25c>)
 8000904:	009b      	lsls	r3, r3, #2
 8000906:	58cb      	ldr	r3, [r1, r3]
 8000908:	469f      	mov	pc, r3
 800090a:	2b00      	cmp	r3, #0
 800090c:	d000      	beq.n	8000910 <__aeabi_fmul+0x74>
 800090e:	e085      	b.n	8000a1c <__aeabi_fmul+0x180>
 8000910:	3308      	adds	r3, #8
 8000912:	469a      	mov	sl, r3
 8000914:	3b06      	subs	r3, #6
 8000916:	469b      	mov	fp, r3
 8000918:	027c      	lsls	r4, r7, #9
 800091a:	007a      	lsls	r2, r7, #1
 800091c:	0ffb      	lsrs	r3, r7, #31
 800091e:	25ff      	movs	r5, #255	; 0xff
 8000920:	0a64      	lsrs	r4, r4, #9
 8000922:	0e12      	lsrs	r2, r2, #24
 8000924:	4698      	mov	r8, r3
 8000926:	d1db      	bne.n	80008e0 <__aeabi_fmul+0x44>
 8000928:	2c00      	cmp	r4, #0
 800092a:	d000      	beq.n	800092e <__aeabi_fmul+0x92>
 800092c:	e090      	b.n	8000a50 <__aeabi_fmul+0x1b4>
 800092e:	4652      	mov	r2, sl
 8000930:	2301      	movs	r3, #1
 8000932:	431a      	orrs	r2, r3
 8000934:	4692      	mov	sl, r2
 8000936:	2001      	movs	r0, #1
 8000938:	e7db      	b.n	80008f2 <__aeabi_fmul+0x56>
 800093a:	464c      	mov	r4, r9
 800093c:	4658      	mov	r0, fp
 800093e:	0017      	movs	r7, r2
 8000940:	2802      	cmp	r0, #2
 8000942:	d024      	beq.n	800098e <__aeabi_fmul+0xf2>
 8000944:	2803      	cmp	r0, #3
 8000946:	d100      	bne.n	800094a <__aeabi_fmul+0xae>
 8000948:	e0cf      	b.n	8000aea <__aeabi_fmul+0x24e>
 800094a:	2200      	movs	r2, #0
 800094c:	2300      	movs	r3, #0
 800094e:	2801      	cmp	r0, #1
 8000950:	d14d      	bne.n	80009ee <__aeabi_fmul+0x152>
 8000952:	0258      	lsls	r0, r3, #9
 8000954:	05d2      	lsls	r2, r2, #23
 8000956:	0a40      	lsrs	r0, r0, #9
 8000958:	07ff      	lsls	r7, r7, #31
 800095a:	4310      	orrs	r0, r2
 800095c:	4338      	orrs	r0, r7
 800095e:	b003      	add	sp, #12
 8000960:	bc3c      	pop	{r2, r3, r4, r5}
 8000962:	4690      	mov	r8, r2
 8000964:	4699      	mov	r9, r3
 8000966:	46a2      	mov	sl, r4
 8000968:	46ab      	mov	fp, r5
 800096a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800096c:	2b00      	cmp	r3, #0
 800096e:	d15b      	bne.n	8000a28 <__aeabi_fmul+0x18c>
 8000970:	2304      	movs	r3, #4
 8000972:	469a      	mov	sl, r3
 8000974:	3b03      	subs	r3, #3
 8000976:	2500      	movs	r5, #0
 8000978:	469b      	mov	fp, r3
 800097a:	e7aa      	b.n	80008d2 <__aeabi_fmul+0x36>
 800097c:	35ff      	adds	r5, #255	; 0xff
 800097e:	2c00      	cmp	r4, #0
 8000980:	d160      	bne.n	8000a44 <__aeabi_fmul+0x1a8>
 8000982:	4652      	mov	r2, sl
 8000984:	2302      	movs	r3, #2
 8000986:	431a      	orrs	r2, r3
 8000988:	4692      	mov	sl, r2
 800098a:	2002      	movs	r0, #2
 800098c:	e7b1      	b.n	80008f2 <__aeabi_fmul+0x56>
 800098e:	22ff      	movs	r2, #255	; 0xff
 8000990:	2300      	movs	r3, #0
 8000992:	e7de      	b.n	8000952 <__aeabi_fmul+0xb6>
 8000994:	464b      	mov	r3, r9
 8000996:	0c1b      	lsrs	r3, r3, #16
 8000998:	469c      	mov	ip, r3
 800099a:	464b      	mov	r3, r9
 800099c:	0426      	lsls	r6, r4, #16
 800099e:	0c36      	lsrs	r6, r6, #16
 80009a0:	0418      	lsls	r0, r3, #16
 80009a2:	4661      	mov	r1, ip
 80009a4:	0033      	movs	r3, r6
 80009a6:	0c22      	lsrs	r2, r4, #16
 80009a8:	4664      	mov	r4, ip
 80009aa:	0c00      	lsrs	r0, r0, #16
 80009ac:	4343      	muls	r3, r0
 80009ae:	434e      	muls	r6, r1
 80009b0:	4350      	muls	r0, r2
 80009b2:	4354      	muls	r4, r2
 80009b4:	1980      	adds	r0, r0, r6
 80009b6:	0c1a      	lsrs	r2, r3, #16
 80009b8:	1812      	adds	r2, r2, r0
 80009ba:	4296      	cmp	r6, r2
 80009bc:	d903      	bls.n	80009c6 <__aeabi_fmul+0x12a>
 80009be:	2180      	movs	r1, #128	; 0x80
 80009c0:	0249      	lsls	r1, r1, #9
 80009c2:	468c      	mov	ip, r1
 80009c4:	4464      	add	r4, ip
 80009c6:	041b      	lsls	r3, r3, #16
 80009c8:	0c1b      	lsrs	r3, r3, #16
 80009ca:	0410      	lsls	r0, r2, #16
 80009cc:	18c0      	adds	r0, r0, r3
 80009ce:	0183      	lsls	r3, r0, #6
 80009d0:	1e5e      	subs	r6, r3, #1
 80009d2:	41b3      	sbcs	r3, r6
 80009d4:	0e80      	lsrs	r0, r0, #26
 80009d6:	4318      	orrs	r0, r3
 80009d8:	0c13      	lsrs	r3, r2, #16
 80009da:	191b      	adds	r3, r3, r4
 80009dc:	019b      	lsls	r3, r3, #6
 80009de:	4303      	orrs	r3, r0
 80009e0:	001c      	movs	r4, r3
 80009e2:	0123      	lsls	r3, r4, #4
 80009e4:	d579      	bpl.n	8000ada <__aeabi_fmul+0x23e>
 80009e6:	2301      	movs	r3, #1
 80009e8:	0862      	lsrs	r2, r4, #1
 80009ea:	401c      	ands	r4, r3
 80009ec:	4314      	orrs	r4, r2
 80009ee:	9a01      	ldr	r2, [sp, #4]
 80009f0:	327f      	adds	r2, #127	; 0x7f
 80009f2:	2a00      	cmp	r2, #0
 80009f4:	dd4d      	ble.n	8000a92 <__aeabi_fmul+0x1f6>
 80009f6:	0763      	lsls	r3, r4, #29
 80009f8:	d004      	beq.n	8000a04 <__aeabi_fmul+0x168>
 80009fa:	230f      	movs	r3, #15
 80009fc:	4023      	ands	r3, r4
 80009fe:	2b04      	cmp	r3, #4
 8000a00:	d000      	beq.n	8000a04 <__aeabi_fmul+0x168>
 8000a02:	3404      	adds	r4, #4
 8000a04:	0123      	lsls	r3, r4, #4
 8000a06:	d503      	bpl.n	8000a10 <__aeabi_fmul+0x174>
 8000a08:	4b3c      	ldr	r3, [pc, #240]	; (8000afc <__aeabi_fmul+0x260>)
 8000a0a:	9a01      	ldr	r2, [sp, #4]
 8000a0c:	401c      	ands	r4, r3
 8000a0e:	3280      	adds	r2, #128	; 0x80
 8000a10:	2afe      	cmp	r2, #254	; 0xfe
 8000a12:	dcbc      	bgt.n	800098e <__aeabi_fmul+0xf2>
 8000a14:	01a3      	lsls	r3, r4, #6
 8000a16:	0a5b      	lsrs	r3, r3, #9
 8000a18:	b2d2      	uxtb	r2, r2
 8000a1a:	e79a      	b.n	8000952 <__aeabi_fmul+0xb6>
 8000a1c:	230c      	movs	r3, #12
 8000a1e:	469a      	mov	sl, r3
 8000a20:	3b09      	subs	r3, #9
 8000a22:	25ff      	movs	r5, #255	; 0xff
 8000a24:	469b      	mov	fp, r3
 8000a26:	e754      	b.n	80008d2 <__aeabi_fmul+0x36>
 8000a28:	0018      	movs	r0, r3
 8000a2a:	f001 f9d7 	bl	8001ddc <__clzsi2>
 8000a2e:	464a      	mov	r2, r9
 8000a30:	1f43      	subs	r3, r0, #5
 8000a32:	2576      	movs	r5, #118	; 0x76
 8000a34:	409a      	lsls	r2, r3
 8000a36:	2300      	movs	r3, #0
 8000a38:	426d      	negs	r5, r5
 8000a3a:	4691      	mov	r9, r2
 8000a3c:	1a2d      	subs	r5, r5, r0
 8000a3e:	469a      	mov	sl, r3
 8000a40:	469b      	mov	fp, r3
 8000a42:	e746      	b.n	80008d2 <__aeabi_fmul+0x36>
 8000a44:	4652      	mov	r2, sl
 8000a46:	2303      	movs	r3, #3
 8000a48:	431a      	orrs	r2, r3
 8000a4a:	4692      	mov	sl, r2
 8000a4c:	2003      	movs	r0, #3
 8000a4e:	e750      	b.n	80008f2 <__aeabi_fmul+0x56>
 8000a50:	0020      	movs	r0, r4
 8000a52:	f001 f9c3 	bl	8001ddc <__clzsi2>
 8000a56:	1f43      	subs	r3, r0, #5
 8000a58:	1a2d      	subs	r5, r5, r0
 8000a5a:	409c      	lsls	r4, r3
 8000a5c:	3d76      	subs	r5, #118	; 0x76
 8000a5e:	2000      	movs	r0, #0
 8000a60:	e747      	b.n	80008f2 <__aeabi_fmul+0x56>
 8000a62:	2380      	movs	r3, #128	; 0x80
 8000a64:	2700      	movs	r7, #0
 8000a66:	03db      	lsls	r3, r3, #15
 8000a68:	22ff      	movs	r2, #255	; 0xff
 8000a6a:	e772      	b.n	8000952 <__aeabi_fmul+0xb6>
 8000a6c:	4642      	mov	r2, r8
 8000a6e:	e766      	b.n	800093e <__aeabi_fmul+0xa2>
 8000a70:	464c      	mov	r4, r9
 8000a72:	0032      	movs	r2, r6
 8000a74:	4658      	mov	r0, fp
 8000a76:	e762      	b.n	800093e <__aeabi_fmul+0xa2>
 8000a78:	2380      	movs	r3, #128	; 0x80
 8000a7a:	464a      	mov	r2, r9
 8000a7c:	03db      	lsls	r3, r3, #15
 8000a7e:	421a      	tst	r2, r3
 8000a80:	d022      	beq.n	8000ac8 <__aeabi_fmul+0x22c>
 8000a82:	421c      	tst	r4, r3
 8000a84:	d120      	bne.n	8000ac8 <__aeabi_fmul+0x22c>
 8000a86:	4323      	orrs	r3, r4
 8000a88:	025b      	lsls	r3, r3, #9
 8000a8a:	0a5b      	lsrs	r3, r3, #9
 8000a8c:	4647      	mov	r7, r8
 8000a8e:	22ff      	movs	r2, #255	; 0xff
 8000a90:	e75f      	b.n	8000952 <__aeabi_fmul+0xb6>
 8000a92:	2301      	movs	r3, #1
 8000a94:	1a9a      	subs	r2, r3, r2
 8000a96:	2a1b      	cmp	r2, #27
 8000a98:	dc21      	bgt.n	8000ade <__aeabi_fmul+0x242>
 8000a9a:	0023      	movs	r3, r4
 8000a9c:	9901      	ldr	r1, [sp, #4]
 8000a9e:	40d3      	lsrs	r3, r2
 8000aa0:	319e      	adds	r1, #158	; 0x9e
 8000aa2:	408c      	lsls	r4, r1
 8000aa4:	001a      	movs	r2, r3
 8000aa6:	0023      	movs	r3, r4
 8000aa8:	1e5c      	subs	r4, r3, #1
 8000aaa:	41a3      	sbcs	r3, r4
 8000aac:	4313      	orrs	r3, r2
 8000aae:	075a      	lsls	r2, r3, #29
 8000ab0:	d004      	beq.n	8000abc <__aeabi_fmul+0x220>
 8000ab2:	220f      	movs	r2, #15
 8000ab4:	401a      	ands	r2, r3
 8000ab6:	2a04      	cmp	r2, #4
 8000ab8:	d000      	beq.n	8000abc <__aeabi_fmul+0x220>
 8000aba:	3304      	adds	r3, #4
 8000abc:	015a      	lsls	r2, r3, #5
 8000abe:	d411      	bmi.n	8000ae4 <__aeabi_fmul+0x248>
 8000ac0:	019b      	lsls	r3, r3, #6
 8000ac2:	0a5b      	lsrs	r3, r3, #9
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	e744      	b.n	8000952 <__aeabi_fmul+0xb6>
 8000ac8:	2380      	movs	r3, #128	; 0x80
 8000aca:	464a      	mov	r2, r9
 8000acc:	03db      	lsls	r3, r3, #15
 8000ace:	4313      	orrs	r3, r2
 8000ad0:	025b      	lsls	r3, r3, #9
 8000ad2:	0a5b      	lsrs	r3, r3, #9
 8000ad4:	0037      	movs	r7, r6
 8000ad6:	22ff      	movs	r2, #255	; 0xff
 8000ad8:	e73b      	b.n	8000952 <__aeabi_fmul+0xb6>
 8000ada:	9501      	str	r5, [sp, #4]
 8000adc:	e787      	b.n	80009ee <__aeabi_fmul+0x152>
 8000ade:	2200      	movs	r2, #0
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	e736      	b.n	8000952 <__aeabi_fmul+0xb6>
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	e733      	b.n	8000952 <__aeabi_fmul+0xb6>
 8000aea:	2380      	movs	r3, #128	; 0x80
 8000aec:	03db      	lsls	r3, r3, #15
 8000aee:	4323      	orrs	r3, r4
 8000af0:	025b      	lsls	r3, r3, #9
 8000af2:	0a5b      	lsrs	r3, r3, #9
 8000af4:	22ff      	movs	r2, #255	; 0xff
 8000af6:	e72c      	b.n	8000952 <__aeabi_fmul+0xb6>
 8000af8:	08008534 	.word	0x08008534
 8000afc:	f7ffffff 	.word	0xf7ffffff

08000b00 <__aeabi_fsub>:
 8000b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b02:	4647      	mov	r7, r8
 8000b04:	46ce      	mov	lr, r9
 8000b06:	0044      	lsls	r4, r0, #1
 8000b08:	0fc2      	lsrs	r2, r0, #31
 8000b0a:	b580      	push	{r7, lr}
 8000b0c:	0247      	lsls	r7, r0, #9
 8000b0e:	0248      	lsls	r0, r1, #9
 8000b10:	0a40      	lsrs	r0, r0, #9
 8000b12:	4684      	mov	ip, r0
 8000b14:	4666      	mov	r6, ip
 8000b16:	0048      	lsls	r0, r1, #1
 8000b18:	0a7f      	lsrs	r7, r7, #9
 8000b1a:	0e24      	lsrs	r4, r4, #24
 8000b1c:	00f6      	lsls	r6, r6, #3
 8000b1e:	0025      	movs	r5, r4
 8000b20:	4690      	mov	r8, r2
 8000b22:	00fb      	lsls	r3, r7, #3
 8000b24:	0e00      	lsrs	r0, r0, #24
 8000b26:	0fc9      	lsrs	r1, r1, #31
 8000b28:	46b1      	mov	r9, r6
 8000b2a:	28ff      	cmp	r0, #255	; 0xff
 8000b2c:	d100      	bne.n	8000b30 <__aeabi_fsub+0x30>
 8000b2e:	e085      	b.n	8000c3c <__aeabi_fsub+0x13c>
 8000b30:	2601      	movs	r6, #1
 8000b32:	4071      	eors	r1, r6
 8000b34:	1a26      	subs	r6, r4, r0
 8000b36:	4291      	cmp	r1, r2
 8000b38:	d057      	beq.n	8000bea <__aeabi_fsub+0xea>
 8000b3a:	2e00      	cmp	r6, #0
 8000b3c:	dd43      	ble.n	8000bc6 <__aeabi_fsub+0xc6>
 8000b3e:	2800      	cmp	r0, #0
 8000b40:	d000      	beq.n	8000b44 <__aeabi_fsub+0x44>
 8000b42:	e07f      	b.n	8000c44 <__aeabi_fsub+0x144>
 8000b44:	4649      	mov	r1, r9
 8000b46:	2900      	cmp	r1, #0
 8000b48:	d100      	bne.n	8000b4c <__aeabi_fsub+0x4c>
 8000b4a:	e0aa      	b.n	8000ca2 <__aeabi_fsub+0x1a2>
 8000b4c:	3e01      	subs	r6, #1
 8000b4e:	2e00      	cmp	r6, #0
 8000b50:	d000      	beq.n	8000b54 <__aeabi_fsub+0x54>
 8000b52:	e0f7      	b.n	8000d44 <__aeabi_fsub+0x244>
 8000b54:	1a5b      	subs	r3, r3, r1
 8000b56:	015a      	lsls	r2, r3, #5
 8000b58:	d400      	bmi.n	8000b5c <__aeabi_fsub+0x5c>
 8000b5a:	e08b      	b.n	8000c74 <__aeabi_fsub+0x174>
 8000b5c:	019b      	lsls	r3, r3, #6
 8000b5e:	099c      	lsrs	r4, r3, #6
 8000b60:	0020      	movs	r0, r4
 8000b62:	f001 f93b 	bl	8001ddc <__clzsi2>
 8000b66:	3805      	subs	r0, #5
 8000b68:	4084      	lsls	r4, r0
 8000b6a:	4285      	cmp	r5, r0
 8000b6c:	dd00      	ble.n	8000b70 <__aeabi_fsub+0x70>
 8000b6e:	e0d3      	b.n	8000d18 <__aeabi_fsub+0x218>
 8000b70:	1b45      	subs	r5, r0, r5
 8000b72:	0023      	movs	r3, r4
 8000b74:	2020      	movs	r0, #32
 8000b76:	3501      	adds	r5, #1
 8000b78:	40eb      	lsrs	r3, r5
 8000b7a:	1b45      	subs	r5, r0, r5
 8000b7c:	40ac      	lsls	r4, r5
 8000b7e:	1e62      	subs	r2, r4, #1
 8000b80:	4194      	sbcs	r4, r2
 8000b82:	4323      	orrs	r3, r4
 8000b84:	2407      	movs	r4, #7
 8000b86:	2500      	movs	r5, #0
 8000b88:	401c      	ands	r4, r3
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	4641      	mov	r1, r8
 8000b8e:	400a      	ands	r2, r1
 8000b90:	2c00      	cmp	r4, #0
 8000b92:	d004      	beq.n	8000b9e <__aeabi_fsub+0x9e>
 8000b94:	210f      	movs	r1, #15
 8000b96:	4019      	ands	r1, r3
 8000b98:	2904      	cmp	r1, #4
 8000b9a:	d000      	beq.n	8000b9e <__aeabi_fsub+0x9e>
 8000b9c:	3304      	adds	r3, #4
 8000b9e:	0159      	lsls	r1, r3, #5
 8000ba0:	d400      	bmi.n	8000ba4 <__aeabi_fsub+0xa4>
 8000ba2:	e080      	b.n	8000ca6 <__aeabi_fsub+0x1a6>
 8000ba4:	3501      	adds	r5, #1
 8000ba6:	b2ec      	uxtb	r4, r5
 8000ba8:	2dff      	cmp	r5, #255	; 0xff
 8000baa:	d000      	beq.n	8000bae <__aeabi_fsub+0xae>
 8000bac:	e0a3      	b.n	8000cf6 <__aeabi_fsub+0x1f6>
 8000bae:	24ff      	movs	r4, #255	; 0xff
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	025b      	lsls	r3, r3, #9
 8000bb4:	05e4      	lsls	r4, r4, #23
 8000bb6:	0a58      	lsrs	r0, r3, #9
 8000bb8:	07d2      	lsls	r2, r2, #31
 8000bba:	4320      	orrs	r0, r4
 8000bbc:	4310      	orrs	r0, r2
 8000bbe:	bc0c      	pop	{r2, r3}
 8000bc0:	4690      	mov	r8, r2
 8000bc2:	4699      	mov	r9, r3
 8000bc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000bc6:	2e00      	cmp	r6, #0
 8000bc8:	d174      	bne.n	8000cb4 <__aeabi_fsub+0x1b4>
 8000bca:	1c60      	adds	r0, r4, #1
 8000bcc:	b2c0      	uxtb	r0, r0
 8000bce:	2801      	cmp	r0, #1
 8000bd0:	dc00      	bgt.n	8000bd4 <__aeabi_fsub+0xd4>
 8000bd2:	e0a7      	b.n	8000d24 <__aeabi_fsub+0x224>
 8000bd4:	464a      	mov	r2, r9
 8000bd6:	1a9c      	subs	r4, r3, r2
 8000bd8:	0162      	lsls	r2, r4, #5
 8000bda:	d500      	bpl.n	8000bde <__aeabi_fsub+0xde>
 8000bdc:	e0b6      	b.n	8000d4c <__aeabi_fsub+0x24c>
 8000bde:	2c00      	cmp	r4, #0
 8000be0:	d1be      	bne.n	8000b60 <__aeabi_fsub+0x60>
 8000be2:	2200      	movs	r2, #0
 8000be4:	2400      	movs	r4, #0
 8000be6:	2300      	movs	r3, #0
 8000be8:	e7e3      	b.n	8000bb2 <__aeabi_fsub+0xb2>
 8000bea:	2e00      	cmp	r6, #0
 8000bec:	dc00      	bgt.n	8000bf0 <__aeabi_fsub+0xf0>
 8000bee:	e085      	b.n	8000cfc <__aeabi_fsub+0x1fc>
 8000bf0:	2800      	cmp	r0, #0
 8000bf2:	d046      	beq.n	8000c82 <__aeabi_fsub+0x182>
 8000bf4:	2cff      	cmp	r4, #255	; 0xff
 8000bf6:	d049      	beq.n	8000c8c <__aeabi_fsub+0x18c>
 8000bf8:	2280      	movs	r2, #128	; 0x80
 8000bfa:	4648      	mov	r0, r9
 8000bfc:	04d2      	lsls	r2, r2, #19
 8000bfe:	4310      	orrs	r0, r2
 8000c00:	4681      	mov	r9, r0
 8000c02:	2201      	movs	r2, #1
 8000c04:	2e1b      	cmp	r6, #27
 8000c06:	dc09      	bgt.n	8000c1c <__aeabi_fsub+0x11c>
 8000c08:	2020      	movs	r0, #32
 8000c0a:	464c      	mov	r4, r9
 8000c0c:	1b80      	subs	r0, r0, r6
 8000c0e:	4084      	lsls	r4, r0
 8000c10:	464a      	mov	r2, r9
 8000c12:	0020      	movs	r0, r4
 8000c14:	40f2      	lsrs	r2, r6
 8000c16:	1e44      	subs	r4, r0, #1
 8000c18:	41a0      	sbcs	r0, r4
 8000c1a:	4302      	orrs	r2, r0
 8000c1c:	189b      	adds	r3, r3, r2
 8000c1e:	015a      	lsls	r2, r3, #5
 8000c20:	d528      	bpl.n	8000c74 <__aeabi_fsub+0x174>
 8000c22:	3501      	adds	r5, #1
 8000c24:	2dff      	cmp	r5, #255	; 0xff
 8000c26:	d100      	bne.n	8000c2a <__aeabi_fsub+0x12a>
 8000c28:	e0a8      	b.n	8000d7c <__aeabi_fsub+0x27c>
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	2407      	movs	r4, #7
 8000c2e:	4994      	ldr	r1, [pc, #592]	; (8000e80 <__aeabi_fsub+0x380>)
 8000c30:	401a      	ands	r2, r3
 8000c32:	085b      	lsrs	r3, r3, #1
 8000c34:	400b      	ands	r3, r1
 8000c36:	4313      	orrs	r3, r2
 8000c38:	401c      	ands	r4, r3
 8000c3a:	e7a6      	b.n	8000b8a <__aeabi_fsub+0x8a>
 8000c3c:	2e00      	cmp	r6, #0
 8000c3e:	d000      	beq.n	8000c42 <__aeabi_fsub+0x142>
 8000c40:	e778      	b.n	8000b34 <__aeabi_fsub+0x34>
 8000c42:	e775      	b.n	8000b30 <__aeabi_fsub+0x30>
 8000c44:	2cff      	cmp	r4, #255	; 0xff
 8000c46:	d054      	beq.n	8000cf2 <__aeabi_fsub+0x1f2>
 8000c48:	2280      	movs	r2, #128	; 0x80
 8000c4a:	4649      	mov	r1, r9
 8000c4c:	04d2      	lsls	r2, r2, #19
 8000c4e:	4311      	orrs	r1, r2
 8000c50:	4689      	mov	r9, r1
 8000c52:	2201      	movs	r2, #1
 8000c54:	2e1b      	cmp	r6, #27
 8000c56:	dc09      	bgt.n	8000c6c <__aeabi_fsub+0x16c>
 8000c58:	2120      	movs	r1, #32
 8000c5a:	4648      	mov	r0, r9
 8000c5c:	1b89      	subs	r1, r1, r6
 8000c5e:	4088      	lsls	r0, r1
 8000c60:	464a      	mov	r2, r9
 8000c62:	0001      	movs	r1, r0
 8000c64:	40f2      	lsrs	r2, r6
 8000c66:	1e48      	subs	r0, r1, #1
 8000c68:	4181      	sbcs	r1, r0
 8000c6a:	430a      	orrs	r2, r1
 8000c6c:	1a9b      	subs	r3, r3, r2
 8000c6e:	015a      	lsls	r2, r3, #5
 8000c70:	d500      	bpl.n	8000c74 <__aeabi_fsub+0x174>
 8000c72:	e773      	b.n	8000b5c <__aeabi_fsub+0x5c>
 8000c74:	2201      	movs	r2, #1
 8000c76:	4641      	mov	r1, r8
 8000c78:	400a      	ands	r2, r1
 8000c7a:	0759      	lsls	r1, r3, #29
 8000c7c:	d000      	beq.n	8000c80 <__aeabi_fsub+0x180>
 8000c7e:	e789      	b.n	8000b94 <__aeabi_fsub+0x94>
 8000c80:	e011      	b.n	8000ca6 <__aeabi_fsub+0x1a6>
 8000c82:	4648      	mov	r0, r9
 8000c84:	2800      	cmp	r0, #0
 8000c86:	d158      	bne.n	8000d3a <__aeabi_fsub+0x23a>
 8000c88:	2cff      	cmp	r4, #255	; 0xff
 8000c8a:	d10c      	bne.n	8000ca6 <__aeabi_fsub+0x1a6>
 8000c8c:	08db      	lsrs	r3, r3, #3
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d100      	bne.n	8000c94 <__aeabi_fsub+0x194>
 8000c92:	e78c      	b.n	8000bae <__aeabi_fsub+0xae>
 8000c94:	2080      	movs	r0, #128	; 0x80
 8000c96:	03c0      	lsls	r0, r0, #15
 8000c98:	4303      	orrs	r3, r0
 8000c9a:	025b      	lsls	r3, r3, #9
 8000c9c:	0a5b      	lsrs	r3, r3, #9
 8000c9e:	24ff      	movs	r4, #255	; 0xff
 8000ca0:	e787      	b.n	8000bb2 <__aeabi_fsub+0xb2>
 8000ca2:	2cff      	cmp	r4, #255	; 0xff
 8000ca4:	d025      	beq.n	8000cf2 <__aeabi_fsub+0x1f2>
 8000ca6:	08db      	lsrs	r3, r3, #3
 8000ca8:	2dff      	cmp	r5, #255	; 0xff
 8000caa:	d0f0      	beq.n	8000c8e <__aeabi_fsub+0x18e>
 8000cac:	025b      	lsls	r3, r3, #9
 8000cae:	0a5b      	lsrs	r3, r3, #9
 8000cb0:	b2ec      	uxtb	r4, r5
 8000cb2:	e77e      	b.n	8000bb2 <__aeabi_fsub+0xb2>
 8000cb4:	2c00      	cmp	r4, #0
 8000cb6:	d04d      	beq.n	8000d54 <__aeabi_fsub+0x254>
 8000cb8:	28ff      	cmp	r0, #255	; 0xff
 8000cba:	d018      	beq.n	8000cee <__aeabi_fsub+0x1ee>
 8000cbc:	2480      	movs	r4, #128	; 0x80
 8000cbe:	04e4      	lsls	r4, r4, #19
 8000cc0:	4272      	negs	r2, r6
 8000cc2:	4323      	orrs	r3, r4
 8000cc4:	2a1b      	cmp	r2, #27
 8000cc6:	dd00      	ble.n	8000cca <__aeabi_fsub+0x1ca>
 8000cc8:	e0c4      	b.n	8000e54 <__aeabi_fsub+0x354>
 8000cca:	001c      	movs	r4, r3
 8000ccc:	2520      	movs	r5, #32
 8000cce:	40d4      	lsrs	r4, r2
 8000cd0:	1aaa      	subs	r2, r5, r2
 8000cd2:	4093      	lsls	r3, r2
 8000cd4:	1e5a      	subs	r2, r3, #1
 8000cd6:	4193      	sbcs	r3, r2
 8000cd8:	4323      	orrs	r3, r4
 8000cda:	464a      	mov	r2, r9
 8000cdc:	0005      	movs	r5, r0
 8000cde:	1ad3      	subs	r3, r2, r3
 8000ce0:	4688      	mov	r8, r1
 8000ce2:	e738      	b.n	8000b56 <__aeabi_fsub+0x56>
 8000ce4:	1c72      	adds	r2, r6, #1
 8000ce6:	d0f8      	beq.n	8000cda <__aeabi_fsub+0x1da>
 8000ce8:	43f2      	mvns	r2, r6
 8000cea:	28ff      	cmp	r0, #255	; 0xff
 8000cec:	d1ea      	bne.n	8000cc4 <__aeabi_fsub+0x1c4>
 8000cee:	000a      	movs	r2, r1
 8000cf0:	464b      	mov	r3, r9
 8000cf2:	25ff      	movs	r5, #255	; 0xff
 8000cf4:	e7d7      	b.n	8000ca6 <__aeabi_fsub+0x1a6>
 8000cf6:	019b      	lsls	r3, r3, #6
 8000cf8:	0a5b      	lsrs	r3, r3, #9
 8000cfa:	e75a      	b.n	8000bb2 <__aeabi_fsub+0xb2>
 8000cfc:	2e00      	cmp	r6, #0
 8000cfe:	d141      	bne.n	8000d84 <__aeabi_fsub+0x284>
 8000d00:	1c65      	adds	r5, r4, #1
 8000d02:	b2e9      	uxtb	r1, r5
 8000d04:	2901      	cmp	r1, #1
 8000d06:	dd45      	ble.n	8000d94 <__aeabi_fsub+0x294>
 8000d08:	2dff      	cmp	r5, #255	; 0xff
 8000d0a:	d100      	bne.n	8000d0e <__aeabi_fsub+0x20e>
 8000d0c:	e74f      	b.n	8000bae <__aeabi_fsub+0xae>
 8000d0e:	2407      	movs	r4, #7
 8000d10:	444b      	add	r3, r9
 8000d12:	085b      	lsrs	r3, r3, #1
 8000d14:	401c      	ands	r4, r3
 8000d16:	e738      	b.n	8000b8a <__aeabi_fsub+0x8a>
 8000d18:	2207      	movs	r2, #7
 8000d1a:	4b5a      	ldr	r3, [pc, #360]	; (8000e84 <__aeabi_fsub+0x384>)
 8000d1c:	1a2d      	subs	r5, r5, r0
 8000d1e:	4023      	ands	r3, r4
 8000d20:	4014      	ands	r4, r2
 8000d22:	e732      	b.n	8000b8a <__aeabi_fsub+0x8a>
 8000d24:	2c00      	cmp	r4, #0
 8000d26:	d11d      	bne.n	8000d64 <__aeabi_fsub+0x264>
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d17a      	bne.n	8000e22 <__aeabi_fsub+0x322>
 8000d2c:	464b      	mov	r3, r9
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d100      	bne.n	8000d34 <__aeabi_fsub+0x234>
 8000d32:	e091      	b.n	8000e58 <__aeabi_fsub+0x358>
 8000d34:	000a      	movs	r2, r1
 8000d36:	2500      	movs	r5, #0
 8000d38:	e7b5      	b.n	8000ca6 <__aeabi_fsub+0x1a6>
 8000d3a:	3e01      	subs	r6, #1
 8000d3c:	2e00      	cmp	r6, #0
 8000d3e:	d119      	bne.n	8000d74 <__aeabi_fsub+0x274>
 8000d40:	444b      	add	r3, r9
 8000d42:	e76c      	b.n	8000c1e <__aeabi_fsub+0x11e>
 8000d44:	2cff      	cmp	r4, #255	; 0xff
 8000d46:	d184      	bne.n	8000c52 <__aeabi_fsub+0x152>
 8000d48:	25ff      	movs	r5, #255	; 0xff
 8000d4a:	e7ac      	b.n	8000ca6 <__aeabi_fsub+0x1a6>
 8000d4c:	464a      	mov	r2, r9
 8000d4e:	4688      	mov	r8, r1
 8000d50:	1ad4      	subs	r4, r2, r3
 8000d52:	e705      	b.n	8000b60 <__aeabi_fsub+0x60>
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d1c5      	bne.n	8000ce4 <__aeabi_fsub+0x1e4>
 8000d58:	000a      	movs	r2, r1
 8000d5a:	28ff      	cmp	r0, #255	; 0xff
 8000d5c:	d0c8      	beq.n	8000cf0 <__aeabi_fsub+0x1f0>
 8000d5e:	0005      	movs	r5, r0
 8000d60:	464b      	mov	r3, r9
 8000d62:	e7a0      	b.n	8000ca6 <__aeabi_fsub+0x1a6>
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d149      	bne.n	8000dfc <__aeabi_fsub+0x2fc>
 8000d68:	464b      	mov	r3, r9
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d077      	beq.n	8000e5e <__aeabi_fsub+0x35e>
 8000d6e:	000a      	movs	r2, r1
 8000d70:	25ff      	movs	r5, #255	; 0xff
 8000d72:	e798      	b.n	8000ca6 <__aeabi_fsub+0x1a6>
 8000d74:	2cff      	cmp	r4, #255	; 0xff
 8000d76:	d000      	beq.n	8000d7a <__aeabi_fsub+0x27a>
 8000d78:	e743      	b.n	8000c02 <__aeabi_fsub+0x102>
 8000d7a:	e787      	b.n	8000c8c <__aeabi_fsub+0x18c>
 8000d7c:	000a      	movs	r2, r1
 8000d7e:	24ff      	movs	r4, #255	; 0xff
 8000d80:	2300      	movs	r3, #0
 8000d82:	e716      	b.n	8000bb2 <__aeabi_fsub+0xb2>
 8000d84:	2c00      	cmp	r4, #0
 8000d86:	d115      	bne.n	8000db4 <__aeabi_fsub+0x2b4>
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d157      	bne.n	8000e3c <__aeabi_fsub+0x33c>
 8000d8c:	28ff      	cmp	r0, #255	; 0xff
 8000d8e:	d1e6      	bne.n	8000d5e <__aeabi_fsub+0x25e>
 8000d90:	464b      	mov	r3, r9
 8000d92:	e77b      	b.n	8000c8c <__aeabi_fsub+0x18c>
 8000d94:	2c00      	cmp	r4, #0
 8000d96:	d120      	bne.n	8000dda <__aeabi_fsub+0x2da>
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d057      	beq.n	8000e4c <__aeabi_fsub+0x34c>
 8000d9c:	4649      	mov	r1, r9
 8000d9e:	2900      	cmp	r1, #0
 8000da0:	d053      	beq.n	8000e4a <__aeabi_fsub+0x34a>
 8000da2:	444b      	add	r3, r9
 8000da4:	015a      	lsls	r2, r3, #5
 8000da6:	d568      	bpl.n	8000e7a <__aeabi_fsub+0x37a>
 8000da8:	2407      	movs	r4, #7
 8000daa:	4a36      	ldr	r2, [pc, #216]	; (8000e84 <__aeabi_fsub+0x384>)
 8000dac:	401c      	ands	r4, r3
 8000dae:	2501      	movs	r5, #1
 8000db0:	4013      	ands	r3, r2
 8000db2:	e6ea      	b.n	8000b8a <__aeabi_fsub+0x8a>
 8000db4:	28ff      	cmp	r0, #255	; 0xff
 8000db6:	d0eb      	beq.n	8000d90 <__aeabi_fsub+0x290>
 8000db8:	2280      	movs	r2, #128	; 0x80
 8000dba:	04d2      	lsls	r2, r2, #19
 8000dbc:	4276      	negs	r6, r6
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	2e1b      	cmp	r6, #27
 8000dc2:	dc53      	bgt.n	8000e6c <__aeabi_fsub+0x36c>
 8000dc4:	2520      	movs	r5, #32
 8000dc6:	1bad      	subs	r5, r5, r6
 8000dc8:	001a      	movs	r2, r3
 8000dca:	40ab      	lsls	r3, r5
 8000dcc:	40f2      	lsrs	r2, r6
 8000dce:	1e5c      	subs	r4, r3, #1
 8000dd0:	41a3      	sbcs	r3, r4
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	444b      	add	r3, r9
 8000dd6:	0005      	movs	r5, r0
 8000dd8:	e721      	b.n	8000c1e <__aeabi_fsub+0x11e>
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d0d8      	beq.n	8000d90 <__aeabi_fsub+0x290>
 8000dde:	4649      	mov	r1, r9
 8000de0:	2900      	cmp	r1, #0
 8000de2:	d100      	bne.n	8000de6 <__aeabi_fsub+0x2e6>
 8000de4:	e752      	b.n	8000c8c <__aeabi_fsub+0x18c>
 8000de6:	2180      	movs	r1, #128	; 0x80
 8000de8:	03c9      	lsls	r1, r1, #15
 8000dea:	420f      	tst	r7, r1
 8000dec:	d100      	bne.n	8000df0 <__aeabi_fsub+0x2f0>
 8000dee:	e74d      	b.n	8000c8c <__aeabi_fsub+0x18c>
 8000df0:	4660      	mov	r0, ip
 8000df2:	4208      	tst	r0, r1
 8000df4:	d000      	beq.n	8000df8 <__aeabi_fsub+0x2f8>
 8000df6:	e749      	b.n	8000c8c <__aeabi_fsub+0x18c>
 8000df8:	464b      	mov	r3, r9
 8000dfa:	e747      	b.n	8000c8c <__aeabi_fsub+0x18c>
 8000dfc:	4648      	mov	r0, r9
 8000dfe:	25ff      	movs	r5, #255	; 0xff
 8000e00:	2800      	cmp	r0, #0
 8000e02:	d100      	bne.n	8000e06 <__aeabi_fsub+0x306>
 8000e04:	e74f      	b.n	8000ca6 <__aeabi_fsub+0x1a6>
 8000e06:	2280      	movs	r2, #128	; 0x80
 8000e08:	03d2      	lsls	r2, r2, #15
 8000e0a:	4217      	tst	r7, r2
 8000e0c:	d004      	beq.n	8000e18 <__aeabi_fsub+0x318>
 8000e0e:	4660      	mov	r0, ip
 8000e10:	4210      	tst	r0, r2
 8000e12:	d101      	bne.n	8000e18 <__aeabi_fsub+0x318>
 8000e14:	464b      	mov	r3, r9
 8000e16:	4688      	mov	r8, r1
 8000e18:	2201      	movs	r2, #1
 8000e1a:	4641      	mov	r1, r8
 8000e1c:	25ff      	movs	r5, #255	; 0xff
 8000e1e:	400a      	ands	r2, r1
 8000e20:	e741      	b.n	8000ca6 <__aeabi_fsub+0x1a6>
 8000e22:	4648      	mov	r0, r9
 8000e24:	2800      	cmp	r0, #0
 8000e26:	d01f      	beq.n	8000e68 <__aeabi_fsub+0x368>
 8000e28:	1a1a      	subs	r2, r3, r0
 8000e2a:	0150      	lsls	r0, r2, #5
 8000e2c:	d520      	bpl.n	8000e70 <__aeabi_fsub+0x370>
 8000e2e:	464a      	mov	r2, r9
 8000e30:	2407      	movs	r4, #7
 8000e32:	1ad3      	subs	r3, r2, r3
 8000e34:	401c      	ands	r4, r3
 8000e36:	4688      	mov	r8, r1
 8000e38:	2500      	movs	r5, #0
 8000e3a:	e6a6      	b.n	8000b8a <__aeabi_fsub+0x8a>
 8000e3c:	1c74      	adds	r4, r6, #1
 8000e3e:	d0c9      	beq.n	8000dd4 <__aeabi_fsub+0x2d4>
 8000e40:	43f6      	mvns	r6, r6
 8000e42:	28ff      	cmp	r0, #255	; 0xff
 8000e44:	d1bc      	bne.n	8000dc0 <__aeabi_fsub+0x2c0>
 8000e46:	464b      	mov	r3, r9
 8000e48:	e720      	b.n	8000c8c <__aeabi_fsub+0x18c>
 8000e4a:	4699      	mov	r9, r3
 8000e4c:	464b      	mov	r3, r9
 8000e4e:	2500      	movs	r5, #0
 8000e50:	08db      	lsrs	r3, r3, #3
 8000e52:	e72b      	b.n	8000cac <__aeabi_fsub+0x1ac>
 8000e54:	2301      	movs	r3, #1
 8000e56:	e740      	b.n	8000cda <__aeabi_fsub+0x1da>
 8000e58:	2200      	movs	r2, #0
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	e6a9      	b.n	8000bb2 <__aeabi_fsub+0xb2>
 8000e5e:	2380      	movs	r3, #128	; 0x80
 8000e60:	2200      	movs	r2, #0
 8000e62:	03db      	lsls	r3, r3, #15
 8000e64:	24ff      	movs	r4, #255	; 0xff
 8000e66:	e6a4      	b.n	8000bb2 <__aeabi_fsub+0xb2>
 8000e68:	2500      	movs	r5, #0
 8000e6a:	e71c      	b.n	8000ca6 <__aeabi_fsub+0x1a6>
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	e7b1      	b.n	8000dd4 <__aeabi_fsub+0x2d4>
 8000e70:	2a00      	cmp	r2, #0
 8000e72:	d0f1      	beq.n	8000e58 <__aeabi_fsub+0x358>
 8000e74:	0013      	movs	r3, r2
 8000e76:	2500      	movs	r5, #0
 8000e78:	e6fc      	b.n	8000c74 <__aeabi_fsub+0x174>
 8000e7a:	2500      	movs	r5, #0
 8000e7c:	e6fa      	b.n	8000c74 <__aeabi_fsub+0x174>
 8000e7e:	46c0      	nop			; (mov r8, r8)
 8000e80:	7dffffff 	.word	0x7dffffff
 8000e84:	fbffffff 	.word	0xfbffffff

08000e88 <__aeabi_f2iz>:
 8000e88:	0241      	lsls	r1, r0, #9
 8000e8a:	0042      	lsls	r2, r0, #1
 8000e8c:	0fc3      	lsrs	r3, r0, #31
 8000e8e:	0a49      	lsrs	r1, r1, #9
 8000e90:	0e12      	lsrs	r2, r2, #24
 8000e92:	2000      	movs	r0, #0
 8000e94:	2a7e      	cmp	r2, #126	; 0x7e
 8000e96:	d90d      	bls.n	8000eb4 <__aeabi_f2iz+0x2c>
 8000e98:	2a9d      	cmp	r2, #157	; 0x9d
 8000e9a:	d80c      	bhi.n	8000eb6 <__aeabi_f2iz+0x2e>
 8000e9c:	2080      	movs	r0, #128	; 0x80
 8000e9e:	0400      	lsls	r0, r0, #16
 8000ea0:	4301      	orrs	r1, r0
 8000ea2:	2a95      	cmp	r2, #149	; 0x95
 8000ea4:	dc0a      	bgt.n	8000ebc <__aeabi_f2iz+0x34>
 8000ea6:	2096      	movs	r0, #150	; 0x96
 8000ea8:	1a82      	subs	r2, r0, r2
 8000eaa:	40d1      	lsrs	r1, r2
 8000eac:	4248      	negs	r0, r1
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d100      	bne.n	8000eb4 <__aeabi_f2iz+0x2c>
 8000eb2:	0008      	movs	r0, r1
 8000eb4:	4770      	bx	lr
 8000eb6:	4a03      	ldr	r2, [pc, #12]	; (8000ec4 <__aeabi_f2iz+0x3c>)
 8000eb8:	1898      	adds	r0, r3, r2
 8000eba:	e7fb      	b.n	8000eb4 <__aeabi_f2iz+0x2c>
 8000ebc:	3a96      	subs	r2, #150	; 0x96
 8000ebe:	4091      	lsls	r1, r2
 8000ec0:	e7f4      	b.n	8000eac <__aeabi_f2iz+0x24>
 8000ec2:	46c0      	nop			; (mov r8, r8)
 8000ec4:	7fffffff 	.word	0x7fffffff

08000ec8 <__aeabi_ui2f>:
 8000ec8:	b570      	push	{r4, r5, r6, lr}
 8000eca:	1e04      	subs	r4, r0, #0
 8000ecc:	d034      	beq.n	8000f38 <__aeabi_ui2f+0x70>
 8000ece:	f000 ff85 	bl	8001ddc <__clzsi2>
 8000ed2:	229e      	movs	r2, #158	; 0x9e
 8000ed4:	1a12      	subs	r2, r2, r0
 8000ed6:	2a96      	cmp	r2, #150	; 0x96
 8000ed8:	dc07      	bgt.n	8000eea <__aeabi_ui2f+0x22>
 8000eda:	b2d2      	uxtb	r2, r2
 8000edc:	2808      	cmp	r0, #8
 8000ede:	dd2e      	ble.n	8000f3e <__aeabi_ui2f+0x76>
 8000ee0:	3808      	subs	r0, #8
 8000ee2:	4084      	lsls	r4, r0
 8000ee4:	0260      	lsls	r0, r4, #9
 8000ee6:	0a40      	lsrs	r0, r0, #9
 8000ee8:	e021      	b.n	8000f2e <__aeabi_ui2f+0x66>
 8000eea:	2a99      	cmp	r2, #153	; 0x99
 8000eec:	dd09      	ble.n	8000f02 <__aeabi_ui2f+0x3a>
 8000eee:	0003      	movs	r3, r0
 8000ef0:	0021      	movs	r1, r4
 8000ef2:	331b      	adds	r3, #27
 8000ef4:	4099      	lsls	r1, r3
 8000ef6:	1e4b      	subs	r3, r1, #1
 8000ef8:	4199      	sbcs	r1, r3
 8000efa:	2305      	movs	r3, #5
 8000efc:	1a1b      	subs	r3, r3, r0
 8000efe:	40dc      	lsrs	r4, r3
 8000f00:	430c      	orrs	r4, r1
 8000f02:	2805      	cmp	r0, #5
 8000f04:	dd01      	ble.n	8000f0a <__aeabi_ui2f+0x42>
 8000f06:	1f43      	subs	r3, r0, #5
 8000f08:	409c      	lsls	r4, r3
 8000f0a:	0023      	movs	r3, r4
 8000f0c:	490d      	ldr	r1, [pc, #52]	; (8000f44 <__aeabi_ui2f+0x7c>)
 8000f0e:	400b      	ands	r3, r1
 8000f10:	0765      	lsls	r5, r4, #29
 8000f12:	d009      	beq.n	8000f28 <__aeabi_ui2f+0x60>
 8000f14:	250f      	movs	r5, #15
 8000f16:	402c      	ands	r4, r5
 8000f18:	2c04      	cmp	r4, #4
 8000f1a:	d005      	beq.n	8000f28 <__aeabi_ui2f+0x60>
 8000f1c:	3304      	adds	r3, #4
 8000f1e:	015c      	lsls	r4, r3, #5
 8000f20:	d502      	bpl.n	8000f28 <__aeabi_ui2f+0x60>
 8000f22:	229f      	movs	r2, #159	; 0x9f
 8000f24:	400b      	ands	r3, r1
 8000f26:	1a12      	subs	r2, r2, r0
 8000f28:	019b      	lsls	r3, r3, #6
 8000f2a:	0a58      	lsrs	r0, r3, #9
 8000f2c:	b2d2      	uxtb	r2, r2
 8000f2e:	0240      	lsls	r0, r0, #9
 8000f30:	05d2      	lsls	r2, r2, #23
 8000f32:	0a40      	lsrs	r0, r0, #9
 8000f34:	4310      	orrs	r0, r2
 8000f36:	bd70      	pop	{r4, r5, r6, pc}
 8000f38:	2200      	movs	r2, #0
 8000f3a:	2000      	movs	r0, #0
 8000f3c:	e7f7      	b.n	8000f2e <__aeabi_ui2f+0x66>
 8000f3e:	0260      	lsls	r0, r4, #9
 8000f40:	0a40      	lsrs	r0, r0, #9
 8000f42:	e7f4      	b.n	8000f2e <__aeabi_ui2f+0x66>
 8000f44:	fbffffff 	.word	0xfbffffff

08000f48 <__eqdf2>:
 8000f48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f4a:	464f      	mov	r7, r9
 8000f4c:	4646      	mov	r6, r8
 8000f4e:	46d6      	mov	lr, sl
 8000f50:	4684      	mov	ip, r0
 8000f52:	b5c0      	push	{r6, r7, lr}
 8000f54:	4680      	mov	r8, r0
 8000f56:	4e19      	ldr	r6, [pc, #100]	; (8000fbc <__eqdf2+0x74>)
 8000f58:	0318      	lsls	r0, r3, #12
 8000f5a:	030f      	lsls	r7, r1, #12
 8000f5c:	004d      	lsls	r5, r1, #1
 8000f5e:	0b00      	lsrs	r0, r0, #12
 8000f60:	005c      	lsls	r4, r3, #1
 8000f62:	4682      	mov	sl, r0
 8000f64:	0b3f      	lsrs	r7, r7, #12
 8000f66:	0d6d      	lsrs	r5, r5, #21
 8000f68:	0fc9      	lsrs	r1, r1, #31
 8000f6a:	4691      	mov	r9, r2
 8000f6c:	0d64      	lsrs	r4, r4, #21
 8000f6e:	0fdb      	lsrs	r3, r3, #31
 8000f70:	2001      	movs	r0, #1
 8000f72:	42b5      	cmp	r5, r6
 8000f74:	d00a      	beq.n	8000f8c <__eqdf2+0x44>
 8000f76:	42b4      	cmp	r4, r6
 8000f78:	d003      	beq.n	8000f82 <__eqdf2+0x3a>
 8000f7a:	42a5      	cmp	r5, r4
 8000f7c:	d101      	bne.n	8000f82 <__eqdf2+0x3a>
 8000f7e:	4557      	cmp	r7, sl
 8000f80:	d00c      	beq.n	8000f9c <__eqdf2+0x54>
 8000f82:	bc1c      	pop	{r2, r3, r4}
 8000f84:	4690      	mov	r8, r2
 8000f86:	4699      	mov	r9, r3
 8000f88:	46a2      	mov	sl, r4
 8000f8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f8c:	4666      	mov	r6, ip
 8000f8e:	433e      	orrs	r6, r7
 8000f90:	d1f7      	bne.n	8000f82 <__eqdf2+0x3a>
 8000f92:	42ac      	cmp	r4, r5
 8000f94:	d1f5      	bne.n	8000f82 <__eqdf2+0x3a>
 8000f96:	4654      	mov	r4, sl
 8000f98:	4314      	orrs	r4, r2
 8000f9a:	d1f2      	bne.n	8000f82 <__eqdf2+0x3a>
 8000f9c:	2001      	movs	r0, #1
 8000f9e:	45c8      	cmp	r8, r9
 8000fa0:	d1ef      	bne.n	8000f82 <__eqdf2+0x3a>
 8000fa2:	4299      	cmp	r1, r3
 8000fa4:	d007      	beq.n	8000fb6 <__eqdf2+0x6e>
 8000fa6:	2d00      	cmp	r5, #0
 8000fa8:	d1eb      	bne.n	8000f82 <__eqdf2+0x3a>
 8000faa:	4663      	mov	r3, ip
 8000fac:	431f      	orrs	r7, r3
 8000fae:	0038      	movs	r0, r7
 8000fb0:	1e47      	subs	r7, r0, #1
 8000fb2:	41b8      	sbcs	r0, r7
 8000fb4:	e7e5      	b.n	8000f82 <__eqdf2+0x3a>
 8000fb6:	2000      	movs	r0, #0
 8000fb8:	e7e3      	b.n	8000f82 <__eqdf2+0x3a>
 8000fba:	46c0      	nop			; (mov r8, r8)
 8000fbc:	000007ff 	.word	0x000007ff

08000fc0 <__gedf2>:
 8000fc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fc2:	464f      	mov	r7, r9
 8000fc4:	4646      	mov	r6, r8
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	004d      	lsls	r5, r1, #1
 8000fca:	b5c0      	push	{r6, r7, lr}
 8000fcc:	030e      	lsls	r6, r1, #12
 8000fce:	0fc9      	lsrs	r1, r1, #31
 8000fd0:	468a      	mov	sl, r1
 8000fd2:	492c      	ldr	r1, [pc, #176]	; (8001084 <__gedf2+0xc4>)
 8000fd4:	031f      	lsls	r7, r3, #12
 8000fd6:	005c      	lsls	r4, r3, #1
 8000fd8:	4680      	mov	r8, r0
 8000fda:	0b36      	lsrs	r6, r6, #12
 8000fdc:	0d6d      	lsrs	r5, r5, #21
 8000fde:	4691      	mov	r9, r2
 8000fe0:	0b3f      	lsrs	r7, r7, #12
 8000fe2:	0d64      	lsrs	r4, r4, #21
 8000fe4:	0fdb      	lsrs	r3, r3, #31
 8000fe6:	428d      	cmp	r5, r1
 8000fe8:	d01e      	beq.n	8001028 <__gedf2+0x68>
 8000fea:	428c      	cmp	r4, r1
 8000fec:	d016      	beq.n	800101c <__gedf2+0x5c>
 8000fee:	2d00      	cmp	r5, #0
 8000ff0:	d11e      	bne.n	8001030 <__gedf2+0x70>
 8000ff2:	4330      	orrs	r0, r6
 8000ff4:	4684      	mov	ip, r0
 8000ff6:	2c00      	cmp	r4, #0
 8000ff8:	d101      	bne.n	8000ffe <__gedf2+0x3e>
 8000ffa:	433a      	orrs	r2, r7
 8000ffc:	d023      	beq.n	8001046 <__gedf2+0x86>
 8000ffe:	4662      	mov	r2, ip
 8001000:	2a00      	cmp	r2, #0
 8001002:	d01a      	beq.n	800103a <__gedf2+0x7a>
 8001004:	459a      	cmp	sl, r3
 8001006:	d029      	beq.n	800105c <__gedf2+0x9c>
 8001008:	4651      	mov	r1, sl
 800100a:	2002      	movs	r0, #2
 800100c:	3901      	subs	r1, #1
 800100e:	4008      	ands	r0, r1
 8001010:	3801      	subs	r0, #1
 8001012:	bc1c      	pop	{r2, r3, r4}
 8001014:	4690      	mov	r8, r2
 8001016:	4699      	mov	r9, r3
 8001018:	46a2      	mov	sl, r4
 800101a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800101c:	0039      	movs	r1, r7
 800101e:	4311      	orrs	r1, r2
 8001020:	d0e5      	beq.n	8000fee <__gedf2+0x2e>
 8001022:	2002      	movs	r0, #2
 8001024:	4240      	negs	r0, r0
 8001026:	e7f4      	b.n	8001012 <__gedf2+0x52>
 8001028:	4330      	orrs	r0, r6
 800102a:	d1fa      	bne.n	8001022 <__gedf2+0x62>
 800102c:	42ac      	cmp	r4, r5
 800102e:	d00f      	beq.n	8001050 <__gedf2+0x90>
 8001030:	2c00      	cmp	r4, #0
 8001032:	d10f      	bne.n	8001054 <__gedf2+0x94>
 8001034:	433a      	orrs	r2, r7
 8001036:	d0e7      	beq.n	8001008 <__gedf2+0x48>
 8001038:	e00c      	b.n	8001054 <__gedf2+0x94>
 800103a:	2201      	movs	r2, #1
 800103c:	3b01      	subs	r3, #1
 800103e:	4393      	bics	r3, r2
 8001040:	0018      	movs	r0, r3
 8001042:	3001      	adds	r0, #1
 8001044:	e7e5      	b.n	8001012 <__gedf2+0x52>
 8001046:	4663      	mov	r3, ip
 8001048:	2000      	movs	r0, #0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d0e1      	beq.n	8001012 <__gedf2+0x52>
 800104e:	e7db      	b.n	8001008 <__gedf2+0x48>
 8001050:	433a      	orrs	r2, r7
 8001052:	d1e6      	bne.n	8001022 <__gedf2+0x62>
 8001054:	459a      	cmp	sl, r3
 8001056:	d1d7      	bne.n	8001008 <__gedf2+0x48>
 8001058:	42a5      	cmp	r5, r4
 800105a:	dcd5      	bgt.n	8001008 <__gedf2+0x48>
 800105c:	42a5      	cmp	r5, r4
 800105e:	db05      	blt.n	800106c <__gedf2+0xac>
 8001060:	42be      	cmp	r6, r7
 8001062:	d8d1      	bhi.n	8001008 <__gedf2+0x48>
 8001064:	d008      	beq.n	8001078 <__gedf2+0xb8>
 8001066:	2000      	movs	r0, #0
 8001068:	42be      	cmp	r6, r7
 800106a:	d2d2      	bcs.n	8001012 <__gedf2+0x52>
 800106c:	4650      	mov	r0, sl
 800106e:	2301      	movs	r3, #1
 8001070:	3801      	subs	r0, #1
 8001072:	4398      	bics	r0, r3
 8001074:	3001      	adds	r0, #1
 8001076:	e7cc      	b.n	8001012 <__gedf2+0x52>
 8001078:	45c8      	cmp	r8, r9
 800107a:	d8c5      	bhi.n	8001008 <__gedf2+0x48>
 800107c:	2000      	movs	r0, #0
 800107e:	45c8      	cmp	r8, r9
 8001080:	d3f4      	bcc.n	800106c <__gedf2+0xac>
 8001082:	e7c6      	b.n	8001012 <__gedf2+0x52>
 8001084:	000007ff 	.word	0x000007ff

08001088 <__ledf2>:
 8001088:	b5f0      	push	{r4, r5, r6, r7, lr}
 800108a:	464f      	mov	r7, r9
 800108c:	4646      	mov	r6, r8
 800108e:	46d6      	mov	lr, sl
 8001090:	004d      	lsls	r5, r1, #1
 8001092:	b5c0      	push	{r6, r7, lr}
 8001094:	030e      	lsls	r6, r1, #12
 8001096:	0fc9      	lsrs	r1, r1, #31
 8001098:	468a      	mov	sl, r1
 800109a:	492e      	ldr	r1, [pc, #184]	; (8001154 <__ledf2+0xcc>)
 800109c:	031f      	lsls	r7, r3, #12
 800109e:	005c      	lsls	r4, r3, #1
 80010a0:	4680      	mov	r8, r0
 80010a2:	0b36      	lsrs	r6, r6, #12
 80010a4:	0d6d      	lsrs	r5, r5, #21
 80010a6:	4691      	mov	r9, r2
 80010a8:	0b3f      	lsrs	r7, r7, #12
 80010aa:	0d64      	lsrs	r4, r4, #21
 80010ac:	0fdb      	lsrs	r3, r3, #31
 80010ae:	428d      	cmp	r5, r1
 80010b0:	d018      	beq.n	80010e4 <__ledf2+0x5c>
 80010b2:	428c      	cmp	r4, r1
 80010b4:	d011      	beq.n	80010da <__ledf2+0x52>
 80010b6:	2d00      	cmp	r5, #0
 80010b8:	d118      	bne.n	80010ec <__ledf2+0x64>
 80010ba:	4330      	orrs	r0, r6
 80010bc:	4684      	mov	ip, r0
 80010be:	2c00      	cmp	r4, #0
 80010c0:	d11e      	bne.n	8001100 <__ledf2+0x78>
 80010c2:	433a      	orrs	r2, r7
 80010c4:	d11c      	bne.n	8001100 <__ledf2+0x78>
 80010c6:	4663      	mov	r3, ip
 80010c8:	2000      	movs	r0, #0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d030      	beq.n	8001130 <__ledf2+0xa8>
 80010ce:	4651      	mov	r1, sl
 80010d0:	2002      	movs	r0, #2
 80010d2:	3901      	subs	r1, #1
 80010d4:	4008      	ands	r0, r1
 80010d6:	3801      	subs	r0, #1
 80010d8:	e02a      	b.n	8001130 <__ledf2+0xa8>
 80010da:	0039      	movs	r1, r7
 80010dc:	4311      	orrs	r1, r2
 80010de:	d0ea      	beq.n	80010b6 <__ledf2+0x2e>
 80010e0:	2002      	movs	r0, #2
 80010e2:	e025      	b.n	8001130 <__ledf2+0xa8>
 80010e4:	4330      	orrs	r0, r6
 80010e6:	d1fb      	bne.n	80010e0 <__ledf2+0x58>
 80010e8:	42ac      	cmp	r4, r5
 80010ea:	d026      	beq.n	800113a <__ledf2+0xb2>
 80010ec:	2c00      	cmp	r4, #0
 80010ee:	d126      	bne.n	800113e <__ledf2+0xb6>
 80010f0:	433a      	orrs	r2, r7
 80010f2:	d124      	bne.n	800113e <__ledf2+0xb6>
 80010f4:	4651      	mov	r1, sl
 80010f6:	2002      	movs	r0, #2
 80010f8:	3901      	subs	r1, #1
 80010fa:	4008      	ands	r0, r1
 80010fc:	3801      	subs	r0, #1
 80010fe:	e017      	b.n	8001130 <__ledf2+0xa8>
 8001100:	4662      	mov	r2, ip
 8001102:	2a00      	cmp	r2, #0
 8001104:	d00f      	beq.n	8001126 <__ledf2+0x9e>
 8001106:	459a      	cmp	sl, r3
 8001108:	d1e1      	bne.n	80010ce <__ledf2+0x46>
 800110a:	42a5      	cmp	r5, r4
 800110c:	db05      	blt.n	800111a <__ledf2+0x92>
 800110e:	42be      	cmp	r6, r7
 8001110:	d8dd      	bhi.n	80010ce <__ledf2+0x46>
 8001112:	d019      	beq.n	8001148 <__ledf2+0xc0>
 8001114:	2000      	movs	r0, #0
 8001116:	42be      	cmp	r6, r7
 8001118:	d20a      	bcs.n	8001130 <__ledf2+0xa8>
 800111a:	4650      	mov	r0, sl
 800111c:	2301      	movs	r3, #1
 800111e:	3801      	subs	r0, #1
 8001120:	4398      	bics	r0, r3
 8001122:	3001      	adds	r0, #1
 8001124:	e004      	b.n	8001130 <__ledf2+0xa8>
 8001126:	2201      	movs	r2, #1
 8001128:	3b01      	subs	r3, #1
 800112a:	4393      	bics	r3, r2
 800112c:	0018      	movs	r0, r3
 800112e:	3001      	adds	r0, #1
 8001130:	bc1c      	pop	{r2, r3, r4}
 8001132:	4690      	mov	r8, r2
 8001134:	4699      	mov	r9, r3
 8001136:	46a2      	mov	sl, r4
 8001138:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800113a:	433a      	orrs	r2, r7
 800113c:	d1d0      	bne.n	80010e0 <__ledf2+0x58>
 800113e:	459a      	cmp	sl, r3
 8001140:	d1c5      	bne.n	80010ce <__ledf2+0x46>
 8001142:	42a5      	cmp	r5, r4
 8001144:	dcc3      	bgt.n	80010ce <__ledf2+0x46>
 8001146:	e7e0      	b.n	800110a <__ledf2+0x82>
 8001148:	45c8      	cmp	r8, r9
 800114a:	d8c0      	bhi.n	80010ce <__ledf2+0x46>
 800114c:	2000      	movs	r0, #0
 800114e:	45c8      	cmp	r8, r9
 8001150:	d3e3      	bcc.n	800111a <__ledf2+0x92>
 8001152:	e7ed      	b.n	8001130 <__ledf2+0xa8>
 8001154:	000007ff 	.word	0x000007ff

08001158 <__aeabi_dmul>:
 8001158:	b5f0      	push	{r4, r5, r6, r7, lr}
 800115a:	4657      	mov	r7, sl
 800115c:	46de      	mov	lr, fp
 800115e:	464e      	mov	r6, r9
 8001160:	4645      	mov	r5, r8
 8001162:	b5e0      	push	{r5, r6, r7, lr}
 8001164:	4683      	mov	fp, r0
 8001166:	0006      	movs	r6, r0
 8001168:	030f      	lsls	r7, r1, #12
 800116a:	0048      	lsls	r0, r1, #1
 800116c:	b087      	sub	sp, #28
 800116e:	4692      	mov	sl, r2
 8001170:	001d      	movs	r5, r3
 8001172:	0b3f      	lsrs	r7, r7, #12
 8001174:	0d40      	lsrs	r0, r0, #21
 8001176:	0fcc      	lsrs	r4, r1, #31
 8001178:	2800      	cmp	r0, #0
 800117a:	d100      	bne.n	800117e <__aeabi_dmul+0x26>
 800117c:	e06f      	b.n	800125e <__aeabi_dmul+0x106>
 800117e:	4bde      	ldr	r3, [pc, #888]	; (80014f8 <__aeabi_dmul+0x3a0>)
 8001180:	4298      	cmp	r0, r3
 8001182:	d038      	beq.n	80011f6 <__aeabi_dmul+0x9e>
 8001184:	2380      	movs	r3, #128	; 0x80
 8001186:	00ff      	lsls	r7, r7, #3
 8001188:	041b      	lsls	r3, r3, #16
 800118a:	431f      	orrs	r7, r3
 800118c:	0f73      	lsrs	r3, r6, #29
 800118e:	433b      	orrs	r3, r7
 8001190:	9301      	str	r3, [sp, #4]
 8001192:	4bda      	ldr	r3, [pc, #872]	; (80014fc <__aeabi_dmul+0x3a4>)
 8001194:	2700      	movs	r7, #0
 8001196:	4699      	mov	r9, r3
 8001198:	2300      	movs	r3, #0
 800119a:	469b      	mov	fp, r3
 800119c:	00f6      	lsls	r6, r6, #3
 800119e:	4481      	add	r9, r0
 80011a0:	032b      	lsls	r3, r5, #12
 80011a2:	0069      	lsls	r1, r5, #1
 80011a4:	0b1b      	lsrs	r3, r3, #12
 80011a6:	4652      	mov	r2, sl
 80011a8:	4698      	mov	r8, r3
 80011aa:	0d49      	lsrs	r1, r1, #21
 80011ac:	0fed      	lsrs	r5, r5, #31
 80011ae:	2900      	cmp	r1, #0
 80011b0:	d100      	bne.n	80011b4 <__aeabi_dmul+0x5c>
 80011b2:	e085      	b.n	80012c0 <__aeabi_dmul+0x168>
 80011b4:	4bd0      	ldr	r3, [pc, #832]	; (80014f8 <__aeabi_dmul+0x3a0>)
 80011b6:	4299      	cmp	r1, r3
 80011b8:	d100      	bne.n	80011bc <__aeabi_dmul+0x64>
 80011ba:	e073      	b.n	80012a4 <__aeabi_dmul+0x14c>
 80011bc:	4643      	mov	r3, r8
 80011be:	00da      	lsls	r2, r3, #3
 80011c0:	2380      	movs	r3, #128	; 0x80
 80011c2:	041b      	lsls	r3, r3, #16
 80011c4:	4313      	orrs	r3, r2
 80011c6:	4652      	mov	r2, sl
 80011c8:	48cc      	ldr	r0, [pc, #816]	; (80014fc <__aeabi_dmul+0x3a4>)
 80011ca:	0f52      	lsrs	r2, r2, #29
 80011cc:	4684      	mov	ip, r0
 80011ce:	4313      	orrs	r3, r2
 80011d0:	4652      	mov	r2, sl
 80011d2:	2000      	movs	r0, #0
 80011d4:	4461      	add	r1, ip
 80011d6:	00d2      	lsls	r2, r2, #3
 80011d8:	4489      	add	r9, r1
 80011da:	0021      	movs	r1, r4
 80011dc:	4069      	eors	r1, r5
 80011de:	9100      	str	r1, [sp, #0]
 80011e0:	468c      	mov	ip, r1
 80011e2:	2101      	movs	r1, #1
 80011e4:	4449      	add	r1, r9
 80011e6:	468a      	mov	sl, r1
 80011e8:	2f0f      	cmp	r7, #15
 80011ea:	d900      	bls.n	80011ee <__aeabi_dmul+0x96>
 80011ec:	e090      	b.n	8001310 <__aeabi_dmul+0x1b8>
 80011ee:	49c4      	ldr	r1, [pc, #784]	; (8001500 <__aeabi_dmul+0x3a8>)
 80011f0:	00bf      	lsls	r7, r7, #2
 80011f2:	59cf      	ldr	r7, [r1, r7]
 80011f4:	46bf      	mov	pc, r7
 80011f6:	465b      	mov	r3, fp
 80011f8:	433b      	orrs	r3, r7
 80011fa:	9301      	str	r3, [sp, #4]
 80011fc:	d000      	beq.n	8001200 <__aeabi_dmul+0xa8>
 80011fe:	e16a      	b.n	80014d6 <__aeabi_dmul+0x37e>
 8001200:	2302      	movs	r3, #2
 8001202:	2708      	movs	r7, #8
 8001204:	2600      	movs	r6, #0
 8001206:	4681      	mov	r9, r0
 8001208:	469b      	mov	fp, r3
 800120a:	e7c9      	b.n	80011a0 <__aeabi_dmul+0x48>
 800120c:	0032      	movs	r2, r6
 800120e:	4658      	mov	r0, fp
 8001210:	9b01      	ldr	r3, [sp, #4]
 8001212:	4661      	mov	r1, ip
 8001214:	9100      	str	r1, [sp, #0]
 8001216:	2802      	cmp	r0, #2
 8001218:	d100      	bne.n	800121c <__aeabi_dmul+0xc4>
 800121a:	e075      	b.n	8001308 <__aeabi_dmul+0x1b0>
 800121c:	2803      	cmp	r0, #3
 800121e:	d100      	bne.n	8001222 <__aeabi_dmul+0xca>
 8001220:	e1fe      	b.n	8001620 <__aeabi_dmul+0x4c8>
 8001222:	2801      	cmp	r0, #1
 8001224:	d000      	beq.n	8001228 <__aeabi_dmul+0xd0>
 8001226:	e12c      	b.n	8001482 <__aeabi_dmul+0x32a>
 8001228:	2300      	movs	r3, #0
 800122a:	2700      	movs	r7, #0
 800122c:	2600      	movs	r6, #0
 800122e:	2500      	movs	r5, #0
 8001230:	033f      	lsls	r7, r7, #12
 8001232:	0d2a      	lsrs	r2, r5, #20
 8001234:	0b3f      	lsrs	r7, r7, #12
 8001236:	48b3      	ldr	r0, [pc, #716]	; (8001504 <__aeabi_dmul+0x3ac>)
 8001238:	0512      	lsls	r2, r2, #20
 800123a:	433a      	orrs	r2, r7
 800123c:	4002      	ands	r2, r0
 800123e:	051b      	lsls	r3, r3, #20
 8001240:	4313      	orrs	r3, r2
 8001242:	9a00      	ldr	r2, [sp, #0]
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	07d1      	lsls	r1, r2, #31
 8001248:	085b      	lsrs	r3, r3, #1
 800124a:	430b      	orrs	r3, r1
 800124c:	0030      	movs	r0, r6
 800124e:	0019      	movs	r1, r3
 8001250:	b007      	add	sp, #28
 8001252:	bc3c      	pop	{r2, r3, r4, r5}
 8001254:	4690      	mov	r8, r2
 8001256:	4699      	mov	r9, r3
 8001258:	46a2      	mov	sl, r4
 800125a:	46ab      	mov	fp, r5
 800125c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800125e:	465b      	mov	r3, fp
 8001260:	433b      	orrs	r3, r7
 8001262:	9301      	str	r3, [sp, #4]
 8001264:	d100      	bne.n	8001268 <__aeabi_dmul+0x110>
 8001266:	e12f      	b.n	80014c8 <__aeabi_dmul+0x370>
 8001268:	2f00      	cmp	r7, #0
 800126a:	d100      	bne.n	800126e <__aeabi_dmul+0x116>
 800126c:	e1a5      	b.n	80015ba <__aeabi_dmul+0x462>
 800126e:	0038      	movs	r0, r7
 8001270:	f000 fdb4 	bl	8001ddc <__clzsi2>
 8001274:	0003      	movs	r3, r0
 8001276:	3b0b      	subs	r3, #11
 8001278:	2b1c      	cmp	r3, #28
 800127a:	dd00      	ble.n	800127e <__aeabi_dmul+0x126>
 800127c:	e196      	b.n	80015ac <__aeabi_dmul+0x454>
 800127e:	221d      	movs	r2, #29
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	465a      	mov	r2, fp
 8001284:	0001      	movs	r1, r0
 8001286:	40da      	lsrs	r2, r3
 8001288:	465e      	mov	r6, fp
 800128a:	3908      	subs	r1, #8
 800128c:	408f      	lsls	r7, r1
 800128e:	0013      	movs	r3, r2
 8001290:	408e      	lsls	r6, r1
 8001292:	433b      	orrs	r3, r7
 8001294:	9301      	str	r3, [sp, #4]
 8001296:	4b9c      	ldr	r3, [pc, #624]	; (8001508 <__aeabi_dmul+0x3b0>)
 8001298:	2700      	movs	r7, #0
 800129a:	1a1b      	subs	r3, r3, r0
 800129c:	4699      	mov	r9, r3
 800129e:	2300      	movs	r3, #0
 80012a0:	469b      	mov	fp, r3
 80012a2:	e77d      	b.n	80011a0 <__aeabi_dmul+0x48>
 80012a4:	4641      	mov	r1, r8
 80012a6:	4653      	mov	r3, sl
 80012a8:	430b      	orrs	r3, r1
 80012aa:	4993      	ldr	r1, [pc, #588]	; (80014f8 <__aeabi_dmul+0x3a0>)
 80012ac:	468c      	mov	ip, r1
 80012ae:	44e1      	add	r9, ip
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d000      	beq.n	80012b6 <__aeabi_dmul+0x15e>
 80012b4:	e11a      	b.n	80014ec <__aeabi_dmul+0x394>
 80012b6:	2202      	movs	r2, #2
 80012b8:	2002      	movs	r0, #2
 80012ba:	4317      	orrs	r7, r2
 80012bc:	2200      	movs	r2, #0
 80012be:	e78c      	b.n	80011da <__aeabi_dmul+0x82>
 80012c0:	4313      	orrs	r3, r2
 80012c2:	d100      	bne.n	80012c6 <__aeabi_dmul+0x16e>
 80012c4:	e10d      	b.n	80014e2 <__aeabi_dmul+0x38a>
 80012c6:	4643      	mov	r3, r8
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d100      	bne.n	80012ce <__aeabi_dmul+0x176>
 80012cc:	e181      	b.n	80015d2 <__aeabi_dmul+0x47a>
 80012ce:	4640      	mov	r0, r8
 80012d0:	f000 fd84 	bl	8001ddc <__clzsi2>
 80012d4:	0002      	movs	r2, r0
 80012d6:	3a0b      	subs	r2, #11
 80012d8:	2a1c      	cmp	r2, #28
 80012da:	dd00      	ble.n	80012de <__aeabi_dmul+0x186>
 80012dc:	e172      	b.n	80015c4 <__aeabi_dmul+0x46c>
 80012de:	0001      	movs	r1, r0
 80012e0:	4643      	mov	r3, r8
 80012e2:	3908      	subs	r1, #8
 80012e4:	408b      	lsls	r3, r1
 80012e6:	4698      	mov	r8, r3
 80012e8:	231d      	movs	r3, #29
 80012ea:	1a9a      	subs	r2, r3, r2
 80012ec:	4653      	mov	r3, sl
 80012ee:	40d3      	lsrs	r3, r2
 80012f0:	001a      	movs	r2, r3
 80012f2:	4643      	mov	r3, r8
 80012f4:	4313      	orrs	r3, r2
 80012f6:	4652      	mov	r2, sl
 80012f8:	408a      	lsls	r2, r1
 80012fa:	4649      	mov	r1, r9
 80012fc:	1a08      	subs	r0, r1, r0
 80012fe:	4982      	ldr	r1, [pc, #520]	; (8001508 <__aeabi_dmul+0x3b0>)
 8001300:	4689      	mov	r9, r1
 8001302:	4481      	add	r9, r0
 8001304:	2000      	movs	r0, #0
 8001306:	e768      	b.n	80011da <__aeabi_dmul+0x82>
 8001308:	4b7b      	ldr	r3, [pc, #492]	; (80014f8 <__aeabi_dmul+0x3a0>)
 800130a:	2700      	movs	r7, #0
 800130c:	2600      	movs	r6, #0
 800130e:	e78e      	b.n	800122e <__aeabi_dmul+0xd6>
 8001310:	0c14      	lsrs	r4, r2, #16
 8001312:	0412      	lsls	r2, r2, #16
 8001314:	0c12      	lsrs	r2, r2, #16
 8001316:	0011      	movs	r1, r2
 8001318:	0c37      	lsrs	r7, r6, #16
 800131a:	0436      	lsls	r6, r6, #16
 800131c:	0c35      	lsrs	r5, r6, #16
 800131e:	4379      	muls	r1, r7
 8001320:	0028      	movs	r0, r5
 8001322:	468c      	mov	ip, r1
 8001324:	002e      	movs	r6, r5
 8001326:	4360      	muls	r0, r4
 8001328:	4460      	add	r0, ip
 800132a:	4683      	mov	fp, r0
 800132c:	4356      	muls	r6, r2
 800132e:	0021      	movs	r1, r4
 8001330:	0c30      	lsrs	r0, r6, #16
 8001332:	4680      	mov	r8, r0
 8001334:	4658      	mov	r0, fp
 8001336:	4379      	muls	r1, r7
 8001338:	4440      	add	r0, r8
 800133a:	9102      	str	r1, [sp, #8]
 800133c:	4584      	cmp	ip, r0
 800133e:	d906      	bls.n	800134e <__aeabi_dmul+0x1f6>
 8001340:	4688      	mov	r8, r1
 8001342:	2180      	movs	r1, #128	; 0x80
 8001344:	0249      	lsls	r1, r1, #9
 8001346:	468c      	mov	ip, r1
 8001348:	44e0      	add	r8, ip
 800134a:	4641      	mov	r1, r8
 800134c:	9102      	str	r1, [sp, #8]
 800134e:	0436      	lsls	r6, r6, #16
 8001350:	0c01      	lsrs	r1, r0, #16
 8001352:	0c36      	lsrs	r6, r6, #16
 8001354:	0400      	lsls	r0, r0, #16
 8001356:	468b      	mov	fp, r1
 8001358:	1981      	adds	r1, r0, r6
 800135a:	0c1e      	lsrs	r6, r3, #16
 800135c:	041b      	lsls	r3, r3, #16
 800135e:	0c1b      	lsrs	r3, r3, #16
 8001360:	9103      	str	r1, [sp, #12]
 8001362:	0019      	movs	r1, r3
 8001364:	4379      	muls	r1, r7
 8001366:	468c      	mov	ip, r1
 8001368:	0028      	movs	r0, r5
 800136a:	4375      	muls	r5, r6
 800136c:	4465      	add	r5, ip
 800136e:	46a8      	mov	r8, r5
 8001370:	4358      	muls	r0, r3
 8001372:	0c05      	lsrs	r5, r0, #16
 8001374:	4445      	add	r5, r8
 8001376:	4377      	muls	r7, r6
 8001378:	42a9      	cmp	r1, r5
 800137a:	d903      	bls.n	8001384 <__aeabi_dmul+0x22c>
 800137c:	2180      	movs	r1, #128	; 0x80
 800137e:	0249      	lsls	r1, r1, #9
 8001380:	468c      	mov	ip, r1
 8001382:	4467      	add	r7, ip
 8001384:	0c29      	lsrs	r1, r5, #16
 8001386:	468c      	mov	ip, r1
 8001388:	0039      	movs	r1, r7
 800138a:	0400      	lsls	r0, r0, #16
 800138c:	0c00      	lsrs	r0, r0, #16
 800138e:	042d      	lsls	r5, r5, #16
 8001390:	182d      	adds	r5, r5, r0
 8001392:	4461      	add	r1, ip
 8001394:	44ab      	add	fp, r5
 8001396:	9105      	str	r1, [sp, #20]
 8001398:	4659      	mov	r1, fp
 800139a:	9104      	str	r1, [sp, #16]
 800139c:	9901      	ldr	r1, [sp, #4]
 800139e:	040f      	lsls	r7, r1, #16
 80013a0:	0c3f      	lsrs	r7, r7, #16
 80013a2:	0c08      	lsrs	r0, r1, #16
 80013a4:	0039      	movs	r1, r7
 80013a6:	4351      	muls	r1, r2
 80013a8:	4342      	muls	r2, r0
 80013aa:	4690      	mov	r8, r2
 80013ac:	0002      	movs	r2, r0
 80013ae:	468c      	mov	ip, r1
 80013b0:	0c09      	lsrs	r1, r1, #16
 80013b2:	468b      	mov	fp, r1
 80013b4:	4362      	muls	r2, r4
 80013b6:	437c      	muls	r4, r7
 80013b8:	4444      	add	r4, r8
 80013ba:	445c      	add	r4, fp
 80013bc:	45a0      	cmp	r8, r4
 80013be:	d903      	bls.n	80013c8 <__aeabi_dmul+0x270>
 80013c0:	2180      	movs	r1, #128	; 0x80
 80013c2:	0249      	lsls	r1, r1, #9
 80013c4:	4688      	mov	r8, r1
 80013c6:	4442      	add	r2, r8
 80013c8:	0c21      	lsrs	r1, r4, #16
 80013ca:	4688      	mov	r8, r1
 80013cc:	4661      	mov	r1, ip
 80013ce:	0409      	lsls	r1, r1, #16
 80013d0:	0c09      	lsrs	r1, r1, #16
 80013d2:	468c      	mov	ip, r1
 80013d4:	0039      	movs	r1, r7
 80013d6:	4359      	muls	r1, r3
 80013d8:	4343      	muls	r3, r0
 80013da:	4370      	muls	r0, r6
 80013dc:	437e      	muls	r6, r7
 80013de:	0c0f      	lsrs	r7, r1, #16
 80013e0:	18f6      	adds	r6, r6, r3
 80013e2:	0424      	lsls	r4, r4, #16
 80013e4:	19be      	adds	r6, r7, r6
 80013e6:	4464      	add	r4, ip
 80013e8:	4442      	add	r2, r8
 80013ea:	468c      	mov	ip, r1
 80013ec:	42b3      	cmp	r3, r6
 80013ee:	d903      	bls.n	80013f8 <__aeabi_dmul+0x2a0>
 80013f0:	2380      	movs	r3, #128	; 0x80
 80013f2:	025b      	lsls	r3, r3, #9
 80013f4:	4698      	mov	r8, r3
 80013f6:	4440      	add	r0, r8
 80013f8:	9b02      	ldr	r3, [sp, #8]
 80013fa:	4661      	mov	r1, ip
 80013fc:	4698      	mov	r8, r3
 80013fe:	9b04      	ldr	r3, [sp, #16]
 8001400:	0437      	lsls	r7, r6, #16
 8001402:	4443      	add	r3, r8
 8001404:	469b      	mov	fp, r3
 8001406:	45ab      	cmp	fp, r5
 8001408:	41ad      	sbcs	r5, r5
 800140a:	426b      	negs	r3, r5
 800140c:	040d      	lsls	r5, r1, #16
 800140e:	9905      	ldr	r1, [sp, #20]
 8001410:	0c2d      	lsrs	r5, r5, #16
 8001412:	468c      	mov	ip, r1
 8001414:	197f      	adds	r7, r7, r5
 8001416:	4467      	add	r7, ip
 8001418:	18fd      	adds	r5, r7, r3
 800141a:	46a8      	mov	r8, r5
 800141c:	465d      	mov	r5, fp
 800141e:	192d      	adds	r5, r5, r4
 8001420:	42a5      	cmp	r5, r4
 8001422:	41a4      	sbcs	r4, r4
 8001424:	4693      	mov	fp, r2
 8001426:	4264      	negs	r4, r4
 8001428:	46a4      	mov	ip, r4
 800142a:	44c3      	add	fp, r8
 800142c:	44dc      	add	ip, fp
 800142e:	428f      	cmp	r7, r1
 8001430:	41bf      	sbcs	r7, r7
 8001432:	4598      	cmp	r8, r3
 8001434:	419b      	sbcs	r3, r3
 8001436:	4593      	cmp	fp, r2
 8001438:	4192      	sbcs	r2, r2
 800143a:	45a4      	cmp	ip, r4
 800143c:	41a4      	sbcs	r4, r4
 800143e:	425b      	negs	r3, r3
 8001440:	427f      	negs	r7, r7
 8001442:	431f      	orrs	r7, r3
 8001444:	0c36      	lsrs	r6, r6, #16
 8001446:	4252      	negs	r2, r2
 8001448:	4264      	negs	r4, r4
 800144a:	19bf      	adds	r7, r7, r6
 800144c:	4322      	orrs	r2, r4
 800144e:	18bf      	adds	r7, r7, r2
 8001450:	4662      	mov	r2, ip
 8001452:	1838      	adds	r0, r7, r0
 8001454:	0243      	lsls	r3, r0, #9
 8001456:	0dd2      	lsrs	r2, r2, #23
 8001458:	9903      	ldr	r1, [sp, #12]
 800145a:	4313      	orrs	r3, r2
 800145c:	026a      	lsls	r2, r5, #9
 800145e:	430a      	orrs	r2, r1
 8001460:	1e50      	subs	r0, r2, #1
 8001462:	4182      	sbcs	r2, r0
 8001464:	4661      	mov	r1, ip
 8001466:	0ded      	lsrs	r5, r5, #23
 8001468:	432a      	orrs	r2, r5
 800146a:	024e      	lsls	r6, r1, #9
 800146c:	4332      	orrs	r2, r6
 800146e:	01d9      	lsls	r1, r3, #7
 8001470:	d400      	bmi.n	8001474 <__aeabi_dmul+0x31c>
 8001472:	e0b3      	b.n	80015dc <__aeabi_dmul+0x484>
 8001474:	2601      	movs	r6, #1
 8001476:	0850      	lsrs	r0, r2, #1
 8001478:	4032      	ands	r2, r6
 800147a:	4302      	orrs	r2, r0
 800147c:	07de      	lsls	r6, r3, #31
 800147e:	4332      	orrs	r2, r6
 8001480:	085b      	lsrs	r3, r3, #1
 8001482:	4c22      	ldr	r4, [pc, #136]	; (800150c <__aeabi_dmul+0x3b4>)
 8001484:	4454      	add	r4, sl
 8001486:	2c00      	cmp	r4, #0
 8001488:	dd62      	ble.n	8001550 <__aeabi_dmul+0x3f8>
 800148a:	0751      	lsls	r1, r2, #29
 800148c:	d009      	beq.n	80014a2 <__aeabi_dmul+0x34a>
 800148e:	200f      	movs	r0, #15
 8001490:	4010      	ands	r0, r2
 8001492:	2804      	cmp	r0, #4
 8001494:	d005      	beq.n	80014a2 <__aeabi_dmul+0x34a>
 8001496:	1d10      	adds	r0, r2, #4
 8001498:	4290      	cmp	r0, r2
 800149a:	4192      	sbcs	r2, r2
 800149c:	4252      	negs	r2, r2
 800149e:	189b      	adds	r3, r3, r2
 80014a0:	0002      	movs	r2, r0
 80014a2:	01d9      	lsls	r1, r3, #7
 80014a4:	d504      	bpl.n	80014b0 <__aeabi_dmul+0x358>
 80014a6:	2480      	movs	r4, #128	; 0x80
 80014a8:	4819      	ldr	r0, [pc, #100]	; (8001510 <__aeabi_dmul+0x3b8>)
 80014aa:	00e4      	lsls	r4, r4, #3
 80014ac:	4003      	ands	r3, r0
 80014ae:	4454      	add	r4, sl
 80014b0:	4818      	ldr	r0, [pc, #96]	; (8001514 <__aeabi_dmul+0x3bc>)
 80014b2:	4284      	cmp	r4, r0
 80014b4:	dd00      	ble.n	80014b8 <__aeabi_dmul+0x360>
 80014b6:	e727      	b.n	8001308 <__aeabi_dmul+0x1b0>
 80014b8:	075e      	lsls	r6, r3, #29
 80014ba:	025b      	lsls	r3, r3, #9
 80014bc:	08d2      	lsrs	r2, r2, #3
 80014be:	0b1f      	lsrs	r7, r3, #12
 80014c0:	0563      	lsls	r3, r4, #21
 80014c2:	4316      	orrs	r6, r2
 80014c4:	0d5b      	lsrs	r3, r3, #21
 80014c6:	e6b2      	b.n	800122e <__aeabi_dmul+0xd6>
 80014c8:	2300      	movs	r3, #0
 80014ca:	4699      	mov	r9, r3
 80014cc:	3301      	adds	r3, #1
 80014ce:	2704      	movs	r7, #4
 80014d0:	2600      	movs	r6, #0
 80014d2:	469b      	mov	fp, r3
 80014d4:	e664      	b.n	80011a0 <__aeabi_dmul+0x48>
 80014d6:	2303      	movs	r3, #3
 80014d8:	9701      	str	r7, [sp, #4]
 80014da:	4681      	mov	r9, r0
 80014dc:	270c      	movs	r7, #12
 80014de:	469b      	mov	fp, r3
 80014e0:	e65e      	b.n	80011a0 <__aeabi_dmul+0x48>
 80014e2:	2201      	movs	r2, #1
 80014e4:	2001      	movs	r0, #1
 80014e6:	4317      	orrs	r7, r2
 80014e8:	2200      	movs	r2, #0
 80014ea:	e676      	b.n	80011da <__aeabi_dmul+0x82>
 80014ec:	2303      	movs	r3, #3
 80014ee:	2003      	movs	r0, #3
 80014f0:	431f      	orrs	r7, r3
 80014f2:	4643      	mov	r3, r8
 80014f4:	e671      	b.n	80011da <__aeabi_dmul+0x82>
 80014f6:	46c0      	nop			; (mov r8, r8)
 80014f8:	000007ff 	.word	0x000007ff
 80014fc:	fffffc01 	.word	0xfffffc01
 8001500:	08008574 	.word	0x08008574
 8001504:	800fffff 	.word	0x800fffff
 8001508:	fffffc0d 	.word	0xfffffc0d
 800150c:	000003ff 	.word	0x000003ff
 8001510:	feffffff 	.word	0xfeffffff
 8001514:	000007fe 	.word	0x000007fe
 8001518:	2300      	movs	r3, #0
 800151a:	2780      	movs	r7, #128	; 0x80
 800151c:	9300      	str	r3, [sp, #0]
 800151e:	033f      	lsls	r7, r7, #12
 8001520:	2600      	movs	r6, #0
 8001522:	4b43      	ldr	r3, [pc, #268]	; (8001630 <__aeabi_dmul+0x4d8>)
 8001524:	e683      	b.n	800122e <__aeabi_dmul+0xd6>
 8001526:	9b01      	ldr	r3, [sp, #4]
 8001528:	0032      	movs	r2, r6
 800152a:	46a4      	mov	ip, r4
 800152c:	4658      	mov	r0, fp
 800152e:	e670      	b.n	8001212 <__aeabi_dmul+0xba>
 8001530:	46ac      	mov	ip, r5
 8001532:	e66e      	b.n	8001212 <__aeabi_dmul+0xba>
 8001534:	2780      	movs	r7, #128	; 0x80
 8001536:	9901      	ldr	r1, [sp, #4]
 8001538:	033f      	lsls	r7, r7, #12
 800153a:	4239      	tst	r1, r7
 800153c:	d02d      	beq.n	800159a <__aeabi_dmul+0x442>
 800153e:	423b      	tst	r3, r7
 8001540:	d12b      	bne.n	800159a <__aeabi_dmul+0x442>
 8001542:	431f      	orrs	r7, r3
 8001544:	033f      	lsls	r7, r7, #12
 8001546:	0b3f      	lsrs	r7, r7, #12
 8001548:	9500      	str	r5, [sp, #0]
 800154a:	0016      	movs	r6, r2
 800154c:	4b38      	ldr	r3, [pc, #224]	; (8001630 <__aeabi_dmul+0x4d8>)
 800154e:	e66e      	b.n	800122e <__aeabi_dmul+0xd6>
 8001550:	2501      	movs	r5, #1
 8001552:	1b2d      	subs	r5, r5, r4
 8001554:	2d38      	cmp	r5, #56	; 0x38
 8001556:	dd00      	ble.n	800155a <__aeabi_dmul+0x402>
 8001558:	e666      	b.n	8001228 <__aeabi_dmul+0xd0>
 800155a:	2d1f      	cmp	r5, #31
 800155c:	dc40      	bgt.n	80015e0 <__aeabi_dmul+0x488>
 800155e:	4835      	ldr	r0, [pc, #212]	; (8001634 <__aeabi_dmul+0x4dc>)
 8001560:	001c      	movs	r4, r3
 8001562:	4450      	add	r0, sl
 8001564:	0016      	movs	r6, r2
 8001566:	4082      	lsls	r2, r0
 8001568:	4084      	lsls	r4, r0
 800156a:	40ee      	lsrs	r6, r5
 800156c:	1e50      	subs	r0, r2, #1
 800156e:	4182      	sbcs	r2, r0
 8001570:	4334      	orrs	r4, r6
 8001572:	4314      	orrs	r4, r2
 8001574:	40eb      	lsrs	r3, r5
 8001576:	0762      	lsls	r2, r4, #29
 8001578:	d009      	beq.n	800158e <__aeabi_dmul+0x436>
 800157a:	220f      	movs	r2, #15
 800157c:	4022      	ands	r2, r4
 800157e:	2a04      	cmp	r2, #4
 8001580:	d005      	beq.n	800158e <__aeabi_dmul+0x436>
 8001582:	0022      	movs	r2, r4
 8001584:	1d14      	adds	r4, r2, #4
 8001586:	4294      	cmp	r4, r2
 8001588:	4180      	sbcs	r0, r0
 800158a:	4240      	negs	r0, r0
 800158c:	181b      	adds	r3, r3, r0
 800158e:	021a      	lsls	r2, r3, #8
 8001590:	d53e      	bpl.n	8001610 <__aeabi_dmul+0x4b8>
 8001592:	2301      	movs	r3, #1
 8001594:	2700      	movs	r7, #0
 8001596:	2600      	movs	r6, #0
 8001598:	e649      	b.n	800122e <__aeabi_dmul+0xd6>
 800159a:	2780      	movs	r7, #128	; 0x80
 800159c:	9b01      	ldr	r3, [sp, #4]
 800159e:	033f      	lsls	r7, r7, #12
 80015a0:	431f      	orrs	r7, r3
 80015a2:	033f      	lsls	r7, r7, #12
 80015a4:	0b3f      	lsrs	r7, r7, #12
 80015a6:	9400      	str	r4, [sp, #0]
 80015a8:	4b21      	ldr	r3, [pc, #132]	; (8001630 <__aeabi_dmul+0x4d8>)
 80015aa:	e640      	b.n	800122e <__aeabi_dmul+0xd6>
 80015ac:	0003      	movs	r3, r0
 80015ae:	465a      	mov	r2, fp
 80015b0:	3b28      	subs	r3, #40	; 0x28
 80015b2:	409a      	lsls	r2, r3
 80015b4:	2600      	movs	r6, #0
 80015b6:	9201      	str	r2, [sp, #4]
 80015b8:	e66d      	b.n	8001296 <__aeabi_dmul+0x13e>
 80015ba:	4658      	mov	r0, fp
 80015bc:	f000 fc0e 	bl	8001ddc <__clzsi2>
 80015c0:	3020      	adds	r0, #32
 80015c2:	e657      	b.n	8001274 <__aeabi_dmul+0x11c>
 80015c4:	0003      	movs	r3, r0
 80015c6:	4652      	mov	r2, sl
 80015c8:	3b28      	subs	r3, #40	; 0x28
 80015ca:	409a      	lsls	r2, r3
 80015cc:	0013      	movs	r3, r2
 80015ce:	2200      	movs	r2, #0
 80015d0:	e693      	b.n	80012fa <__aeabi_dmul+0x1a2>
 80015d2:	4650      	mov	r0, sl
 80015d4:	f000 fc02 	bl	8001ddc <__clzsi2>
 80015d8:	3020      	adds	r0, #32
 80015da:	e67b      	b.n	80012d4 <__aeabi_dmul+0x17c>
 80015dc:	46ca      	mov	sl, r9
 80015de:	e750      	b.n	8001482 <__aeabi_dmul+0x32a>
 80015e0:	201f      	movs	r0, #31
 80015e2:	001e      	movs	r6, r3
 80015e4:	4240      	negs	r0, r0
 80015e6:	1b04      	subs	r4, r0, r4
 80015e8:	40e6      	lsrs	r6, r4
 80015ea:	2d20      	cmp	r5, #32
 80015ec:	d003      	beq.n	80015f6 <__aeabi_dmul+0x49e>
 80015ee:	4c12      	ldr	r4, [pc, #72]	; (8001638 <__aeabi_dmul+0x4e0>)
 80015f0:	4454      	add	r4, sl
 80015f2:	40a3      	lsls	r3, r4
 80015f4:	431a      	orrs	r2, r3
 80015f6:	1e50      	subs	r0, r2, #1
 80015f8:	4182      	sbcs	r2, r0
 80015fa:	4332      	orrs	r2, r6
 80015fc:	2607      	movs	r6, #7
 80015fe:	2700      	movs	r7, #0
 8001600:	4016      	ands	r6, r2
 8001602:	d009      	beq.n	8001618 <__aeabi_dmul+0x4c0>
 8001604:	200f      	movs	r0, #15
 8001606:	2300      	movs	r3, #0
 8001608:	4010      	ands	r0, r2
 800160a:	0014      	movs	r4, r2
 800160c:	2804      	cmp	r0, #4
 800160e:	d1b9      	bne.n	8001584 <__aeabi_dmul+0x42c>
 8001610:	0022      	movs	r2, r4
 8001612:	075e      	lsls	r6, r3, #29
 8001614:	025b      	lsls	r3, r3, #9
 8001616:	0b1f      	lsrs	r7, r3, #12
 8001618:	08d2      	lsrs	r2, r2, #3
 800161a:	4316      	orrs	r6, r2
 800161c:	2300      	movs	r3, #0
 800161e:	e606      	b.n	800122e <__aeabi_dmul+0xd6>
 8001620:	2780      	movs	r7, #128	; 0x80
 8001622:	033f      	lsls	r7, r7, #12
 8001624:	431f      	orrs	r7, r3
 8001626:	033f      	lsls	r7, r7, #12
 8001628:	0b3f      	lsrs	r7, r7, #12
 800162a:	0016      	movs	r6, r2
 800162c:	4b00      	ldr	r3, [pc, #0]	; (8001630 <__aeabi_dmul+0x4d8>)
 800162e:	e5fe      	b.n	800122e <__aeabi_dmul+0xd6>
 8001630:	000007ff 	.word	0x000007ff
 8001634:	0000041e 	.word	0x0000041e
 8001638:	0000043e 	.word	0x0000043e

0800163c <__aeabi_dsub>:
 800163c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800163e:	4657      	mov	r7, sl
 8001640:	464e      	mov	r6, r9
 8001642:	4645      	mov	r5, r8
 8001644:	46de      	mov	lr, fp
 8001646:	000c      	movs	r4, r1
 8001648:	0309      	lsls	r1, r1, #12
 800164a:	b5e0      	push	{r5, r6, r7, lr}
 800164c:	0a49      	lsrs	r1, r1, #9
 800164e:	0f46      	lsrs	r6, r0, #29
 8001650:	005f      	lsls	r7, r3, #1
 8001652:	4331      	orrs	r1, r6
 8001654:	031e      	lsls	r6, r3, #12
 8001656:	0fdb      	lsrs	r3, r3, #31
 8001658:	0a76      	lsrs	r6, r6, #9
 800165a:	469b      	mov	fp, r3
 800165c:	0f53      	lsrs	r3, r2, #29
 800165e:	4333      	orrs	r3, r6
 8001660:	4ec8      	ldr	r6, [pc, #800]	; (8001984 <__aeabi_dsub+0x348>)
 8001662:	0065      	lsls	r5, r4, #1
 8001664:	00c0      	lsls	r0, r0, #3
 8001666:	0fe4      	lsrs	r4, r4, #31
 8001668:	00d2      	lsls	r2, r2, #3
 800166a:	0d6d      	lsrs	r5, r5, #21
 800166c:	46a2      	mov	sl, r4
 800166e:	4681      	mov	r9, r0
 8001670:	0d7f      	lsrs	r7, r7, #21
 8001672:	469c      	mov	ip, r3
 8001674:	4690      	mov	r8, r2
 8001676:	42b7      	cmp	r7, r6
 8001678:	d100      	bne.n	800167c <__aeabi_dsub+0x40>
 800167a:	e0b9      	b.n	80017f0 <__aeabi_dsub+0x1b4>
 800167c:	465b      	mov	r3, fp
 800167e:	2601      	movs	r6, #1
 8001680:	4073      	eors	r3, r6
 8001682:	469b      	mov	fp, r3
 8001684:	1bee      	subs	r6, r5, r7
 8001686:	45a3      	cmp	fp, r4
 8001688:	d100      	bne.n	800168c <__aeabi_dsub+0x50>
 800168a:	e083      	b.n	8001794 <__aeabi_dsub+0x158>
 800168c:	2e00      	cmp	r6, #0
 800168e:	dd63      	ble.n	8001758 <__aeabi_dsub+0x11c>
 8001690:	2f00      	cmp	r7, #0
 8001692:	d000      	beq.n	8001696 <__aeabi_dsub+0x5a>
 8001694:	e0b1      	b.n	80017fa <__aeabi_dsub+0x1be>
 8001696:	4663      	mov	r3, ip
 8001698:	4313      	orrs	r3, r2
 800169a:	d100      	bne.n	800169e <__aeabi_dsub+0x62>
 800169c:	e123      	b.n	80018e6 <__aeabi_dsub+0x2aa>
 800169e:	1e73      	subs	r3, r6, #1
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d000      	beq.n	80016a6 <__aeabi_dsub+0x6a>
 80016a4:	e1ba      	b.n	8001a1c <__aeabi_dsub+0x3e0>
 80016a6:	1a86      	subs	r6, r0, r2
 80016a8:	4663      	mov	r3, ip
 80016aa:	42b0      	cmp	r0, r6
 80016ac:	4180      	sbcs	r0, r0
 80016ae:	2501      	movs	r5, #1
 80016b0:	1ac9      	subs	r1, r1, r3
 80016b2:	4240      	negs	r0, r0
 80016b4:	1a09      	subs	r1, r1, r0
 80016b6:	020b      	lsls	r3, r1, #8
 80016b8:	d400      	bmi.n	80016bc <__aeabi_dsub+0x80>
 80016ba:	e147      	b.n	800194c <__aeabi_dsub+0x310>
 80016bc:	0249      	lsls	r1, r1, #9
 80016be:	0a4b      	lsrs	r3, r1, #9
 80016c0:	4698      	mov	r8, r3
 80016c2:	4643      	mov	r3, r8
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d100      	bne.n	80016ca <__aeabi_dsub+0x8e>
 80016c8:	e189      	b.n	80019de <__aeabi_dsub+0x3a2>
 80016ca:	4640      	mov	r0, r8
 80016cc:	f000 fb86 	bl	8001ddc <__clzsi2>
 80016d0:	0003      	movs	r3, r0
 80016d2:	3b08      	subs	r3, #8
 80016d4:	2b1f      	cmp	r3, #31
 80016d6:	dd00      	ble.n	80016da <__aeabi_dsub+0x9e>
 80016d8:	e17c      	b.n	80019d4 <__aeabi_dsub+0x398>
 80016da:	2220      	movs	r2, #32
 80016dc:	0030      	movs	r0, r6
 80016de:	1ad2      	subs	r2, r2, r3
 80016e0:	4641      	mov	r1, r8
 80016e2:	40d0      	lsrs	r0, r2
 80016e4:	4099      	lsls	r1, r3
 80016e6:	0002      	movs	r2, r0
 80016e8:	409e      	lsls	r6, r3
 80016ea:	430a      	orrs	r2, r1
 80016ec:	429d      	cmp	r5, r3
 80016ee:	dd00      	ble.n	80016f2 <__aeabi_dsub+0xb6>
 80016f0:	e16a      	b.n	80019c8 <__aeabi_dsub+0x38c>
 80016f2:	1b5d      	subs	r5, r3, r5
 80016f4:	1c6b      	adds	r3, r5, #1
 80016f6:	2b1f      	cmp	r3, #31
 80016f8:	dd00      	ble.n	80016fc <__aeabi_dsub+0xc0>
 80016fa:	e194      	b.n	8001a26 <__aeabi_dsub+0x3ea>
 80016fc:	2120      	movs	r1, #32
 80016fe:	0010      	movs	r0, r2
 8001700:	0035      	movs	r5, r6
 8001702:	1ac9      	subs	r1, r1, r3
 8001704:	408e      	lsls	r6, r1
 8001706:	40da      	lsrs	r2, r3
 8001708:	4088      	lsls	r0, r1
 800170a:	40dd      	lsrs	r5, r3
 800170c:	1e71      	subs	r1, r6, #1
 800170e:	418e      	sbcs	r6, r1
 8001710:	0011      	movs	r1, r2
 8001712:	2207      	movs	r2, #7
 8001714:	4328      	orrs	r0, r5
 8001716:	2500      	movs	r5, #0
 8001718:	4306      	orrs	r6, r0
 800171a:	4032      	ands	r2, r6
 800171c:	2a00      	cmp	r2, #0
 800171e:	d009      	beq.n	8001734 <__aeabi_dsub+0xf8>
 8001720:	230f      	movs	r3, #15
 8001722:	4033      	ands	r3, r6
 8001724:	2b04      	cmp	r3, #4
 8001726:	d005      	beq.n	8001734 <__aeabi_dsub+0xf8>
 8001728:	1d33      	adds	r3, r6, #4
 800172a:	42b3      	cmp	r3, r6
 800172c:	41b6      	sbcs	r6, r6
 800172e:	4276      	negs	r6, r6
 8001730:	1989      	adds	r1, r1, r6
 8001732:	001e      	movs	r6, r3
 8001734:	020b      	lsls	r3, r1, #8
 8001736:	d400      	bmi.n	800173a <__aeabi_dsub+0xfe>
 8001738:	e23d      	b.n	8001bb6 <__aeabi_dsub+0x57a>
 800173a:	1c6a      	adds	r2, r5, #1
 800173c:	4b91      	ldr	r3, [pc, #580]	; (8001984 <__aeabi_dsub+0x348>)
 800173e:	0555      	lsls	r5, r2, #21
 8001740:	0d6d      	lsrs	r5, r5, #21
 8001742:	429a      	cmp	r2, r3
 8001744:	d100      	bne.n	8001748 <__aeabi_dsub+0x10c>
 8001746:	e119      	b.n	800197c <__aeabi_dsub+0x340>
 8001748:	4a8f      	ldr	r2, [pc, #572]	; (8001988 <__aeabi_dsub+0x34c>)
 800174a:	08f6      	lsrs	r6, r6, #3
 800174c:	400a      	ands	r2, r1
 800174e:	0757      	lsls	r7, r2, #29
 8001750:	0252      	lsls	r2, r2, #9
 8001752:	4337      	orrs	r7, r6
 8001754:	0b12      	lsrs	r2, r2, #12
 8001756:	e09b      	b.n	8001890 <__aeabi_dsub+0x254>
 8001758:	2e00      	cmp	r6, #0
 800175a:	d000      	beq.n	800175e <__aeabi_dsub+0x122>
 800175c:	e0c5      	b.n	80018ea <__aeabi_dsub+0x2ae>
 800175e:	1c6e      	adds	r6, r5, #1
 8001760:	0576      	lsls	r6, r6, #21
 8001762:	0d76      	lsrs	r6, r6, #21
 8001764:	2e01      	cmp	r6, #1
 8001766:	dc00      	bgt.n	800176a <__aeabi_dsub+0x12e>
 8001768:	e148      	b.n	80019fc <__aeabi_dsub+0x3c0>
 800176a:	4667      	mov	r7, ip
 800176c:	1a86      	subs	r6, r0, r2
 800176e:	1bcb      	subs	r3, r1, r7
 8001770:	42b0      	cmp	r0, r6
 8001772:	41bf      	sbcs	r7, r7
 8001774:	427f      	negs	r7, r7
 8001776:	46b8      	mov	r8, r7
 8001778:	001f      	movs	r7, r3
 800177a:	4643      	mov	r3, r8
 800177c:	1aff      	subs	r7, r7, r3
 800177e:	003b      	movs	r3, r7
 8001780:	46b8      	mov	r8, r7
 8001782:	021b      	lsls	r3, r3, #8
 8001784:	d500      	bpl.n	8001788 <__aeabi_dsub+0x14c>
 8001786:	e15f      	b.n	8001a48 <__aeabi_dsub+0x40c>
 8001788:	4337      	orrs	r7, r6
 800178a:	d19a      	bne.n	80016c2 <__aeabi_dsub+0x86>
 800178c:	2200      	movs	r2, #0
 800178e:	2400      	movs	r4, #0
 8001790:	2500      	movs	r5, #0
 8001792:	e079      	b.n	8001888 <__aeabi_dsub+0x24c>
 8001794:	2e00      	cmp	r6, #0
 8001796:	dc00      	bgt.n	800179a <__aeabi_dsub+0x15e>
 8001798:	e0fa      	b.n	8001990 <__aeabi_dsub+0x354>
 800179a:	2f00      	cmp	r7, #0
 800179c:	d100      	bne.n	80017a0 <__aeabi_dsub+0x164>
 800179e:	e08d      	b.n	80018bc <__aeabi_dsub+0x280>
 80017a0:	4b78      	ldr	r3, [pc, #480]	; (8001984 <__aeabi_dsub+0x348>)
 80017a2:	429d      	cmp	r5, r3
 80017a4:	d067      	beq.n	8001876 <__aeabi_dsub+0x23a>
 80017a6:	2380      	movs	r3, #128	; 0x80
 80017a8:	4667      	mov	r7, ip
 80017aa:	041b      	lsls	r3, r3, #16
 80017ac:	431f      	orrs	r7, r3
 80017ae:	46bc      	mov	ip, r7
 80017b0:	2e38      	cmp	r6, #56	; 0x38
 80017b2:	dc00      	bgt.n	80017b6 <__aeabi_dsub+0x17a>
 80017b4:	e152      	b.n	8001a5c <__aeabi_dsub+0x420>
 80017b6:	4663      	mov	r3, ip
 80017b8:	4313      	orrs	r3, r2
 80017ba:	1e5a      	subs	r2, r3, #1
 80017bc:	4193      	sbcs	r3, r2
 80017be:	181e      	adds	r6, r3, r0
 80017c0:	4286      	cmp	r6, r0
 80017c2:	4180      	sbcs	r0, r0
 80017c4:	4240      	negs	r0, r0
 80017c6:	1809      	adds	r1, r1, r0
 80017c8:	020b      	lsls	r3, r1, #8
 80017ca:	d400      	bmi.n	80017ce <__aeabi_dsub+0x192>
 80017cc:	e0be      	b.n	800194c <__aeabi_dsub+0x310>
 80017ce:	4b6d      	ldr	r3, [pc, #436]	; (8001984 <__aeabi_dsub+0x348>)
 80017d0:	3501      	adds	r5, #1
 80017d2:	429d      	cmp	r5, r3
 80017d4:	d100      	bne.n	80017d8 <__aeabi_dsub+0x19c>
 80017d6:	e0d2      	b.n	800197e <__aeabi_dsub+0x342>
 80017d8:	4a6b      	ldr	r2, [pc, #428]	; (8001988 <__aeabi_dsub+0x34c>)
 80017da:	0873      	lsrs	r3, r6, #1
 80017dc:	400a      	ands	r2, r1
 80017de:	2101      	movs	r1, #1
 80017e0:	400e      	ands	r6, r1
 80017e2:	431e      	orrs	r6, r3
 80017e4:	0851      	lsrs	r1, r2, #1
 80017e6:	07d3      	lsls	r3, r2, #31
 80017e8:	2207      	movs	r2, #7
 80017ea:	431e      	orrs	r6, r3
 80017ec:	4032      	ands	r2, r6
 80017ee:	e795      	b.n	800171c <__aeabi_dsub+0xe0>
 80017f0:	001e      	movs	r6, r3
 80017f2:	4316      	orrs	r6, r2
 80017f4:	d000      	beq.n	80017f8 <__aeabi_dsub+0x1bc>
 80017f6:	e745      	b.n	8001684 <__aeabi_dsub+0x48>
 80017f8:	e740      	b.n	800167c <__aeabi_dsub+0x40>
 80017fa:	4b62      	ldr	r3, [pc, #392]	; (8001984 <__aeabi_dsub+0x348>)
 80017fc:	429d      	cmp	r5, r3
 80017fe:	d03a      	beq.n	8001876 <__aeabi_dsub+0x23a>
 8001800:	2380      	movs	r3, #128	; 0x80
 8001802:	4667      	mov	r7, ip
 8001804:	041b      	lsls	r3, r3, #16
 8001806:	431f      	orrs	r7, r3
 8001808:	46bc      	mov	ip, r7
 800180a:	2e38      	cmp	r6, #56	; 0x38
 800180c:	dd00      	ble.n	8001810 <__aeabi_dsub+0x1d4>
 800180e:	e0eb      	b.n	80019e8 <__aeabi_dsub+0x3ac>
 8001810:	2e1f      	cmp	r6, #31
 8001812:	dc00      	bgt.n	8001816 <__aeabi_dsub+0x1da>
 8001814:	e13a      	b.n	8001a8c <__aeabi_dsub+0x450>
 8001816:	0033      	movs	r3, r6
 8001818:	4667      	mov	r7, ip
 800181a:	3b20      	subs	r3, #32
 800181c:	40df      	lsrs	r7, r3
 800181e:	003b      	movs	r3, r7
 8001820:	2e20      	cmp	r6, #32
 8001822:	d005      	beq.n	8001830 <__aeabi_dsub+0x1f4>
 8001824:	2740      	movs	r7, #64	; 0x40
 8001826:	1bbf      	subs	r7, r7, r6
 8001828:	4666      	mov	r6, ip
 800182a:	40be      	lsls	r6, r7
 800182c:	4332      	orrs	r2, r6
 800182e:	4690      	mov	r8, r2
 8001830:	4646      	mov	r6, r8
 8001832:	1e72      	subs	r2, r6, #1
 8001834:	4196      	sbcs	r6, r2
 8001836:	4333      	orrs	r3, r6
 8001838:	e0da      	b.n	80019f0 <__aeabi_dsub+0x3b4>
 800183a:	2b00      	cmp	r3, #0
 800183c:	d100      	bne.n	8001840 <__aeabi_dsub+0x204>
 800183e:	e214      	b.n	8001c6a <__aeabi_dsub+0x62e>
 8001840:	4663      	mov	r3, ip
 8001842:	4313      	orrs	r3, r2
 8001844:	d100      	bne.n	8001848 <__aeabi_dsub+0x20c>
 8001846:	e168      	b.n	8001b1a <__aeabi_dsub+0x4de>
 8001848:	2380      	movs	r3, #128	; 0x80
 800184a:	074e      	lsls	r6, r1, #29
 800184c:	08c0      	lsrs	r0, r0, #3
 800184e:	08c9      	lsrs	r1, r1, #3
 8001850:	031b      	lsls	r3, r3, #12
 8001852:	4306      	orrs	r6, r0
 8001854:	4219      	tst	r1, r3
 8001856:	d008      	beq.n	800186a <__aeabi_dsub+0x22e>
 8001858:	4660      	mov	r0, ip
 800185a:	08c0      	lsrs	r0, r0, #3
 800185c:	4218      	tst	r0, r3
 800185e:	d104      	bne.n	800186a <__aeabi_dsub+0x22e>
 8001860:	4663      	mov	r3, ip
 8001862:	0001      	movs	r1, r0
 8001864:	08d2      	lsrs	r2, r2, #3
 8001866:	075e      	lsls	r6, r3, #29
 8001868:	4316      	orrs	r6, r2
 800186a:	00f3      	lsls	r3, r6, #3
 800186c:	4699      	mov	r9, r3
 800186e:	00c9      	lsls	r1, r1, #3
 8001870:	0f72      	lsrs	r2, r6, #29
 8001872:	4d44      	ldr	r5, [pc, #272]	; (8001984 <__aeabi_dsub+0x348>)
 8001874:	4311      	orrs	r1, r2
 8001876:	464b      	mov	r3, r9
 8001878:	08de      	lsrs	r6, r3, #3
 800187a:	4b42      	ldr	r3, [pc, #264]	; (8001984 <__aeabi_dsub+0x348>)
 800187c:	074f      	lsls	r7, r1, #29
 800187e:	4337      	orrs	r7, r6
 8001880:	08ca      	lsrs	r2, r1, #3
 8001882:	429d      	cmp	r5, r3
 8001884:	d100      	bne.n	8001888 <__aeabi_dsub+0x24c>
 8001886:	e06e      	b.n	8001966 <__aeabi_dsub+0x32a>
 8001888:	0312      	lsls	r2, r2, #12
 800188a:	056d      	lsls	r5, r5, #21
 800188c:	0b12      	lsrs	r2, r2, #12
 800188e:	0d6d      	lsrs	r5, r5, #21
 8001890:	2100      	movs	r1, #0
 8001892:	0312      	lsls	r2, r2, #12
 8001894:	0b13      	lsrs	r3, r2, #12
 8001896:	0d0a      	lsrs	r2, r1, #20
 8001898:	0512      	lsls	r2, r2, #20
 800189a:	431a      	orrs	r2, r3
 800189c:	4b3b      	ldr	r3, [pc, #236]	; (800198c <__aeabi_dsub+0x350>)
 800189e:	052d      	lsls	r5, r5, #20
 80018a0:	4013      	ands	r3, r2
 80018a2:	432b      	orrs	r3, r5
 80018a4:	005b      	lsls	r3, r3, #1
 80018a6:	07e4      	lsls	r4, r4, #31
 80018a8:	085b      	lsrs	r3, r3, #1
 80018aa:	4323      	orrs	r3, r4
 80018ac:	0038      	movs	r0, r7
 80018ae:	0019      	movs	r1, r3
 80018b0:	bc3c      	pop	{r2, r3, r4, r5}
 80018b2:	4690      	mov	r8, r2
 80018b4:	4699      	mov	r9, r3
 80018b6:	46a2      	mov	sl, r4
 80018b8:	46ab      	mov	fp, r5
 80018ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80018bc:	4663      	mov	r3, ip
 80018be:	4313      	orrs	r3, r2
 80018c0:	d011      	beq.n	80018e6 <__aeabi_dsub+0x2aa>
 80018c2:	1e73      	subs	r3, r6, #1
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d000      	beq.n	80018ca <__aeabi_dsub+0x28e>
 80018c8:	e107      	b.n	8001ada <__aeabi_dsub+0x49e>
 80018ca:	1886      	adds	r6, r0, r2
 80018cc:	4286      	cmp	r6, r0
 80018ce:	4180      	sbcs	r0, r0
 80018d0:	4461      	add	r1, ip
 80018d2:	4240      	negs	r0, r0
 80018d4:	1809      	adds	r1, r1, r0
 80018d6:	2501      	movs	r5, #1
 80018d8:	020b      	lsls	r3, r1, #8
 80018da:	d537      	bpl.n	800194c <__aeabi_dsub+0x310>
 80018dc:	2502      	movs	r5, #2
 80018de:	e77b      	b.n	80017d8 <__aeabi_dsub+0x19c>
 80018e0:	003e      	movs	r6, r7
 80018e2:	4661      	mov	r1, ip
 80018e4:	4691      	mov	r9, r2
 80018e6:	0035      	movs	r5, r6
 80018e8:	e7c5      	b.n	8001876 <__aeabi_dsub+0x23a>
 80018ea:	465c      	mov	r4, fp
 80018ec:	2d00      	cmp	r5, #0
 80018ee:	d000      	beq.n	80018f2 <__aeabi_dsub+0x2b6>
 80018f0:	e0e1      	b.n	8001ab6 <__aeabi_dsub+0x47a>
 80018f2:	000b      	movs	r3, r1
 80018f4:	4303      	orrs	r3, r0
 80018f6:	d0f3      	beq.n	80018e0 <__aeabi_dsub+0x2a4>
 80018f8:	1c73      	adds	r3, r6, #1
 80018fa:	d100      	bne.n	80018fe <__aeabi_dsub+0x2c2>
 80018fc:	e1ac      	b.n	8001c58 <__aeabi_dsub+0x61c>
 80018fe:	4b21      	ldr	r3, [pc, #132]	; (8001984 <__aeabi_dsub+0x348>)
 8001900:	429f      	cmp	r7, r3
 8001902:	d100      	bne.n	8001906 <__aeabi_dsub+0x2ca>
 8001904:	e13a      	b.n	8001b7c <__aeabi_dsub+0x540>
 8001906:	43f3      	mvns	r3, r6
 8001908:	2b38      	cmp	r3, #56	; 0x38
 800190a:	dd00      	ble.n	800190e <__aeabi_dsub+0x2d2>
 800190c:	e16f      	b.n	8001bee <__aeabi_dsub+0x5b2>
 800190e:	2b1f      	cmp	r3, #31
 8001910:	dd00      	ble.n	8001914 <__aeabi_dsub+0x2d8>
 8001912:	e18c      	b.n	8001c2e <__aeabi_dsub+0x5f2>
 8001914:	2520      	movs	r5, #32
 8001916:	000e      	movs	r6, r1
 8001918:	1aed      	subs	r5, r5, r3
 800191a:	40ae      	lsls	r6, r5
 800191c:	46b0      	mov	r8, r6
 800191e:	0006      	movs	r6, r0
 8001920:	46aa      	mov	sl, r5
 8001922:	40de      	lsrs	r6, r3
 8001924:	4645      	mov	r5, r8
 8001926:	4335      	orrs	r5, r6
 8001928:	002e      	movs	r6, r5
 800192a:	4655      	mov	r5, sl
 800192c:	40d9      	lsrs	r1, r3
 800192e:	40a8      	lsls	r0, r5
 8001930:	4663      	mov	r3, ip
 8001932:	1e45      	subs	r5, r0, #1
 8001934:	41a8      	sbcs	r0, r5
 8001936:	1a5b      	subs	r3, r3, r1
 8001938:	469c      	mov	ip, r3
 800193a:	4330      	orrs	r0, r6
 800193c:	1a16      	subs	r6, r2, r0
 800193e:	42b2      	cmp	r2, r6
 8001940:	4192      	sbcs	r2, r2
 8001942:	4663      	mov	r3, ip
 8001944:	4252      	negs	r2, r2
 8001946:	1a99      	subs	r1, r3, r2
 8001948:	003d      	movs	r5, r7
 800194a:	e6b4      	b.n	80016b6 <__aeabi_dsub+0x7a>
 800194c:	2207      	movs	r2, #7
 800194e:	4032      	ands	r2, r6
 8001950:	2a00      	cmp	r2, #0
 8001952:	d000      	beq.n	8001956 <__aeabi_dsub+0x31a>
 8001954:	e6e4      	b.n	8001720 <__aeabi_dsub+0xe4>
 8001956:	4b0b      	ldr	r3, [pc, #44]	; (8001984 <__aeabi_dsub+0x348>)
 8001958:	08f6      	lsrs	r6, r6, #3
 800195a:	074f      	lsls	r7, r1, #29
 800195c:	4337      	orrs	r7, r6
 800195e:	08ca      	lsrs	r2, r1, #3
 8001960:	429d      	cmp	r5, r3
 8001962:	d000      	beq.n	8001966 <__aeabi_dsub+0x32a>
 8001964:	e790      	b.n	8001888 <__aeabi_dsub+0x24c>
 8001966:	003b      	movs	r3, r7
 8001968:	4313      	orrs	r3, r2
 800196a:	d100      	bne.n	800196e <__aeabi_dsub+0x332>
 800196c:	e1a6      	b.n	8001cbc <__aeabi_dsub+0x680>
 800196e:	2380      	movs	r3, #128	; 0x80
 8001970:	031b      	lsls	r3, r3, #12
 8001972:	431a      	orrs	r2, r3
 8001974:	0312      	lsls	r2, r2, #12
 8001976:	0b12      	lsrs	r2, r2, #12
 8001978:	4d02      	ldr	r5, [pc, #8]	; (8001984 <__aeabi_dsub+0x348>)
 800197a:	e789      	b.n	8001890 <__aeabi_dsub+0x254>
 800197c:	0015      	movs	r5, r2
 800197e:	2200      	movs	r2, #0
 8001980:	2700      	movs	r7, #0
 8001982:	e785      	b.n	8001890 <__aeabi_dsub+0x254>
 8001984:	000007ff 	.word	0x000007ff
 8001988:	ff7fffff 	.word	0xff7fffff
 800198c:	800fffff 	.word	0x800fffff
 8001990:	2e00      	cmp	r6, #0
 8001992:	d000      	beq.n	8001996 <__aeabi_dsub+0x35a>
 8001994:	e0c7      	b.n	8001b26 <__aeabi_dsub+0x4ea>
 8001996:	1c6b      	adds	r3, r5, #1
 8001998:	055e      	lsls	r6, r3, #21
 800199a:	0d76      	lsrs	r6, r6, #21
 800199c:	2e01      	cmp	r6, #1
 800199e:	dc00      	bgt.n	80019a2 <__aeabi_dsub+0x366>
 80019a0:	e0f0      	b.n	8001b84 <__aeabi_dsub+0x548>
 80019a2:	4dc8      	ldr	r5, [pc, #800]	; (8001cc4 <__aeabi_dsub+0x688>)
 80019a4:	42ab      	cmp	r3, r5
 80019a6:	d100      	bne.n	80019aa <__aeabi_dsub+0x36e>
 80019a8:	e0b9      	b.n	8001b1e <__aeabi_dsub+0x4e2>
 80019aa:	1885      	adds	r5, r0, r2
 80019ac:	000a      	movs	r2, r1
 80019ae:	4285      	cmp	r5, r0
 80019b0:	4189      	sbcs	r1, r1
 80019b2:	4462      	add	r2, ip
 80019b4:	4249      	negs	r1, r1
 80019b6:	1851      	adds	r1, r2, r1
 80019b8:	2207      	movs	r2, #7
 80019ba:	07ce      	lsls	r6, r1, #31
 80019bc:	086d      	lsrs	r5, r5, #1
 80019be:	432e      	orrs	r6, r5
 80019c0:	0849      	lsrs	r1, r1, #1
 80019c2:	4032      	ands	r2, r6
 80019c4:	001d      	movs	r5, r3
 80019c6:	e6a9      	b.n	800171c <__aeabi_dsub+0xe0>
 80019c8:	49bf      	ldr	r1, [pc, #764]	; (8001cc8 <__aeabi_dsub+0x68c>)
 80019ca:	1aed      	subs	r5, r5, r3
 80019cc:	4011      	ands	r1, r2
 80019ce:	2207      	movs	r2, #7
 80019d0:	4032      	ands	r2, r6
 80019d2:	e6a3      	b.n	800171c <__aeabi_dsub+0xe0>
 80019d4:	0032      	movs	r2, r6
 80019d6:	3828      	subs	r0, #40	; 0x28
 80019d8:	4082      	lsls	r2, r0
 80019da:	2600      	movs	r6, #0
 80019dc:	e686      	b.n	80016ec <__aeabi_dsub+0xb0>
 80019de:	0030      	movs	r0, r6
 80019e0:	f000 f9fc 	bl	8001ddc <__clzsi2>
 80019e4:	3020      	adds	r0, #32
 80019e6:	e673      	b.n	80016d0 <__aeabi_dsub+0x94>
 80019e8:	4663      	mov	r3, ip
 80019ea:	4313      	orrs	r3, r2
 80019ec:	1e5a      	subs	r2, r3, #1
 80019ee:	4193      	sbcs	r3, r2
 80019f0:	1ac6      	subs	r6, r0, r3
 80019f2:	42b0      	cmp	r0, r6
 80019f4:	4180      	sbcs	r0, r0
 80019f6:	4240      	negs	r0, r0
 80019f8:	1a09      	subs	r1, r1, r0
 80019fa:	e65c      	b.n	80016b6 <__aeabi_dsub+0x7a>
 80019fc:	000e      	movs	r6, r1
 80019fe:	4667      	mov	r7, ip
 8001a00:	4306      	orrs	r6, r0
 8001a02:	4317      	orrs	r7, r2
 8001a04:	2d00      	cmp	r5, #0
 8001a06:	d15e      	bne.n	8001ac6 <__aeabi_dsub+0x48a>
 8001a08:	2e00      	cmp	r6, #0
 8001a0a:	d000      	beq.n	8001a0e <__aeabi_dsub+0x3d2>
 8001a0c:	e0f3      	b.n	8001bf6 <__aeabi_dsub+0x5ba>
 8001a0e:	2f00      	cmp	r7, #0
 8001a10:	d100      	bne.n	8001a14 <__aeabi_dsub+0x3d8>
 8001a12:	e11e      	b.n	8001c52 <__aeabi_dsub+0x616>
 8001a14:	465c      	mov	r4, fp
 8001a16:	4661      	mov	r1, ip
 8001a18:	4691      	mov	r9, r2
 8001a1a:	e72c      	b.n	8001876 <__aeabi_dsub+0x23a>
 8001a1c:	4fa9      	ldr	r7, [pc, #676]	; (8001cc4 <__aeabi_dsub+0x688>)
 8001a1e:	42be      	cmp	r6, r7
 8001a20:	d07b      	beq.n	8001b1a <__aeabi_dsub+0x4de>
 8001a22:	001e      	movs	r6, r3
 8001a24:	e6f1      	b.n	800180a <__aeabi_dsub+0x1ce>
 8001a26:	0010      	movs	r0, r2
 8001a28:	3d1f      	subs	r5, #31
 8001a2a:	40e8      	lsrs	r0, r5
 8001a2c:	2b20      	cmp	r3, #32
 8001a2e:	d003      	beq.n	8001a38 <__aeabi_dsub+0x3fc>
 8001a30:	2140      	movs	r1, #64	; 0x40
 8001a32:	1acb      	subs	r3, r1, r3
 8001a34:	409a      	lsls	r2, r3
 8001a36:	4316      	orrs	r6, r2
 8001a38:	1e73      	subs	r3, r6, #1
 8001a3a:	419e      	sbcs	r6, r3
 8001a3c:	2207      	movs	r2, #7
 8001a3e:	4306      	orrs	r6, r0
 8001a40:	4032      	ands	r2, r6
 8001a42:	2100      	movs	r1, #0
 8001a44:	2500      	movs	r5, #0
 8001a46:	e783      	b.n	8001950 <__aeabi_dsub+0x314>
 8001a48:	1a16      	subs	r6, r2, r0
 8001a4a:	4663      	mov	r3, ip
 8001a4c:	42b2      	cmp	r2, r6
 8001a4e:	4180      	sbcs	r0, r0
 8001a50:	1a59      	subs	r1, r3, r1
 8001a52:	4240      	negs	r0, r0
 8001a54:	1a0b      	subs	r3, r1, r0
 8001a56:	4698      	mov	r8, r3
 8001a58:	465c      	mov	r4, fp
 8001a5a:	e632      	b.n	80016c2 <__aeabi_dsub+0x86>
 8001a5c:	2e1f      	cmp	r6, #31
 8001a5e:	dd00      	ble.n	8001a62 <__aeabi_dsub+0x426>
 8001a60:	e0ab      	b.n	8001bba <__aeabi_dsub+0x57e>
 8001a62:	2720      	movs	r7, #32
 8001a64:	1bbb      	subs	r3, r7, r6
 8001a66:	469a      	mov	sl, r3
 8001a68:	4663      	mov	r3, ip
 8001a6a:	4657      	mov	r7, sl
 8001a6c:	40bb      	lsls	r3, r7
 8001a6e:	4699      	mov	r9, r3
 8001a70:	0013      	movs	r3, r2
 8001a72:	464f      	mov	r7, r9
 8001a74:	40f3      	lsrs	r3, r6
 8001a76:	431f      	orrs	r7, r3
 8001a78:	003b      	movs	r3, r7
 8001a7a:	4657      	mov	r7, sl
 8001a7c:	40ba      	lsls	r2, r7
 8001a7e:	1e57      	subs	r7, r2, #1
 8001a80:	41ba      	sbcs	r2, r7
 8001a82:	4313      	orrs	r3, r2
 8001a84:	4662      	mov	r2, ip
 8001a86:	40f2      	lsrs	r2, r6
 8001a88:	1889      	adds	r1, r1, r2
 8001a8a:	e698      	b.n	80017be <__aeabi_dsub+0x182>
 8001a8c:	2720      	movs	r7, #32
 8001a8e:	1bbb      	subs	r3, r7, r6
 8001a90:	469a      	mov	sl, r3
 8001a92:	4663      	mov	r3, ip
 8001a94:	4657      	mov	r7, sl
 8001a96:	40bb      	lsls	r3, r7
 8001a98:	4699      	mov	r9, r3
 8001a9a:	0013      	movs	r3, r2
 8001a9c:	464f      	mov	r7, r9
 8001a9e:	40f3      	lsrs	r3, r6
 8001aa0:	431f      	orrs	r7, r3
 8001aa2:	003b      	movs	r3, r7
 8001aa4:	4657      	mov	r7, sl
 8001aa6:	40ba      	lsls	r2, r7
 8001aa8:	1e57      	subs	r7, r2, #1
 8001aaa:	41ba      	sbcs	r2, r7
 8001aac:	4313      	orrs	r3, r2
 8001aae:	4662      	mov	r2, ip
 8001ab0:	40f2      	lsrs	r2, r6
 8001ab2:	1a89      	subs	r1, r1, r2
 8001ab4:	e79c      	b.n	80019f0 <__aeabi_dsub+0x3b4>
 8001ab6:	4b83      	ldr	r3, [pc, #524]	; (8001cc4 <__aeabi_dsub+0x688>)
 8001ab8:	429f      	cmp	r7, r3
 8001aba:	d05f      	beq.n	8001b7c <__aeabi_dsub+0x540>
 8001abc:	2580      	movs	r5, #128	; 0x80
 8001abe:	042d      	lsls	r5, r5, #16
 8001ac0:	4273      	negs	r3, r6
 8001ac2:	4329      	orrs	r1, r5
 8001ac4:	e720      	b.n	8001908 <__aeabi_dsub+0x2cc>
 8001ac6:	2e00      	cmp	r6, #0
 8001ac8:	d10c      	bne.n	8001ae4 <__aeabi_dsub+0x4a8>
 8001aca:	2f00      	cmp	r7, #0
 8001acc:	d100      	bne.n	8001ad0 <__aeabi_dsub+0x494>
 8001ace:	e0d0      	b.n	8001c72 <__aeabi_dsub+0x636>
 8001ad0:	465c      	mov	r4, fp
 8001ad2:	4661      	mov	r1, ip
 8001ad4:	4691      	mov	r9, r2
 8001ad6:	4d7b      	ldr	r5, [pc, #492]	; (8001cc4 <__aeabi_dsub+0x688>)
 8001ad8:	e6cd      	b.n	8001876 <__aeabi_dsub+0x23a>
 8001ada:	4f7a      	ldr	r7, [pc, #488]	; (8001cc4 <__aeabi_dsub+0x688>)
 8001adc:	42be      	cmp	r6, r7
 8001ade:	d01c      	beq.n	8001b1a <__aeabi_dsub+0x4de>
 8001ae0:	001e      	movs	r6, r3
 8001ae2:	e665      	b.n	80017b0 <__aeabi_dsub+0x174>
 8001ae4:	2f00      	cmp	r7, #0
 8001ae6:	d018      	beq.n	8001b1a <__aeabi_dsub+0x4de>
 8001ae8:	08c0      	lsrs	r0, r0, #3
 8001aea:	074e      	lsls	r6, r1, #29
 8001aec:	4306      	orrs	r6, r0
 8001aee:	2080      	movs	r0, #128	; 0x80
 8001af0:	08c9      	lsrs	r1, r1, #3
 8001af2:	0300      	lsls	r0, r0, #12
 8001af4:	4201      	tst	r1, r0
 8001af6:	d008      	beq.n	8001b0a <__aeabi_dsub+0x4ce>
 8001af8:	4663      	mov	r3, ip
 8001afa:	08dc      	lsrs	r4, r3, #3
 8001afc:	4204      	tst	r4, r0
 8001afe:	d104      	bne.n	8001b0a <__aeabi_dsub+0x4ce>
 8001b00:	0021      	movs	r1, r4
 8001b02:	46da      	mov	sl, fp
 8001b04:	08d2      	lsrs	r2, r2, #3
 8001b06:	075e      	lsls	r6, r3, #29
 8001b08:	4316      	orrs	r6, r2
 8001b0a:	00f3      	lsls	r3, r6, #3
 8001b0c:	4699      	mov	r9, r3
 8001b0e:	2401      	movs	r4, #1
 8001b10:	4653      	mov	r3, sl
 8001b12:	00c9      	lsls	r1, r1, #3
 8001b14:	0f72      	lsrs	r2, r6, #29
 8001b16:	4311      	orrs	r1, r2
 8001b18:	401c      	ands	r4, r3
 8001b1a:	4d6a      	ldr	r5, [pc, #424]	; (8001cc4 <__aeabi_dsub+0x688>)
 8001b1c:	e6ab      	b.n	8001876 <__aeabi_dsub+0x23a>
 8001b1e:	001d      	movs	r5, r3
 8001b20:	2200      	movs	r2, #0
 8001b22:	2700      	movs	r7, #0
 8001b24:	e6b4      	b.n	8001890 <__aeabi_dsub+0x254>
 8001b26:	2d00      	cmp	r5, #0
 8001b28:	d159      	bne.n	8001bde <__aeabi_dsub+0x5a2>
 8001b2a:	000b      	movs	r3, r1
 8001b2c:	4303      	orrs	r3, r0
 8001b2e:	d100      	bne.n	8001b32 <__aeabi_dsub+0x4f6>
 8001b30:	e6d6      	b.n	80018e0 <__aeabi_dsub+0x2a4>
 8001b32:	1c73      	adds	r3, r6, #1
 8001b34:	d100      	bne.n	8001b38 <__aeabi_dsub+0x4fc>
 8001b36:	e0b2      	b.n	8001c9e <__aeabi_dsub+0x662>
 8001b38:	4b62      	ldr	r3, [pc, #392]	; (8001cc4 <__aeabi_dsub+0x688>)
 8001b3a:	429f      	cmp	r7, r3
 8001b3c:	d01e      	beq.n	8001b7c <__aeabi_dsub+0x540>
 8001b3e:	43f3      	mvns	r3, r6
 8001b40:	2b38      	cmp	r3, #56	; 0x38
 8001b42:	dc6f      	bgt.n	8001c24 <__aeabi_dsub+0x5e8>
 8001b44:	2b1f      	cmp	r3, #31
 8001b46:	dd00      	ble.n	8001b4a <__aeabi_dsub+0x50e>
 8001b48:	e097      	b.n	8001c7a <__aeabi_dsub+0x63e>
 8001b4a:	2520      	movs	r5, #32
 8001b4c:	000e      	movs	r6, r1
 8001b4e:	1aed      	subs	r5, r5, r3
 8001b50:	40ae      	lsls	r6, r5
 8001b52:	46b0      	mov	r8, r6
 8001b54:	0006      	movs	r6, r0
 8001b56:	46aa      	mov	sl, r5
 8001b58:	40de      	lsrs	r6, r3
 8001b5a:	4645      	mov	r5, r8
 8001b5c:	4335      	orrs	r5, r6
 8001b5e:	002e      	movs	r6, r5
 8001b60:	4655      	mov	r5, sl
 8001b62:	40a8      	lsls	r0, r5
 8001b64:	40d9      	lsrs	r1, r3
 8001b66:	1e45      	subs	r5, r0, #1
 8001b68:	41a8      	sbcs	r0, r5
 8001b6a:	448c      	add	ip, r1
 8001b6c:	4306      	orrs	r6, r0
 8001b6e:	18b6      	adds	r6, r6, r2
 8001b70:	4296      	cmp	r6, r2
 8001b72:	4192      	sbcs	r2, r2
 8001b74:	4251      	negs	r1, r2
 8001b76:	4461      	add	r1, ip
 8001b78:	003d      	movs	r5, r7
 8001b7a:	e625      	b.n	80017c8 <__aeabi_dsub+0x18c>
 8001b7c:	003d      	movs	r5, r7
 8001b7e:	4661      	mov	r1, ip
 8001b80:	4691      	mov	r9, r2
 8001b82:	e678      	b.n	8001876 <__aeabi_dsub+0x23a>
 8001b84:	000b      	movs	r3, r1
 8001b86:	4303      	orrs	r3, r0
 8001b88:	2d00      	cmp	r5, #0
 8001b8a:	d000      	beq.n	8001b8e <__aeabi_dsub+0x552>
 8001b8c:	e655      	b.n	800183a <__aeabi_dsub+0x1fe>
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d0f5      	beq.n	8001b7e <__aeabi_dsub+0x542>
 8001b92:	4663      	mov	r3, ip
 8001b94:	4313      	orrs	r3, r2
 8001b96:	d100      	bne.n	8001b9a <__aeabi_dsub+0x55e>
 8001b98:	e66d      	b.n	8001876 <__aeabi_dsub+0x23a>
 8001b9a:	1886      	adds	r6, r0, r2
 8001b9c:	4286      	cmp	r6, r0
 8001b9e:	4180      	sbcs	r0, r0
 8001ba0:	4461      	add	r1, ip
 8001ba2:	4240      	negs	r0, r0
 8001ba4:	1809      	adds	r1, r1, r0
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	020b      	lsls	r3, r1, #8
 8001baa:	d400      	bmi.n	8001bae <__aeabi_dsub+0x572>
 8001bac:	e6d0      	b.n	8001950 <__aeabi_dsub+0x314>
 8001bae:	4b46      	ldr	r3, [pc, #280]	; (8001cc8 <__aeabi_dsub+0x68c>)
 8001bb0:	3501      	adds	r5, #1
 8001bb2:	4019      	ands	r1, r3
 8001bb4:	e5b2      	b.n	800171c <__aeabi_dsub+0xe0>
 8001bb6:	46b1      	mov	r9, r6
 8001bb8:	e65d      	b.n	8001876 <__aeabi_dsub+0x23a>
 8001bba:	0033      	movs	r3, r6
 8001bbc:	4667      	mov	r7, ip
 8001bbe:	3b20      	subs	r3, #32
 8001bc0:	40df      	lsrs	r7, r3
 8001bc2:	003b      	movs	r3, r7
 8001bc4:	2e20      	cmp	r6, #32
 8001bc6:	d005      	beq.n	8001bd4 <__aeabi_dsub+0x598>
 8001bc8:	2740      	movs	r7, #64	; 0x40
 8001bca:	1bbf      	subs	r7, r7, r6
 8001bcc:	4666      	mov	r6, ip
 8001bce:	40be      	lsls	r6, r7
 8001bd0:	4332      	orrs	r2, r6
 8001bd2:	4690      	mov	r8, r2
 8001bd4:	4646      	mov	r6, r8
 8001bd6:	1e72      	subs	r2, r6, #1
 8001bd8:	4196      	sbcs	r6, r2
 8001bda:	4333      	orrs	r3, r6
 8001bdc:	e5ef      	b.n	80017be <__aeabi_dsub+0x182>
 8001bde:	4b39      	ldr	r3, [pc, #228]	; (8001cc4 <__aeabi_dsub+0x688>)
 8001be0:	429f      	cmp	r7, r3
 8001be2:	d0cb      	beq.n	8001b7c <__aeabi_dsub+0x540>
 8001be4:	2580      	movs	r5, #128	; 0x80
 8001be6:	042d      	lsls	r5, r5, #16
 8001be8:	4273      	negs	r3, r6
 8001bea:	4329      	orrs	r1, r5
 8001bec:	e7a8      	b.n	8001b40 <__aeabi_dsub+0x504>
 8001bee:	4308      	orrs	r0, r1
 8001bf0:	1e41      	subs	r1, r0, #1
 8001bf2:	4188      	sbcs	r0, r1
 8001bf4:	e6a2      	b.n	800193c <__aeabi_dsub+0x300>
 8001bf6:	2f00      	cmp	r7, #0
 8001bf8:	d100      	bne.n	8001bfc <__aeabi_dsub+0x5c0>
 8001bfa:	e63c      	b.n	8001876 <__aeabi_dsub+0x23a>
 8001bfc:	4663      	mov	r3, ip
 8001bfe:	1a86      	subs	r6, r0, r2
 8001c00:	1acf      	subs	r7, r1, r3
 8001c02:	42b0      	cmp	r0, r6
 8001c04:	419b      	sbcs	r3, r3
 8001c06:	425b      	negs	r3, r3
 8001c08:	1afb      	subs	r3, r7, r3
 8001c0a:	4698      	mov	r8, r3
 8001c0c:	021b      	lsls	r3, r3, #8
 8001c0e:	d54e      	bpl.n	8001cae <__aeabi_dsub+0x672>
 8001c10:	1a16      	subs	r6, r2, r0
 8001c12:	4663      	mov	r3, ip
 8001c14:	42b2      	cmp	r2, r6
 8001c16:	4192      	sbcs	r2, r2
 8001c18:	1a59      	subs	r1, r3, r1
 8001c1a:	4252      	negs	r2, r2
 8001c1c:	1a89      	subs	r1, r1, r2
 8001c1e:	465c      	mov	r4, fp
 8001c20:	2200      	movs	r2, #0
 8001c22:	e57b      	b.n	800171c <__aeabi_dsub+0xe0>
 8001c24:	4301      	orrs	r1, r0
 8001c26:	000e      	movs	r6, r1
 8001c28:	1e71      	subs	r1, r6, #1
 8001c2a:	418e      	sbcs	r6, r1
 8001c2c:	e79f      	b.n	8001b6e <__aeabi_dsub+0x532>
 8001c2e:	001d      	movs	r5, r3
 8001c30:	000e      	movs	r6, r1
 8001c32:	3d20      	subs	r5, #32
 8001c34:	40ee      	lsrs	r6, r5
 8001c36:	46b0      	mov	r8, r6
 8001c38:	2b20      	cmp	r3, #32
 8001c3a:	d004      	beq.n	8001c46 <__aeabi_dsub+0x60a>
 8001c3c:	2540      	movs	r5, #64	; 0x40
 8001c3e:	1aeb      	subs	r3, r5, r3
 8001c40:	4099      	lsls	r1, r3
 8001c42:	4308      	orrs	r0, r1
 8001c44:	4681      	mov	r9, r0
 8001c46:	4648      	mov	r0, r9
 8001c48:	4643      	mov	r3, r8
 8001c4a:	1e41      	subs	r1, r0, #1
 8001c4c:	4188      	sbcs	r0, r1
 8001c4e:	4318      	orrs	r0, r3
 8001c50:	e674      	b.n	800193c <__aeabi_dsub+0x300>
 8001c52:	2200      	movs	r2, #0
 8001c54:	2400      	movs	r4, #0
 8001c56:	e617      	b.n	8001888 <__aeabi_dsub+0x24c>
 8001c58:	1a16      	subs	r6, r2, r0
 8001c5a:	4663      	mov	r3, ip
 8001c5c:	42b2      	cmp	r2, r6
 8001c5e:	4192      	sbcs	r2, r2
 8001c60:	1a59      	subs	r1, r3, r1
 8001c62:	4252      	negs	r2, r2
 8001c64:	1a89      	subs	r1, r1, r2
 8001c66:	003d      	movs	r5, r7
 8001c68:	e525      	b.n	80016b6 <__aeabi_dsub+0x7a>
 8001c6a:	4661      	mov	r1, ip
 8001c6c:	4691      	mov	r9, r2
 8001c6e:	4d15      	ldr	r5, [pc, #84]	; (8001cc4 <__aeabi_dsub+0x688>)
 8001c70:	e601      	b.n	8001876 <__aeabi_dsub+0x23a>
 8001c72:	2280      	movs	r2, #128	; 0x80
 8001c74:	2400      	movs	r4, #0
 8001c76:	0312      	lsls	r2, r2, #12
 8001c78:	e679      	b.n	800196e <__aeabi_dsub+0x332>
 8001c7a:	001d      	movs	r5, r3
 8001c7c:	000e      	movs	r6, r1
 8001c7e:	3d20      	subs	r5, #32
 8001c80:	40ee      	lsrs	r6, r5
 8001c82:	46b0      	mov	r8, r6
 8001c84:	2b20      	cmp	r3, #32
 8001c86:	d004      	beq.n	8001c92 <__aeabi_dsub+0x656>
 8001c88:	2540      	movs	r5, #64	; 0x40
 8001c8a:	1aeb      	subs	r3, r5, r3
 8001c8c:	4099      	lsls	r1, r3
 8001c8e:	4308      	orrs	r0, r1
 8001c90:	4681      	mov	r9, r0
 8001c92:	464e      	mov	r6, r9
 8001c94:	4643      	mov	r3, r8
 8001c96:	1e71      	subs	r1, r6, #1
 8001c98:	418e      	sbcs	r6, r1
 8001c9a:	431e      	orrs	r6, r3
 8001c9c:	e767      	b.n	8001b6e <__aeabi_dsub+0x532>
 8001c9e:	1886      	adds	r6, r0, r2
 8001ca0:	4296      	cmp	r6, r2
 8001ca2:	419b      	sbcs	r3, r3
 8001ca4:	4461      	add	r1, ip
 8001ca6:	425b      	negs	r3, r3
 8001ca8:	18c9      	adds	r1, r1, r3
 8001caa:	003d      	movs	r5, r7
 8001cac:	e58c      	b.n	80017c8 <__aeabi_dsub+0x18c>
 8001cae:	4647      	mov	r7, r8
 8001cb0:	4337      	orrs	r7, r6
 8001cb2:	d0ce      	beq.n	8001c52 <__aeabi_dsub+0x616>
 8001cb4:	2207      	movs	r2, #7
 8001cb6:	4641      	mov	r1, r8
 8001cb8:	4032      	ands	r2, r6
 8001cba:	e649      	b.n	8001950 <__aeabi_dsub+0x314>
 8001cbc:	2700      	movs	r7, #0
 8001cbe:	003a      	movs	r2, r7
 8001cc0:	e5e6      	b.n	8001890 <__aeabi_dsub+0x254>
 8001cc2:	46c0      	nop			; (mov r8, r8)
 8001cc4:	000007ff 	.word	0x000007ff
 8001cc8:	ff7fffff 	.word	0xff7fffff

08001ccc <__aeabi_d2iz>:
 8001ccc:	b530      	push	{r4, r5, lr}
 8001cce:	4d14      	ldr	r5, [pc, #80]	; (8001d20 <__aeabi_d2iz+0x54>)
 8001cd0:	030a      	lsls	r2, r1, #12
 8001cd2:	004b      	lsls	r3, r1, #1
 8001cd4:	0b12      	lsrs	r2, r2, #12
 8001cd6:	0d5b      	lsrs	r3, r3, #21
 8001cd8:	0fc9      	lsrs	r1, r1, #31
 8001cda:	2400      	movs	r4, #0
 8001cdc:	42ab      	cmp	r3, r5
 8001cde:	dd11      	ble.n	8001d04 <__aeabi_d2iz+0x38>
 8001ce0:	4c10      	ldr	r4, [pc, #64]	; (8001d24 <__aeabi_d2iz+0x58>)
 8001ce2:	42a3      	cmp	r3, r4
 8001ce4:	dc10      	bgt.n	8001d08 <__aeabi_d2iz+0x3c>
 8001ce6:	2480      	movs	r4, #128	; 0x80
 8001ce8:	0364      	lsls	r4, r4, #13
 8001cea:	4322      	orrs	r2, r4
 8001cec:	4c0e      	ldr	r4, [pc, #56]	; (8001d28 <__aeabi_d2iz+0x5c>)
 8001cee:	1ae4      	subs	r4, r4, r3
 8001cf0:	2c1f      	cmp	r4, #31
 8001cf2:	dd0c      	ble.n	8001d0e <__aeabi_d2iz+0x42>
 8001cf4:	480d      	ldr	r0, [pc, #52]	; (8001d2c <__aeabi_d2iz+0x60>)
 8001cf6:	1ac3      	subs	r3, r0, r3
 8001cf8:	40da      	lsrs	r2, r3
 8001cfa:	0013      	movs	r3, r2
 8001cfc:	425c      	negs	r4, r3
 8001cfe:	2900      	cmp	r1, #0
 8001d00:	d100      	bne.n	8001d04 <__aeabi_d2iz+0x38>
 8001d02:	001c      	movs	r4, r3
 8001d04:	0020      	movs	r0, r4
 8001d06:	bd30      	pop	{r4, r5, pc}
 8001d08:	4b09      	ldr	r3, [pc, #36]	; (8001d30 <__aeabi_d2iz+0x64>)
 8001d0a:	18cc      	adds	r4, r1, r3
 8001d0c:	e7fa      	b.n	8001d04 <__aeabi_d2iz+0x38>
 8001d0e:	4d09      	ldr	r5, [pc, #36]	; (8001d34 <__aeabi_d2iz+0x68>)
 8001d10:	40e0      	lsrs	r0, r4
 8001d12:	46ac      	mov	ip, r5
 8001d14:	4463      	add	r3, ip
 8001d16:	409a      	lsls	r2, r3
 8001d18:	0013      	movs	r3, r2
 8001d1a:	4303      	orrs	r3, r0
 8001d1c:	e7ee      	b.n	8001cfc <__aeabi_d2iz+0x30>
 8001d1e:	46c0      	nop			; (mov r8, r8)
 8001d20:	000003fe 	.word	0x000003fe
 8001d24:	0000041d 	.word	0x0000041d
 8001d28:	00000433 	.word	0x00000433
 8001d2c:	00000413 	.word	0x00000413
 8001d30:	7fffffff 	.word	0x7fffffff
 8001d34:	fffffbed 	.word	0xfffffbed

08001d38 <__aeabi_f2d>:
 8001d38:	0041      	lsls	r1, r0, #1
 8001d3a:	0e09      	lsrs	r1, r1, #24
 8001d3c:	1c4b      	adds	r3, r1, #1
 8001d3e:	b570      	push	{r4, r5, r6, lr}
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	0246      	lsls	r6, r0, #9
 8001d44:	0a75      	lsrs	r5, r6, #9
 8001d46:	0fc4      	lsrs	r4, r0, #31
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	dd14      	ble.n	8001d76 <__aeabi_f2d+0x3e>
 8001d4c:	23e0      	movs	r3, #224	; 0xe0
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	076d      	lsls	r5, r5, #29
 8001d52:	0b36      	lsrs	r6, r6, #12
 8001d54:	18cb      	adds	r3, r1, r3
 8001d56:	2100      	movs	r1, #0
 8001d58:	0d0a      	lsrs	r2, r1, #20
 8001d5a:	0028      	movs	r0, r5
 8001d5c:	0512      	lsls	r2, r2, #20
 8001d5e:	4d1c      	ldr	r5, [pc, #112]	; (8001dd0 <__aeabi_f2d+0x98>)
 8001d60:	4332      	orrs	r2, r6
 8001d62:	055b      	lsls	r3, r3, #21
 8001d64:	402a      	ands	r2, r5
 8001d66:	085b      	lsrs	r3, r3, #1
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	005b      	lsls	r3, r3, #1
 8001d6c:	07e4      	lsls	r4, r4, #31
 8001d6e:	085b      	lsrs	r3, r3, #1
 8001d70:	4323      	orrs	r3, r4
 8001d72:	0019      	movs	r1, r3
 8001d74:	bd70      	pop	{r4, r5, r6, pc}
 8001d76:	2900      	cmp	r1, #0
 8001d78:	d114      	bne.n	8001da4 <__aeabi_f2d+0x6c>
 8001d7a:	2d00      	cmp	r5, #0
 8001d7c:	d01e      	beq.n	8001dbc <__aeabi_f2d+0x84>
 8001d7e:	0028      	movs	r0, r5
 8001d80:	f000 f82c 	bl	8001ddc <__clzsi2>
 8001d84:	280a      	cmp	r0, #10
 8001d86:	dc1c      	bgt.n	8001dc2 <__aeabi_f2d+0x8a>
 8001d88:	230b      	movs	r3, #11
 8001d8a:	002a      	movs	r2, r5
 8001d8c:	1a1b      	subs	r3, r3, r0
 8001d8e:	40da      	lsrs	r2, r3
 8001d90:	0003      	movs	r3, r0
 8001d92:	3315      	adds	r3, #21
 8001d94:	409d      	lsls	r5, r3
 8001d96:	4b0f      	ldr	r3, [pc, #60]	; (8001dd4 <__aeabi_f2d+0x9c>)
 8001d98:	0312      	lsls	r2, r2, #12
 8001d9a:	1a1b      	subs	r3, r3, r0
 8001d9c:	055b      	lsls	r3, r3, #21
 8001d9e:	0b16      	lsrs	r6, r2, #12
 8001da0:	0d5b      	lsrs	r3, r3, #21
 8001da2:	e7d8      	b.n	8001d56 <__aeabi_f2d+0x1e>
 8001da4:	2d00      	cmp	r5, #0
 8001da6:	d006      	beq.n	8001db6 <__aeabi_f2d+0x7e>
 8001da8:	0b32      	lsrs	r2, r6, #12
 8001daa:	2680      	movs	r6, #128	; 0x80
 8001dac:	0336      	lsls	r6, r6, #12
 8001dae:	076d      	lsls	r5, r5, #29
 8001db0:	4316      	orrs	r6, r2
 8001db2:	4b09      	ldr	r3, [pc, #36]	; (8001dd8 <__aeabi_f2d+0xa0>)
 8001db4:	e7cf      	b.n	8001d56 <__aeabi_f2d+0x1e>
 8001db6:	4b08      	ldr	r3, [pc, #32]	; (8001dd8 <__aeabi_f2d+0xa0>)
 8001db8:	2600      	movs	r6, #0
 8001dba:	e7cc      	b.n	8001d56 <__aeabi_f2d+0x1e>
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	2600      	movs	r6, #0
 8001dc0:	e7c9      	b.n	8001d56 <__aeabi_f2d+0x1e>
 8001dc2:	0003      	movs	r3, r0
 8001dc4:	002a      	movs	r2, r5
 8001dc6:	3b0b      	subs	r3, #11
 8001dc8:	409a      	lsls	r2, r3
 8001dca:	2500      	movs	r5, #0
 8001dcc:	e7e3      	b.n	8001d96 <__aeabi_f2d+0x5e>
 8001dce:	46c0      	nop			; (mov r8, r8)
 8001dd0:	800fffff 	.word	0x800fffff
 8001dd4:	00000389 	.word	0x00000389
 8001dd8:	000007ff 	.word	0x000007ff

08001ddc <__clzsi2>:
 8001ddc:	211c      	movs	r1, #28
 8001dde:	2301      	movs	r3, #1
 8001de0:	041b      	lsls	r3, r3, #16
 8001de2:	4298      	cmp	r0, r3
 8001de4:	d301      	bcc.n	8001dea <__clzsi2+0xe>
 8001de6:	0c00      	lsrs	r0, r0, #16
 8001de8:	3910      	subs	r1, #16
 8001dea:	0a1b      	lsrs	r3, r3, #8
 8001dec:	4298      	cmp	r0, r3
 8001dee:	d301      	bcc.n	8001df4 <__clzsi2+0x18>
 8001df0:	0a00      	lsrs	r0, r0, #8
 8001df2:	3908      	subs	r1, #8
 8001df4:	091b      	lsrs	r3, r3, #4
 8001df6:	4298      	cmp	r0, r3
 8001df8:	d301      	bcc.n	8001dfe <__clzsi2+0x22>
 8001dfa:	0900      	lsrs	r0, r0, #4
 8001dfc:	3904      	subs	r1, #4
 8001dfe:	a202      	add	r2, pc, #8	; (adr r2, 8001e08 <__clzsi2+0x2c>)
 8001e00:	5c10      	ldrb	r0, [r2, r0]
 8001e02:	1840      	adds	r0, r0, r1
 8001e04:	4770      	bx	lr
 8001e06:	46c0      	nop			; (mov r8, r8)
 8001e08:	02020304 	.word	0x02020304
 8001e0c:	01010101 	.word	0x01010101
	...

08001e18 <__clzdi2>:
 8001e18:	b510      	push	{r4, lr}
 8001e1a:	2900      	cmp	r1, #0
 8001e1c:	d103      	bne.n	8001e26 <__clzdi2+0xe>
 8001e1e:	f7ff ffdd 	bl	8001ddc <__clzsi2>
 8001e22:	3020      	adds	r0, #32
 8001e24:	e002      	b.n	8001e2c <__clzdi2+0x14>
 8001e26:	1c08      	adds	r0, r1, #0
 8001e28:	f7ff ffd8 	bl	8001ddc <__clzsi2>
 8001e2c:	bd10      	pop	{r4, pc}
 8001e2e:	46c0      	nop			; (mov r8, r8)

08001e30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e36:	f001 facb 	bl	80033d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e3a:	f000 f823 	bl	8001e84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e3e:	f000 fad7 	bl	80023f0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001e42:	f000 fab7 	bl	80023b4 <MX_DMA_Init>
  MX_I2C2_Init();
 8001e46:	f000 f90b 	bl	8002060 <MX_I2C2_Init>
  MX_RTC_Init();
 8001e4a:	f000 f949 	bl	80020e0 <MX_RTC_Init>
  MX_SPI1_Init();
 8001e4e:	f000 f9b3 	bl	80021b8 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001e52:	f000 f9ef 	bl	8002234 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8001e56:	f000 fa2b 	bl	80022b0 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001e5a:	f000 fa77 	bl	800234c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001e5e:	f000 f893 	bl	8001f88 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  printf( "Hydra Management Processor Running\r\n" );
 8001e62:	4b07      	ldr	r3, [pc, #28]	; (8001e80 <main+0x50>)
 8001e64:	0018      	movs	r0, r3
 8001e66:	f005 fef7 	bl	8007c58 <puts>
  system_init();
 8001e6a:	f001 fa4f 	bl	800330c <system_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		current_time = HAL_GetTick();
 8001e6e:	f001 fb29 	bl	80034c4 <HAL_GetTick>
 8001e72:	0003      	movs	r3, r0
 8001e74:	607b      	str	r3, [r7, #4]
	  /*
	   * Operate each module as a state machine so that they can perform different small tasks each time
	   */
	  // process_wifi_module();
	  // process_i2c();
	  process_led_display( current_time );
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	0018      	movs	r0, r3
 8001e7a:	f000 fe8d 	bl	8002b98 <process_led_display>
		current_time = HAL_GetTick();
 8001e7e:	e7f6      	b.n	8001e6e <main+0x3e>
 8001e80:	08008500 	.word	0x08008500

08001e84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e84:	b590      	push	{r4, r7, lr}
 8001e86:	b09d      	sub	sp, #116	; 0x74
 8001e88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e8a:	2438      	movs	r4, #56	; 0x38
 8001e8c:	193b      	adds	r3, r7, r4
 8001e8e:	0018      	movs	r0, r3
 8001e90:	2338      	movs	r3, #56	; 0x38
 8001e92:	001a      	movs	r2, r3
 8001e94:	2100      	movs	r1, #0
 8001e96:	f005 fe77 	bl	8007b88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e9a:	2328      	movs	r3, #40	; 0x28
 8001e9c:	18fb      	adds	r3, r7, r3
 8001e9e:	0018      	movs	r0, r3
 8001ea0:	2310      	movs	r3, #16
 8001ea2:	001a      	movs	r2, r3
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	f005 fe6f 	bl	8007b88 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001eaa:	003b      	movs	r3, r7
 8001eac:	0018      	movs	r0, r3
 8001eae:	2328      	movs	r3, #40	; 0x28
 8001eb0:	001a      	movs	r2, r3
 8001eb2:	2100      	movs	r1, #0
 8001eb4:	f005 fe68 	bl	8007b88 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001eb8:	2380      	movs	r3, #128	; 0x80
 8001eba:	009b      	lsls	r3, r3, #2
 8001ebc:	0018      	movs	r0, r3
 8001ebe:	f002 fd7f 	bl	80049c0 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001ec2:	193b      	adds	r3, r7, r4
 8001ec4:	220a      	movs	r2, #10
 8001ec6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ec8:	193b      	adds	r3, r7, r4
 8001eca:	2280      	movs	r2, #128	; 0x80
 8001ecc:	0052      	lsls	r2, r2, #1
 8001ece:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8001ed0:	0021      	movs	r1, r4
 8001ed2:	187b      	adds	r3, r7, r1
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ed8:	187b      	adds	r3, r7, r1
 8001eda:	2240      	movs	r2, #64	; 0x40
 8001edc:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001ede:	187b      	adds	r3, r7, r1
 8001ee0:	2201      	movs	r2, #1
 8001ee2:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ee4:	187b      	adds	r3, r7, r1
 8001ee6:	2202      	movs	r2, #2
 8001ee8:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001eea:	187b      	adds	r3, r7, r1
 8001eec:	2202      	movs	r2, #2
 8001eee:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001ef0:	187b      	adds	r3, r7, r1
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 16;
 8001ef6:	187b      	adds	r3, r7, r1
 8001ef8:	2210      	movs	r2, #16
 8001efa:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001efc:	187b      	adds	r3, r7, r1
 8001efe:	2280      	movs	r2, #128	; 0x80
 8001f00:	0292      	lsls	r2, r2, #10
 8001f02:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001f04:	187b      	adds	r3, r7, r1
 8001f06:	2280      	movs	r2, #128	; 0x80
 8001f08:	0492      	lsls	r2, r2, #18
 8001f0a:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV5;
 8001f0c:	187b      	adds	r3, r7, r1
 8001f0e:	2280      	movs	r2, #128	; 0x80
 8001f10:	0612      	lsls	r2, r2, #24
 8001f12:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f14:	187b      	adds	r3, r7, r1
 8001f16:	0018      	movs	r0, r3
 8001f18:	f002 fd9e 	bl	8004a58 <HAL_RCC_OscConfig>
 8001f1c:	1e03      	subs	r3, r0, #0
 8001f1e:	d001      	beq.n	8001f24 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001f20:	f000 fb36 	bl	8002590 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f24:	2128      	movs	r1, #40	; 0x28
 8001f26:	187b      	adds	r3, r7, r1
 8001f28:	2207      	movs	r2, #7
 8001f2a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f2c:	187b      	adds	r3, r7, r1
 8001f2e:	2202      	movs	r2, #2
 8001f30:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f32:	187b      	adds	r3, r7, r1
 8001f34:	2200      	movs	r2, #0
 8001f36:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001f38:	187b      	adds	r3, r7, r1
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f3e:	187b      	adds	r3, r7, r1
 8001f40:	2102      	movs	r1, #2
 8001f42:	0018      	movs	r0, r3
 8001f44:	f003 f8a8 	bl	8005098 <HAL_RCC_ClockConfig>
 8001f48:	1e03      	subs	r3, r0, #0
 8001f4a:	d001      	beq.n	8001f50 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001f4c:	f000 fb20 	bl	8002590 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
 8001f50:	003b      	movs	r3, r7
 8001f52:	4a0c      	ldr	r2, [pc, #48]	; (8001f84 <SystemClock_Config+0x100>)
 8001f54:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8001f56:	003b      	movs	r3, r7
 8001f58:	2200      	movs	r2, #0
 8001f5a:	605a      	str	r2, [r3, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8001f5c:	003b      	movs	r3, r7
 8001f5e:	2200      	movs	r2, #0
 8001f60:	61da      	str	r2, [r3, #28]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001f62:	003b      	movs	r3, r7
 8001f64:	2280      	movs	r2, #128	; 0x80
 8001f66:	0092      	lsls	r2, r2, #2
 8001f68:	625a      	str	r2, [r3, #36]	; 0x24

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f6a:	003b      	movs	r3, r7
 8001f6c:	0018      	movs	r0, r3
 8001f6e:	f003 fa3d 	bl	80053ec <HAL_RCCEx_PeriphCLKConfig>
 8001f72:	1e03      	subs	r3, r0, #0
 8001f74:	d001      	beq.n	8001f7a <SystemClock_Config+0xf6>
  {
    Error_Handler();
 8001f76:	f000 fb0b 	bl	8002590 <Error_Handler>
  }
}
 8001f7a:	46c0      	nop			; (mov r8, r8)
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	b01d      	add	sp, #116	; 0x74
 8001f80:	bd90      	pop	{r4, r7, pc}
 8001f82:	46c0      	nop			; (mov r8, r8)
 8001f84:	00024001 	.word	0x00024001

08001f88 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001f8e:	1d3b      	adds	r3, r7, #4
 8001f90:	0018      	movs	r0, r3
 8001f92:	230c      	movs	r3, #12
 8001f94:	001a      	movs	r2, r3
 8001f96:	2100      	movs	r1, #0
 8001f98:	f005 fdf6 	bl	8007b88 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8001f9c:	4b2d      	ldr	r3, [pc, #180]	; (8002054 <MX_ADC1_Init+0xcc>)
 8001f9e:	4a2e      	ldr	r2, [pc, #184]	; (8002058 <MX_ADC1_Init+0xd0>)
 8001fa0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001fa2:	4b2c      	ldr	r3, [pc, #176]	; (8002054 <MX_ADC1_Init+0xcc>)
 8001fa4:	2280      	movs	r2, #128	; 0x80
 8001fa6:	05d2      	lsls	r2, r2, #23
 8001fa8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001faa:	4b2a      	ldr	r3, [pc, #168]	; (8002054 <MX_ADC1_Init+0xcc>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001fb0:	4b28      	ldr	r3, [pc, #160]	; (8002054 <MX_ADC1_Init+0xcc>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001fb6:	4b27      	ldr	r3, [pc, #156]	; (8002054 <MX_ADC1_Init+0xcc>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001fbc:	4b25      	ldr	r3, [pc, #148]	; (8002054 <MX_ADC1_Init+0xcc>)
 8001fbe:	2204      	movs	r2, #4
 8001fc0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001fc2:	4b24      	ldr	r3, [pc, #144]	; (8002054 <MX_ADC1_Init+0xcc>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8001fc8:	4b22      	ldr	r3, [pc, #136]	; (8002054 <MX_ADC1_Init+0xcc>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001fce:	4b21      	ldr	r3, [pc, #132]	; (8002054 <MX_ADC1_Init+0xcc>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8001fd4:	4b1f      	ldr	r3, [pc, #124]	; (8002054 <MX_ADC1_Init+0xcc>)
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001fda:	4b1e      	ldr	r3, [pc, #120]	; (8002054 <MX_ADC1_Init+0xcc>)
 8001fdc:	2220      	movs	r2, #32
 8001fde:	2100      	movs	r1, #0
 8001fe0:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001fe2:	4b1c      	ldr	r3, [pc, #112]	; (8002054 <MX_ADC1_Init+0xcc>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001fe8:	4b1a      	ldr	r3, [pc, #104]	; (8002054 <MX_ADC1_Init+0xcc>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001fee:	4b19      	ldr	r3, [pc, #100]	; (8002054 <MX_ADC1_Init+0xcc>)
 8001ff0:	222c      	movs	r2, #44	; 0x2c
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001ff6:	4b17      	ldr	r3, [pc, #92]	; (8002054 <MX_ADC1_Init+0xcc>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8001ffc:	4b15      	ldr	r3, [pc, #84]	; (8002054 <MX_ADC1_Init+0xcc>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8002002:	4b14      	ldr	r3, [pc, #80]	; (8002054 <MX_ADC1_Init+0xcc>)
 8002004:	2200      	movs	r2, #0
 8002006:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8002008:	4b12      	ldr	r3, [pc, #72]	; (8002054 <MX_ADC1_Init+0xcc>)
 800200a:	223c      	movs	r2, #60	; 0x3c
 800200c:	2100      	movs	r1, #0
 800200e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8002010:	4b10      	ldr	r3, [pc, #64]	; (8002054 <MX_ADC1_Init+0xcc>)
 8002012:	2200      	movs	r2, #0
 8002014:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002016:	4b0f      	ldr	r3, [pc, #60]	; (8002054 <MX_ADC1_Init+0xcc>)
 8002018:	0018      	movs	r0, r3
 800201a:	f001 fb45 	bl	80036a8 <HAL_ADC_Init>
 800201e:	1e03      	subs	r3, r0, #0
 8002020:	d001      	beq.n	8002026 <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8002022:	f000 fab5 	bl	8002590 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002026:	1d3b      	adds	r3, r7, #4
 8002028:	4a0c      	ldr	r2, [pc, #48]	; (800205c <MX_ADC1_Init+0xd4>)
 800202a:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800202c:	1d3b      	adds	r3, r7, #4
 800202e:	2200      	movs	r2, #0
 8002030:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8002032:	1d3b      	adds	r3, r7, #4
 8002034:	2200      	movs	r2, #0
 8002036:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002038:	1d3a      	adds	r2, r7, #4
 800203a:	4b06      	ldr	r3, [pc, #24]	; (8002054 <MX_ADC1_Init+0xcc>)
 800203c:	0011      	movs	r1, r2
 800203e:	0018      	movs	r0, r3
 8002040:	f001 fd08 	bl	8003a54 <HAL_ADC_ConfigChannel>
 8002044:	1e03      	subs	r3, r0, #0
 8002046:	d001      	beq.n	800204c <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8002048:	f000 faa2 	bl	8002590 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800204c:	46c0      	nop			; (mov r8, r8)
 800204e:	46bd      	mov	sp, r7
 8002050:	b004      	add	sp, #16
 8002052:	bd80      	pop	{r7, pc}
 8002054:	20000b80 	.word	0x20000b80
 8002058:	40012400 	.word	0x40012400
 800205c:	20000100 	.word	0x20000100

08002060 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002064:	4b1b      	ldr	r3, [pc, #108]	; (80020d4 <MX_I2C2_Init+0x74>)
 8002066:	4a1c      	ldr	r2, [pc, #112]	; (80020d8 <MX_I2C2_Init+0x78>)
 8002068:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00C0F7FE;
 800206a:	4b1a      	ldr	r3, [pc, #104]	; (80020d4 <MX_I2C2_Init+0x74>)
 800206c:	4a1b      	ldr	r2, [pc, #108]	; (80020dc <MX_I2C2_Init+0x7c>)
 800206e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002070:	4b18      	ldr	r3, [pc, #96]	; (80020d4 <MX_I2C2_Init+0x74>)
 8002072:	2200      	movs	r2, #0
 8002074:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002076:	4b17      	ldr	r3, [pc, #92]	; (80020d4 <MX_I2C2_Init+0x74>)
 8002078:	2201      	movs	r2, #1
 800207a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800207c:	4b15      	ldr	r3, [pc, #84]	; (80020d4 <MX_I2C2_Init+0x74>)
 800207e:	2200      	movs	r2, #0
 8002080:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8002082:	4b14      	ldr	r3, [pc, #80]	; (80020d4 <MX_I2C2_Init+0x74>)
 8002084:	2200      	movs	r2, #0
 8002086:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002088:	4b12      	ldr	r3, [pc, #72]	; (80020d4 <MX_I2C2_Init+0x74>)
 800208a:	2200      	movs	r2, #0
 800208c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800208e:	4b11      	ldr	r3, [pc, #68]	; (80020d4 <MX_I2C2_Init+0x74>)
 8002090:	2200      	movs	r2, #0
 8002092:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002094:	4b0f      	ldr	r3, [pc, #60]	; (80020d4 <MX_I2C2_Init+0x74>)
 8002096:	2200      	movs	r2, #0
 8002098:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800209a:	4b0e      	ldr	r3, [pc, #56]	; (80020d4 <MX_I2C2_Init+0x74>)
 800209c:	0018      	movs	r0, r3
 800209e:	f002 fb61 	bl	8004764 <HAL_I2C_Init>
 80020a2:	1e03      	subs	r3, r0, #0
 80020a4:	d001      	beq.n	80020aa <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80020a6:	f000 fa73 	bl	8002590 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80020aa:	4b0a      	ldr	r3, [pc, #40]	; (80020d4 <MX_I2C2_Init+0x74>)
 80020ac:	2100      	movs	r1, #0
 80020ae:	0018      	movs	r0, r3
 80020b0:	f002 fbee 	bl	8004890 <HAL_I2CEx_ConfigAnalogFilter>
 80020b4:	1e03      	subs	r3, r0, #0
 80020b6:	d001      	beq.n	80020bc <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80020b8:	f000 fa6a 	bl	8002590 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80020bc:	4b05      	ldr	r3, [pc, #20]	; (80020d4 <MX_I2C2_Init+0x74>)
 80020be:	2100      	movs	r1, #0
 80020c0:	0018      	movs	r0, r3
 80020c2:	f002 fc31 	bl	8004928 <HAL_I2CEx_ConfigDigitalFilter>
 80020c6:	1e03      	subs	r3, r0, #0
 80020c8:	d001      	beq.n	80020ce <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80020ca:	f000 fa61 	bl	8002590 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80020ce:	46c0      	nop			; (mov r8, r8)
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	20000b34 	.word	0x20000b34
 80020d8:	40005800 	.word	0x40005800
 80020dc:	00c0f7fe 	.word	0x00c0f7fe

080020e0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b086      	sub	sp, #24
 80020e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80020e6:	1d3b      	adds	r3, r7, #4
 80020e8:	0018      	movs	r0, r3
 80020ea:	2314      	movs	r3, #20
 80020ec:	001a      	movs	r2, r3
 80020ee:	2100      	movs	r1, #0
 80020f0:	f005 fd4a 	bl	8007b88 <memset>
  RTC_DateTypeDef sDate = {0};
 80020f4:	003b      	movs	r3, r7
 80020f6:	2200      	movs	r2, #0
 80020f8:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80020fa:	4b2d      	ldr	r3, [pc, #180]	; (80021b0 <MX_RTC_Init+0xd0>)
 80020fc:	4a2d      	ldr	r2, [pc, #180]	; (80021b4 <MX_RTC_Init+0xd4>)
 80020fe:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002100:	4b2b      	ldr	r3, [pc, #172]	; (80021b0 <MX_RTC_Init+0xd0>)
 8002102:	2200      	movs	r2, #0
 8002104:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8002106:	4b2a      	ldr	r3, [pc, #168]	; (80021b0 <MX_RTC_Init+0xd0>)
 8002108:	227f      	movs	r2, #127	; 0x7f
 800210a:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 800210c:	4b28      	ldr	r3, [pc, #160]	; (80021b0 <MX_RTC_Init+0xd0>)
 800210e:	22ff      	movs	r2, #255	; 0xff
 8002110:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002112:	4b27      	ldr	r3, [pc, #156]	; (80021b0 <MX_RTC_Init+0xd0>)
 8002114:	2200      	movs	r2, #0
 8002116:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002118:	4b25      	ldr	r3, [pc, #148]	; (80021b0 <MX_RTC_Init+0xd0>)
 800211a:	2200      	movs	r2, #0
 800211c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800211e:	4b24      	ldr	r3, [pc, #144]	; (80021b0 <MX_RTC_Init+0xd0>)
 8002120:	2200      	movs	r2, #0
 8002122:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002124:	4b22      	ldr	r3, [pc, #136]	; (80021b0 <MX_RTC_Init+0xd0>)
 8002126:	2280      	movs	r2, #128	; 0x80
 8002128:	05d2      	lsls	r2, r2, #23
 800212a:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800212c:	4b20      	ldr	r3, [pc, #128]	; (80021b0 <MX_RTC_Init+0xd0>)
 800212e:	2200      	movs	r2, #0
 8002130:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002132:	4b1f      	ldr	r3, [pc, #124]	; (80021b0 <MX_RTC_Init+0xd0>)
 8002134:	0018      	movs	r0, r3
 8002136:	f003 fad3 	bl	80056e0 <HAL_RTC_Init>
 800213a:	1e03      	subs	r3, r0, #0
 800213c:	d001      	beq.n	8002142 <MX_RTC_Init+0x62>
  {
    Error_Handler();
 800213e:	f000 fa27 	bl	8002590 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x0;
 8002142:	1d3b      	adds	r3, r7, #4
 8002144:	2200      	movs	r2, #0
 8002146:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8002148:	1d3b      	adds	r3, r7, #4
 800214a:	2200      	movs	r2, #0
 800214c:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 800214e:	1d3b      	adds	r3, r7, #4
 8002150:	2200      	movs	r2, #0
 8002152:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8002154:	1d3b      	adds	r3, r7, #4
 8002156:	2200      	movs	r2, #0
 8002158:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800215a:	1d3b      	adds	r3, r7, #4
 800215c:	2200      	movs	r2, #0
 800215e:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002160:	1d3b      	adds	r3, r7, #4
 8002162:	2200      	movs	r2, #0
 8002164:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002166:	1d39      	adds	r1, r7, #4
 8002168:	4b11      	ldr	r3, [pc, #68]	; (80021b0 <MX_RTC_Init+0xd0>)
 800216a:	2201      	movs	r2, #1
 800216c:	0018      	movs	r0, r3
 800216e:	f003 fb4d 	bl	800580c <HAL_RTC_SetTime>
 8002172:	1e03      	subs	r3, r0, #0
 8002174:	d001      	beq.n	800217a <MX_RTC_Init+0x9a>
  {
    Error_Handler();
 8002176:	f000 fa0b 	bl	8002590 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800217a:	003b      	movs	r3, r7
 800217c:	2201      	movs	r2, #1
 800217e:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002180:	003b      	movs	r3, r7
 8002182:	2201      	movs	r2, #1
 8002184:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 8002186:	003b      	movs	r3, r7
 8002188:	2201      	movs	r2, #1
 800218a:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 800218c:	003b      	movs	r3, r7
 800218e:	2200      	movs	r2, #0
 8002190:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002192:	0039      	movs	r1, r7
 8002194:	4b06      	ldr	r3, [pc, #24]	; (80021b0 <MX_RTC_Init+0xd0>)
 8002196:	2201      	movs	r2, #1
 8002198:	0018      	movs	r0, r3
 800219a:	f003 fbdf 	bl	800595c <HAL_RTC_SetDate>
 800219e:	1e03      	subs	r3, r0, #0
 80021a0:	d001      	beq.n	80021a6 <MX_RTC_Init+0xc6>
  {
    Error_Handler();
 80021a2:	f000 f9f5 	bl	8002590 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80021a6:	46c0      	nop			; (mov r8, r8)
 80021a8:	46bd      	mov	sp, r7
 80021aa:	b006      	add	sp, #24
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	46c0      	nop			; (mov r8, r8)
 80021b0:	20000c70 	.word	0x20000c70
 80021b4:	40002800 	.word	0x40002800

080021b8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80021bc:	4b1b      	ldr	r3, [pc, #108]	; (800222c <MX_SPI1_Init+0x74>)
 80021be:	4a1c      	ldr	r2, [pc, #112]	; (8002230 <MX_SPI1_Init+0x78>)
 80021c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80021c2:	4b1a      	ldr	r3, [pc, #104]	; (800222c <MX_SPI1_Init+0x74>)
 80021c4:	2282      	movs	r2, #130	; 0x82
 80021c6:	0052      	lsls	r2, r2, #1
 80021c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80021ca:	4b18      	ldr	r3, [pc, #96]	; (800222c <MX_SPI1_Init+0x74>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80021d0:	4b16      	ldr	r3, [pc, #88]	; (800222c <MX_SPI1_Init+0x74>)
 80021d2:	22e0      	movs	r2, #224	; 0xe0
 80021d4:	00d2      	lsls	r2, r2, #3
 80021d6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80021d8:	4b14      	ldr	r3, [pc, #80]	; (800222c <MX_SPI1_Init+0x74>)
 80021da:	2200      	movs	r2, #0
 80021dc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80021de:	4b13      	ldr	r3, [pc, #76]	; (800222c <MX_SPI1_Init+0x74>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80021e4:	4b11      	ldr	r3, [pc, #68]	; (800222c <MX_SPI1_Init+0x74>)
 80021e6:	2280      	movs	r2, #128	; 0x80
 80021e8:	0092      	lsls	r2, r2, #2
 80021ea:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80021ec:	4b0f      	ldr	r3, [pc, #60]	; (800222c <MX_SPI1_Init+0x74>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021f2:	4b0e      	ldr	r3, [pc, #56]	; (800222c <MX_SPI1_Init+0x74>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80021f8:	4b0c      	ldr	r3, [pc, #48]	; (800222c <MX_SPI1_Init+0x74>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021fe:	4b0b      	ldr	r3, [pc, #44]	; (800222c <MX_SPI1_Init+0x74>)
 8002200:	2200      	movs	r2, #0
 8002202:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002204:	4b09      	ldr	r3, [pc, #36]	; (800222c <MX_SPI1_Init+0x74>)
 8002206:	2207      	movs	r2, #7
 8002208:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800220a:	4b08      	ldr	r3, [pc, #32]	; (800222c <MX_SPI1_Init+0x74>)
 800220c:	2200      	movs	r2, #0
 800220e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002210:	4b06      	ldr	r3, [pc, #24]	; (800222c <MX_SPI1_Init+0x74>)
 8002212:	2208      	movs	r2, #8
 8002214:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002216:	4b05      	ldr	r3, [pc, #20]	; (800222c <MX_SPI1_Init+0x74>)
 8002218:	0018      	movs	r0, r3
 800221a:	f003 fd0b 	bl	8005c34 <HAL_SPI_Init>
 800221e:	1e03      	subs	r3, r0, #0
 8002220:	d001      	beq.n	8002226 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002222:	f000 f9b5 	bl	8002590 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002226:	46c0      	nop			; (mov r8, r8)
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	20000c9c 	.word	0x20000c9c
 8002230:	40013000 	.word	0x40013000

08002234 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002238:	4b1b      	ldr	r3, [pc, #108]	; (80022a8 <MX_SPI2_Init+0x74>)
 800223a:	4a1c      	ldr	r2, [pc, #112]	; (80022ac <MX_SPI2_Init+0x78>)
 800223c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800223e:	4b1a      	ldr	r3, [pc, #104]	; (80022a8 <MX_SPI2_Init+0x74>)
 8002240:	2282      	movs	r2, #130	; 0x82
 8002242:	0052      	lsls	r2, r2, #1
 8002244:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002246:	4b18      	ldr	r3, [pc, #96]	; (80022a8 <MX_SPI2_Init+0x74>)
 8002248:	2200      	movs	r2, #0
 800224a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800224c:	4b16      	ldr	r3, [pc, #88]	; (80022a8 <MX_SPI2_Init+0x74>)
 800224e:	22e0      	movs	r2, #224	; 0xe0
 8002250:	00d2      	lsls	r2, r2, #3
 8002252:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002254:	4b14      	ldr	r3, [pc, #80]	; (80022a8 <MX_SPI2_Init+0x74>)
 8002256:	2200      	movs	r2, #0
 8002258:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800225a:	4b13      	ldr	r3, [pc, #76]	; (80022a8 <MX_SPI2_Init+0x74>)
 800225c:	2200      	movs	r2, #0
 800225e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002260:	4b11      	ldr	r3, [pc, #68]	; (80022a8 <MX_SPI2_Init+0x74>)
 8002262:	2280      	movs	r2, #128	; 0x80
 8002264:	0092      	lsls	r2, r2, #2
 8002266:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002268:	4b0f      	ldr	r3, [pc, #60]	; (80022a8 <MX_SPI2_Init+0x74>)
 800226a:	2200      	movs	r2, #0
 800226c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 800226e:	4b0e      	ldr	r3, [pc, #56]	; (80022a8 <MX_SPI2_Init+0x74>)
 8002270:	2280      	movs	r2, #128	; 0x80
 8002272:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002274:	4b0c      	ldr	r3, [pc, #48]	; (80022a8 <MX_SPI2_Init+0x74>)
 8002276:	2200      	movs	r2, #0
 8002278:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800227a:	4b0b      	ldr	r3, [pc, #44]	; (80022a8 <MX_SPI2_Init+0x74>)
 800227c:	2200      	movs	r2, #0
 800227e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002280:	4b09      	ldr	r3, [pc, #36]	; (80022a8 <MX_SPI2_Init+0x74>)
 8002282:	2207      	movs	r2, #7
 8002284:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002286:	4b08      	ldr	r3, [pc, #32]	; (80022a8 <MX_SPI2_Init+0x74>)
 8002288:	2200      	movs	r2, #0
 800228a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800228c:	4b06      	ldr	r3, [pc, #24]	; (80022a8 <MX_SPI2_Init+0x74>)
 800228e:	2208      	movs	r2, #8
 8002290:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002292:	4b05      	ldr	r3, [pc, #20]	; (80022a8 <MX_SPI2_Init+0x74>)
 8002294:	0018      	movs	r0, r3
 8002296:	f003 fccd 	bl	8005c34 <HAL_SPI_Init>
 800229a:	1e03      	subs	r3, r0, #0
 800229c:	d001      	beq.n	80022a2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800229e:	f000 f977 	bl	8002590 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80022a2:	46c0      	nop			; (mov r8, r8)
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	200005c4 	.word	0x200005c4
 80022ac:	40003800 	.word	0x40003800

080022b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80022b4:	4b23      	ldr	r3, [pc, #140]	; (8002344 <MX_USART1_UART_Init+0x94>)
 80022b6:	4a24      	ldr	r2, [pc, #144]	; (8002348 <MX_USART1_UART_Init+0x98>)
 80022b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80022ba:	4b22      	ldr	r3, [pc, #136]	; (8002344 <MX_USART1_UART_Init+0x94>)
 80022bc:	22e1      	movs	r2, #225	; 0xe1
 80022be:	0252      	lsls	r2, r2, #9
 80022c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80022c2:	4b20      	ldr	r3, [pc, #128]	; (8002344 <MX_USART1_UART_Init+0x94>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80022c8:	4b1e      	ldr	r3, [pc, #120]	; (8002344 <MX_USART1_UART_Init+0x94>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80022ce:	4b1d      	ldr	r3, [pc, #116]	; (8002344 <MX_USART1_UART_Init+0x94>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80022d4:	4b1b      	ldr	r3, [pc, #108]	; (8002344 <MX_USART1_UART_Init+0x94>)
 80022d6:	220c      	movs	r2, #12
 80022d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022da:	4b1a      	ldr	r3, [pc, #104]	; (8002344 <MX_USART1_UART_Init+0x94>)
 80022dc:	2200      	movs	r2, #0
 80022de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80022e0:	4b18      	ldr	r3, [pc, #96]	; (8002344 <MX_USART1_UART_Init+0x94>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022e6:	4b17      	ldr	r3, [pc, #92]	; (8002344 <MX_USART1_UART_Init+0x94>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80022ec:	4b15      	ldr	r3, [pc, #84]	; (8002344 <MX_USART1_UART_Init+0x94>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022f2:	4b14      	ldr	r3, [pc, #80]	; (8002344 <MX_USART1_UART_Init+0x94>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80022f8:	4b12      	ldr	r3, [pc, #72]	; (8002344 <MX_USART1_UART_Init+0x94>)
 80022fa:	0018      	movs	r0, r3
 80022fc:	f003 fffa 	bl	80062f4 <HAL_UART_Init>
 8002300:	1e03      	subs	r3, r0, #0
 8002302:	d001      	beq.n	8002308 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002304:	f000 f944 	bl	8002590 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002308:	4b0e      	ldr	r3, [pc, #56]	; (8002344 <MX_USART1_UART_Init+0x94>)
 800230a:	2100      	movs	r1, #0
 800230c:	0018      	movs	r0, r3
 800230e:	f005 fb25 	bl	800795c <HAL_UARTEx_SetTxFifoThreshold>
 8002312:	1e03      	subs	r3, r0, #0
 8002314:	d001      	beq.n	800231a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002316:	f000 f93b 	bl	8002590 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800231a:	4b0a      	ldr	r3, [pc, #40]	; (8002344 <MX_USART1_UART_Init+0x94>)
 800231c:	2100      	movs	r1, #0
 800231e:	0018      	movs	r0, r3
 8002320:	f005 fb5c 	bl	80079dc <HAL_UARTEx_SetRxFifoThreshold>
 8002324:	1e03      	subs	r3, r0, #0
 8002326:	d001      	beq.n	800232c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002328:	f000 f932 	bl	8002590 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800232c:	4b05      	ldr	r3, [pc, #20]	; (8002344 <MX_USART1_UART_Init+0x94>)
 800232e:	0018      	movs	r0, r3
 8002330:	f005 fada 	bl	80078e8 <HAL_UARTEx_DisableFifoMode>
 8002334:	1e03      	subs	r3, r0, #0
 8002336:	d001      	beq.n	800233c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002338:	f000 f92a 	bl	8002590 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800233c:	46c0      	nop			; (mov r8, r8)
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	46c0      	nop			; (mov r8, r8)
 8002344:	20000be4 	.word	0x20000be4
 8002348:	40013800 	.word	0x40013800

0800234c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002350:	4b16      	ldr	r3, [pc, #88]	; (80023ac <MX_USART2_UART_Init+0x60>)
 8002352:	4a17      	ldr	r2, [pc, #92]	; (80023b0 <MX_USART2_UART_Init+0x64>)
 8002354:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002356:	4b15      	ldr	r3, [pc, #84]	; (80023ac <MX_USART2_UART_Init+0x60>)
 8002358:	22e1      	movs	r2, #225	; 0xe1
 800235a:	0252      	lsls	r2, r2, #9
 800235c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800235e:	4b13      	ldr	r3, [pc, #76]	; (80023ac <MX_USART2_UART_Init+0x60>)
 8002360:	2200      	movs	r2, #0
 8002362:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002364:	4b11      	ldr	r3, [pc, #68]	; (80023ac <MX_USART2_UART_Init+0x60>)
 8002366:	2200      	movs	r2, #0
 8002368:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800236a:	4b10      	ldr	r3, [pc, #64]	; (80023ac <MX_USART2_UART_Init+0x60>)
 800236c:	2200      	movs	r2, #0
 800236e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002370:	4b0e      	ldr	r3, [pc, #56]	; (80023ac <MX_USART2_UART_Init+0x60>)
 8002372:	220c      	movs	r2, #12
 8002374:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002376:	4b0d      	ldr	r3, [pc, #52]	; (80023ac <MX_USART2_UART_Init+0x60>)
 8002378:	2200      	movs	r2, #0
 800237a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800237c:	4b0b      	ldr	r3, [pc, #44]	; (80023ac <MX_USART2_UART_Init+0x60>)
 800237e:	2200      	movs	r2, #0
 8002380:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002382:	4b0a      	ldr	r3, [pc, #40]	; (80023ac <MX_USART2_UART_Init+0x60>)
 8002384:	2200      	movs	r2, #0
 8002386:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002388:	4b08      	ldr	r3, [pc, #32]	; (80023ac <MX_USART2_UART_Init+0x60>)
 800238a:	2200      	movs	r2, #0
 800238c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800238e:	4b07      	ldr	r3, [pc, #28]	; (80023ac <MX_USART2_UART_Init+0x60>)
 8002390:	2200      	movs	r2, #0
 8002392:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002394:	4b05      	ldr	r3, [pc, #20]	; (80023ac <MX_USART2_UART_Init+0x60>)
 8002396:	0018      	movs	r0, r3
 8002398:	f003 ffac 	bl	80062f4 <HAL_UART_Init>
 800239c:	1e03      	subs	r3, r0, #0
 800239e:	d001      	beq.n	80023a4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80023a0:	f000 f8f6 	bl	8002590 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80023a4:	46c0      	nop			; (mov r8, r8)
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	46c0      	nop			; (mov r8, r8)
 80023ac:	20000d00 	.word	0x20000d00
 80023b0:	40004400 	.word	0x40004400

080023b4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b082      	sub	sp, #8
 80023b8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80023ba:	4b0c      	ldr	r3, [pc, #48]	; (80023ec <MX_DMA_Init+0x38>)
 80023bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023be:	4b0b      	ldr	r3, [pc, #44]	; (80023ec <MX_DMA_Init+0x38>)
 80023c0:	2101      	movs	r1, #1
 80023c2:	430a      	orrs	r2, r1
 80023c4:	639a      	str	r2, [r3, #56]	; 0x38
 80023c6:	4b09      	ldr	r3, [pc, #36]	; (80023ec <MX_DMA_Init+0x38>)
 80023c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023ca:	2201      	movs	r2, #1
 80023cc:	4013      	ands	r3, r2
 80023ce:	607b      	str	r3, [r7, #4]
 80023d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80023d2:	2200      	movs	r2, #0
 80023d4:	2100      	movs	r1, #0
 80023d6:	2009      	movs	r0, #9
 80023d8:	f001 fdbc 	bl	8003f54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80023dc:	2009      	movs	r0, #9
 80023de:	f001 fdce 	bl	8003f7e <HAL_NVIC_EnableIRQ>

}
 80023e2:	46c0      	nop			; (mov r8, r8)
 80023e4:	46bd      	mov	sp, r7
 80023e6:	b002      	add	sp, #8
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	46c0      	nop			; (mov r8, r8)
 80023ec:	40021000 	.word	0x40021000

080023f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80023f0:	b590      	push	{r4, r7, lr}
 80023f2:	b089      	sub	sp, #36	; 0x24
 80023f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f6:	240c      	movs	r4, #12
 80023f8:	193b      	adds	r3, r7, r4
 80023fa:	0018      	movs	r0, r3
 80023fc:	2314      	movs	r3, #20
 80023fe:	001a      	movs	r2, r3
 8002400:	2100      	movs	r1, #0
 8002402:	f005 fbc1 	bl	8007b88 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002406:	4b54      	ldr	r3, [pc, #336]	; (8002558 <MX_GPIO_Init+0x168>)
 8002408:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800240a:	4b53      	ldr	r3, [pc, #332]	; (8002558 <MX_GPIO_Init+0x168>)
 800240c:	2102      	movs	r1, #2
 800240e:	430a      	orrs	r2, r1
 8002410:	635a      	str	r2, [r3, #52]	; 0x34
 8002412:	4b51      	ldr	r3, [pc, #324]	; (8002558 <MX_GPIO_Init+0x168>)
 8002414:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002416:	2202      	movs	r2, #2
 8002418:	4013      	ands	r3, r2
 800241a:	60bb      	str	r3, [r7, #8]
 800241c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800241e:	4b4e      	ldr	r3, [pc, #312]	; (8002558 <MX_GPIO_Init+0x168>)
 8002420:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002422:	4b4d      	ldr	r3, [pc, #308]	; (8002558 <MX_GPIO_Init+0x168>)
 8002424:	2101      	movs	r1, #1
 8002426:	430a      	orrs	r2, r1
 8002428:	635a      	str	r2, [r3, #52]	; 0x34
 800242a:	4b4b      	ldr	r3, [pc, #300]	; (8002558 <MX_GPIO_Init+0x168>)
 800242c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800242e:	2201      	movs	r2, #1
 8002430:	4013      	ands	r3, r2
 8002432:	607b      	str	r3, [r7, #4]
 8002434:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002436:	4b48      	ldr	r3, [pc, #288]	; (8002558 <MX_GPIO_Init+0x168>)
 8002438:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800243a:	4b47      	ldr	r3, [pc, #284]	; (8002558 <MX_GPIO_Init+0x168>)
 800243c:	2104      	movs	r1, #4
 800243e:	430a      	orrs	r2, r1
 8002440:	635a      	str	r2, [r3, #52]	; 0x34
 8002442:	4b45      	ldr	r3, [pc, #276]	; (8002558 <MX_GPIO_Init+0x168>)
 8002444:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002446:	2204      	movs	r2, #4
 8002448:	4013      	ands	r3, r2
 800244a:	603b      	str	r3, [r7, #0]
 800244c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Enable_Comm_Processor_3V3_Pin|LED_Array_Enable___Pin|LED_Power_Enable_Pin, GPIO_PIN_RESET);
 800244e:	238c      	movs	r3, #140	; 0x8c
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	4842      	ldr	r0, [pc, #264]	; (800255c <MX_GPIO_Init+0x16c>)
 8002454:	2200      	movs	r2, #0
 8002456:	0019      	movs	r1, r3
 8002458:	f002 f966 	bl	8004728 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Enable_Comm_Processor_3V3_Pin LED_Array_Enable___Pin LED_Power_Enable_Pin */
  GPIO_InitStruct.Pin = Enable_Comm_Processor_3V3_Pin|LED_Array_Enable___Pin|LED_Power_Enable_Pin;
 800245c:	193b      	adds	r3, r7, r4
 800245e:	228c      	movs	r2, #140	; 0x8c
 8002460:	0092      	lsls	r2, r2, #2
 8002462:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002464:	193b      	adds	r3, r7, r4
 8002466:	2201      	movs	r2, #1
 8002468:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246a:	193b      	adds	r3, r7, r4
 800246c:	2200      	movs	r2, #0
 800246e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002470:	193b      	adds	r3, r7, r4
 8002472:	2200      	movs	r2, #0
 8002474:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002476:	193b      	adds	r3, r7, r4
 8002478:	4a38      	ldr	r2, [pc, #224]	; (800255c <MX_GPIO_Init+0x16c>)
 800247a:	0019      	movs	r1, r3
 800247c:	0010      	movs	r0, r2
 800247e:	f001 ffef 	bl	8004460 <HAL_GPIO_Init>

  /*Configure GPIO pin : Charge_Status_Pin */
  GPIO_InitStruct.Pin = Charge_Status_Pin;
 8002482:	193b      	adds	r3, r7, r4
 8002484:	2202      	movs	r2, #2
 8002486:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002488:	193b      	adds	r3, r7, r4
 800248a:	2203      	movs	r2, #3
 800248c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248e:	193b      	adds	r3, r7, r4
 8002490:	2200      	movs	r2, #0
 8002492:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Charge_Status_GPIO_Port, &GPIO_InitStruct);
 8002494:	193a      	adds	r2, r7, r4
 8002496:	23a0      	movs	r3, #160	; 0xa0
 8002498:	05db      	lsls	r3, r3, #23
 800249a:	0011      	movs	r1, r2
 800249c:	0018      	movs	r0, r3
 800249e:	f001 ffdf 	bl	8004460 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_SFLASH_CS_Pin */
  GPIO_InitStruct.Pin = SPI_SFLASH_CS_Pin;
 80024a2:	193b      	adds	r3, r7, r4
 80024a4:	2210      	movs	r2, #16
 80024a6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80024a8:	193b      	adds	r3, r7, r4
 80024aa:	4a2d      	ldr	r2, [pc, #180]	; (8002560 <MX_GPIO_Init+0x170>)
 80024ac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ae:	193b      	adds	r3, r7, r4
 80024b0:	2200      	movs	r2, #0
 80024b2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(SPI_SFLASH_CS_GPIO_Port, &GPIO_InitStruct);
 80024b4:	193a      	adds	r2, r7, r4
 80024b6:	23a0      	movs	r3, #160	; 0xa0
 80024b8:	05db      	lsls	r3, r3, #23
 80024ba:	0011      	movs	r1, r2
 80024bc:	0018      	movs	r0, r3
 80024be:	f001 ffcf 	bl	8004460 <HAL_GPIO_Init>

  /*Configure GPIO pins : PMID___4_Pin VSYS___2_Pin */
  GPIO_InitStruct.Pin = PMID___4_Pin|VSYS___2_Pin;
 80024c2:	193b      	adds	r3, r7, r4
 80024c4:	220c      	movs	r2, #12
 80024c6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024c8:	193b      	adds	r3, r7, r4
 80024ca:	2203      	movs	r2, #3
 80024cc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ce:	193b      	adds	r3, r7, r4
 80024d0:	2200      	movs	r2, #0
 80024d2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024d4:	193b      	adds	r3, r7, r4
 80024d6:	4a21      	ldr	r2, [pc, #132]	; (800255c <MX_GPIO_Init+0x16c>)
 80024d8:	0019      	movs	r1, r3
 80024da:	0010      	movs	r0, r2
 80024dc:	f001 ffc0 	bl	8004460 <HAL_GPIO_Init>

  /*Configure GPIO pins : Charge_INT___Pin Power_Down___Pin UFP_Fault___Pin */
  GPIO_InitStruct.Pin = Charge_INT___Pin|Power_Down___Pin|UFP_Fault___Pin;
 80024e0:	193b      	adds	r3, r7, r4
 80024e2:	2283      	movs	r2, #131	; 0x83
 80024e4:	0212      	lsls	r2, r2, #8
 80024e6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024e8:	193b      	adds	r3, r7, r4
 80024ea:	2200      	movs	r2, #0
 80024ec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ee:	193b      	adds	r3, r7, r4
 80024f0:	2200      	movs	r2, #0
 80024f2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024f4:	193a      	adds	r2, r7, r4
 80024f6:	23a0      	movs	r3, #160	; 0xa0
 80024f8:	05db      	lsls	r3, r3, #23
 80024fa:	0011      	movs	r1, r2
 80024fc:	0018      	movs	r0, r3
 80024fe:	f001 ffaf 	bl	8004460 <HAL_GPIO_Init>

  /*Configure GPIO pin : Dead_Battery___Pin */
  GPIO_InitStruct.Pin = Dead_Battery___Pin;
 8002502:	193b      	adds	r3, r7, r4
 8002504:	2240      	movs	r2, #64	; 0x40
 8002506:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002508:	193b      	adds	r3, r7, r4
 800250a:	2200      	movs	r2, #0
 800250c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250e:	193b      	adds	r3, r7, r4
 8002510:	2200      	movs	r2, #0
 8002512:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Dead_Battery___GPIO_Port, &GPIO_InitStruct);
 8002514:	193b      	adds	r3, r7, r4
 8002516:	4a13      	ldr	r2, [pc, #76]	; (8002564 <MX_GPIO_Init+0x174>)
 8002518:	0019      	movs	r1, r3
 800251a:	0010      	movs	r0, r2
 800251c:	f001 ffa0 	bl	8004460 <HAL_GPIO_Init>

  /*Configure GPIO pin : Beeper_Pin */
  GPIO_InitStruct.Pin = Beeper_Pin;
 8002520:	0021      	movs	r1, r4
 8002522:	187b      	adds	r3, r7, r1
 8002524:	2280      	movs	r2, #128	; 0x80
 8002526:	0052      	lsls	r2, r2, #1
 8002528:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800252a:	187b      	adds	r3, r7, r1
 800252c:	2202      	movs	r2, #2
 800252e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002530:	187b      	adds	r3, r7, r1
 8002532:	2200      	movs	r2, #0
 8002534:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002536:	187b      	adds	r3, r7, r1
 8002538:	2200      	movs	r2, #0
 800253a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM16;
 800253c:	187b      	adds	r3, r7, r1
 800253e:	2202      	movs	r2, #2
 8002540:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(Beeper_GPIO_Port, &GPIO_InitStruct);
 8002542:	187b      	adds	r3, r7, r1
 8002544:	4a05      	ldr	r2, [pc, #20]	; (800255c <MX_GPIO_Init+0x16c>)
 8002546:	0019      	movs	r1, r3
 8002548:	0010      	movs	r0, r2
 800254a:	f001 ff89 	bl	8004460 <HAL_GPIO_Init>

}
 800254e:	46c0      	nop			; (mov r8, r8)
 8002550:	46bd      	mov	sp, r7
 8002552:	b009      	add	sp, #36	; 0x24
 8002554:	bd90      	pop	{r4, r7, pc}
 8002556:	46c0      	nop			; (mov r8, r8)
 8002558:	40021000 	.word	0x40021000
 800255c:	50000400 	.word	0x50000400
 8002560:	10110000 	.word	0x10110000
 8002564:	50000800 	.word	0x50000800

08002568 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8002570:	4b05      	ldr	r3, [pc, #20]	; (8002588 <__io_putchar+0x20>)
 8002572:	1d39      	adds	r1, r7, #4
 8002574:	4805      	ldr	r0, [pc, #20]	; (800258c <__io_putchar+0x24>)
 8002576:	2201      	movs	r2, #1
 8002578:	f003 ff12 	bl	80063a0 <HAL_UART_Transmit>

  return ch;
 800257c:	687b      	ldr	r3, [r7, #4]
}
 800257e:	0018      	movs	r0, r3
 8002580:	46bd      	mov	sp, r7
 8002582:	b002      	add	sp, #8
 8002584:	bd80      	pop	{r7, pc}
 8002586:	46c0      	nop			; (mov r8, r8)
 8002588:	0000ffff 	.word	0x0000ffff
 800258c:	20000d00 	.word	0x20000d00

08002590 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002594:	46c0      	nop			; (mov r8, r8)
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
	...

0800259c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025a2:	4b0f      	ldr	r3, [pc, #60]	; (80025e0 <HAL_MspInit+0x44>)
 80025a4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025a6:	4b0e      	ldr	r3, [pc, #56]	; (80025e0 <HAL_MspInit+0x44>)
 80025a8:	2101      	movs	r1, #1
 80025aa:	430a      	orrs	r2, r1
 80025ac:	641a      	str	r2, [r3, #64]	; 0x40
 80025ae:	4b0c      	ldr	r3, [pc, #48]	; (80025e0 <HAL_MspInit+0x44>)
 80025b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b2:	2201      	movs	r2, #1
 80025b4:	4013      	ands	r3, r2
 80025b6:	607b      	str	r3, [r7, #4]
 80025b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025ba:	4b09      	ldr	r3, [pc, #36]	; (80025e0 <HAL_MspInit+0x44>)
 80025bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80025be:	4b08      	ldr	r3, [pc, #32]	; (80025e0 <HAL_MspInit+0x44>)
 80025c0:	2180      	movs	r1, #128	; 0x80
 80025c2:	0549      	lsls	r1, r1, #21
 80025c4:	430a      	orrs	r2, r1
 80025c6:	63da      	str	r2, [r3, #60]	; 0x3c
 80025c8:	4b05      	ldr	r3, [pc, #20]	; (80025e0 <HAL_MspInit+0x44>)
 80025ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80025cc:	2380      	movs	r3, #128	; 0x80
 80025ce:	055b      	lsls	r3, r3, #21
 80025d0:	4013      	ands	r3, r2
 80025d2:	603b      	str	r3, [r7, #0]
 80025d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025d6:	46c0      	nop			; (mov r8, r8)
 80025d8:	46bd      	mov	sp, r7
 80025da:	b002      	add	sp, #8
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	46c0      	nop			; (mov r8, r8)
 80025e0:	40021000 	.word	0x40021000

080025e4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b08a      	sub	sp, #40	; 0x28
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ec:	2314      	movs	r3, #20
 80025ee:	18fb      	adds	r3, r7, r3
 80025f0:	0018      	movs	r0, r3
 80025f2:	2314      	movs	r3, #20
 80025f4:	001a      	movs	r2, r3
 80025f6:	2100      	movs	r1, #0
 80025f8:	f005 fac6 	bl	8007b88 <memset>
  if(hadc->Instance==ADC1)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	4a18      	ldr	r2, [pc, #96]	; (8002664 <HAL_ADC_MspInit+0x80>)
 8002602:	4293      	cmp	r3, r2
 8002604:	d129      	bne.n	800265a <HAL_ADC_MspInit+0x76>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002606:	4b18      	ldr	r3, [pc, #96]	; (8002668 <HAL_ADC_MspInit+0x84>)
 8002608:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800260a:	4b17      	ldr	r3, [pc, #92]	; (8002668 <HAL_ADC_MspInit+0x84>)
 800260c:	2180      	movs	r1, #128	; 0x80
 800260e:	0349      	lsls	r1, r1, #13
 8002610:	430a      	orrs	r2, r1
 8002612:	641a      	str	r2, [r3, #64]	; 0x40
 8002614:	4b14      	ldr	r3, [pc, #80]	; (8002668 <HAL_ADC_MspInit+0x84>)
 8002616:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002618:	2380      	movs	r3, #128	; 0x80
 800261a:	035b      	lsls	r3, r3, #13
 800261c:	4013      	ands	r3, r2
 800261e:	613b      	str	r3, [r7, #16]
 8002620:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002622:	4b11      	ldr	r3, [pc, #68]	; (8002668 <HAL_ADC_MspInit+0x84>)
 8002624:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002626:	4b10      	ldr	r3, [pc, #64]	; (8002668 <HAL_ADC_MspInit+0x84>)
 8002628:	2102      	movs	r1, #2
 800262a:	430a      	orrs	r2, r1
 800262c:	635a      	str	r2, [r3, #52]	; 0x34
 800262e:	4b0e      	ldr	r3, [pc, #56]	; (8002668 <HAL_ADC_MspInit+0x84>)
 8002630:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002632:	2202      	movs	r2, #2
 8002634:	4013      	ands	r3, r2
 8002636:	60fb      	str	r3, [r7, #12]
 8002638:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = USB_C_in_1_Pin|USB_C_in_2_Pin;
 800263a:	2114      	movs	r1, #20
 800263c:	187b      	adds	r3, r7, r1
 800263e:	2203      	movs	r2, #3
 8002640:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002642:	187b      	adds	r3, r7, r1
 8002644:	2203      	movs	r2, #3
 8002646:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002648:	187b      	adds	r3, r7, r1
 800264a:	2200      	movs	r2, #0
 800264c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800264e:	187b      	adds	r3, r7, r1
 8002650:	4a06      	ldr	r2, [pc, #24]	; (800266c <HAL_ADC_MspInit+0x88>)
 8002652:	0019      	movs	r1, r3
 8002654:	0010      	movs	r0, r2
 8002656:	f001 ff03 	bl	8004460 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800265a:	46c0      	nop			; (mov r8, r8)
 800265c:	46bd      	mov	sp, r7
 800265e:	b00a      	add	sp, #40	; 0x28
 8002660:	bd80      	pop	{r7, pc}
 8002662:	46c0      	nop			; (mov r8, r8)
 8002664:	40012400 	.word	0x40012400
 8002668:	40021000 	.word	0x40021000
 800266c:	50000400 	.word	0x50000400

08002670 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b08a      	sub	sp, #40	; 0x28
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002678:	2314      	movs	r3, #20
 800267a:	18fb      	adds	r3, r7, r3
 800267c:	0018      	movs	r0, r3
 800267e:	2314      	movs	r3, #20
 8002680:	001a      	movs	r2, r3
 8002682:	2100      	movs	r1, #0
 8002684:	f005 fa80 	bl	8007b88 <memset>
  if(hi2c->Instance==I2C2)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a1c      	ldr	r2, [pc, #112]	; (8002700 <HAL_I2C_MspInit+0x90>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d131      	bne.n	80026f6 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002692:	4b1c      	ldr	r3, [pc, #112]	; (8002704 <HAL_I2C_MspInit+0x94>)
 8002694:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002696:	4b1b      	ldr	r3, [pc, #108]	; (8002704 <HAL_I2C_MspInit+0x94>)
 8002698:	2101      	movs	r1, #1
 800269a:	430a      	orrs	r2, r1
 800269c:	635a      	str	r2, [r3, #52]	; 0x34
 800269e:	4b19      	ldr	r3, [pc, #100]	; (8002704 <HAL_I2C_MspInit+0x94>)
 80026a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026a2:	2201      	movs	r2, #1
 80026a4:	4013      	ands	r3, r2
 80026a6:	613b      	str	r3, [r7, #16]
 80026a8:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration    
    PA11 [PA9]     ------> I2C2_SCL
    PA12 [PA10]     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80026aa:	2114      	movs	r1, #20
 80026ac:	187b      	adds	r3, r7, r1
 80026ae:	22c0      	movs	r2, #192	; 0xc0
 80026b0:	0152      	lsls	r2, r2, #5
 80026b2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026b4:	187b      	adds	r3, r7, r1
 80026b6:	2212      	movs	r2, #18
 80026b8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026ba:	187b      	adds	r3, r7, r1
 80026bc:	2201      	movs	r2, #1
 80026be:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026c0:	187b      	adds	r3, r7, r1
 80026c2:	2200      	movs	r2, #0
 80026c4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 80026c6:	187b      	adds	r3, r7, r1
 80026c8:	2206      	movs	r2, #6
 80026ca:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026cc:	187a      	adds	r2, r7, r1
 80026ce:	23a0      	movs	r3, #160	; 0xa0
 80026d0:	05db      	lsls	r3, r3, #23
 80026d2:	0011      	movs	r1, r2
 80026d4:	0018      	movs	r0, r3
 80026d6:	f001 fec3 	bl	8004460 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80026da:	4b0a      	ldr	r3, [pc, #40]	; (8002704 <HAL_I2C_MspInit+0x94>)
 80026dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80026de:	4b09      	ldr	r3, [pc, #36]	; (8002704 <HAL_I2C_MspInit+0x94>)
 80026e0:	2180      	movs	r1, #128	; 0x80
 80026e2:	03c9      	lsls	r1, r1, #15
 80026e4:	430a      	orrs	r2, r1
 80026e6:	63da      	str	r2, [r3, #60]	; 0x3c
 80026e8:	4b06      	ldr	r3, [pc, #24]	; (8002704 <HAL_I2C_MspInit+0x94>)
 80026ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80026ec:	2380      	movs	r3, #128	; 0x80
 80026ee:	03db      	lsls	r3, r3, #15
 80026f0:	4013      	ands	r3, r2
 80026f2:	60fb      	str	r3, [r7, #12]
 80026f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80026f6:	46c0      	nop			; (mov r8, r8)
 80026f8:	46bd      	mov	sp, r7
 80026fa:	b00a      	add	sp, #40	; 0x28
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	46c0      	nop			; (mov r8, r8)
 8002700:	40005800 	.word	0x40005800
 8002704:	40021000 	.word	0x40021000

08002708 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	4a0d      	ldr	r2, [pc, #52]	; (800274c <HAL_RTC_MspInit+0x44>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d114      	bne.n	8002744 <HAL_RTC_MspInit+0x3c>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800271a:	4b0d      	ldr	r3, [pc, #52]	; (8002750 <HAL_RTC_MspInit+0x48>)
 800271c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800271e:	4b0c      	ldr	r3, [pc, #48]	; (8002750 <HAL_RTC_MspInit+0x48>)
 8002720:	2180      	movs	r1, #128	; 0x80
 8002722:	0209      	lsls	r1, r1, #8
 8002724:	430a      	orrs	r2, r1
 8002726:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002728:	4b09      	ldr	r3, [pc, #36]	; (8002750 <HAL_RTC_MspInit+0x48>)
 800272a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800272c:	4b08      	ldr	r3, [pc, #32]	; (8002750 <HAL_RTC_MspInit+0x48>)
 800272e:	2180      	movs	r1, #128	; 0x80
 8002730:	00c9      	lsls	r1, r1, #3
 8002732:	430a      	orrs	r2, r1
 8002734:	63da      	str	r2, [r3, #60]	; 0x3c
 8002736:	4b06      	ldr	r3, [pc, #24]	; (8002750 <HAL_RTC_MspInit+0x48>)
 8002738:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800273a:	2380      	movs	r3, #128	; 0x80
 800273c:	00db      	lsls	r3, r3, #3
 800273e:	4013      	ands	r3, r2
 8002740:	60fb      	str	r3, [r7, #12]
 8002742:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002744:	46c0      	nop			; (mov r8, r8)
 8002746:	46bd      	mov	sp, r7
 8002748:	b004      	add	sp, #16
 800274a:	bd80      	pop	{r7, pc}
 800274c:	40002800 	.word	0x40002800
 8002750:	40021000 	.word	0x40021000

08002754 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b08c      	sub	sp, #48	; 0x30
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800275c:	231c      	movs	r3, #28
 800275e:	18fb      	adds	r3, r7, r3
 8002760:	0018      	movs	r0, r3
 8002762:	2314      	movs	r3, #20
 8002764:	001a      	movs	r2, r3
 8002766:	2100      	movs	r1, #0
 8002768:	f005 fa0e 	bl	8007b88 <memset>
  if(hspi->Instance==SPI1)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a4b      	ldr	r2, [pc, #300]	; (80028a0 <HAL_SPI_MspInit+0x14c>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d131      	bne.n	80027da <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002776:	4b4b      	ldr	r3, [pc, #300]	; (80028a4 <HAL_SPI_MspInit+0x150>)
 8002778:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800277a:	4b4a      	ldr	r3, [pc, #296]	; (80028a4 <HAL_SPI_MspInit+0x150>)
 800277c:	2180      	movs	r1, #128	; 0x80
 800277e:	0149      	lsls	r1, r1, #5
 8002780:	430a      	orrs	r2, r1
 8002782:	641a      	str	r2, [r3, #64]	; 0x40
 8002784:	4b47      	ldr	r3, [pc, #284]	; (80028a4 <HAL_SPI_MspInit+0x150>)
 8002786:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002788:	2380      	movs	r3, #128	; 0x80
 800278a:	015b      	lsls	r3, r3, #5
 800278c:	4013      	ands	r3, r2
 800278e:	61bb      	str	r3, [r7, #24]
 8002790:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002792:	4b44      	ldr	r3, [pc, #272]	; (80028a4 <HAL_SPI_MspInit+0x150>)
 8002794:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002796:	4b43      	ldr	r3, [pc, #268]	; (80028a4 <HAL_SPI_MspInit+0x150>)
 8002798:	2101      	movs	r1, #1
 800279a:	430a      	orrs	r2, r1
 800279c:	635a      	str	r2, [r3, #52]	; 0x34
 800279e:	4b41      	ldr	r3, [pc, #260]	; (80028a4 <HAL_SPI_MspInit+0x150>)
 80027a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027a2:	2201      	movs	r2, #1
 80027a4:	4013      	ands	r3, r2
 80027a6:	617b      	str	r3, [r7, #20]
 80027a8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI_SFLASH_CLK_Pin|SPI_SFLASH_MISO_Pin|SPI_SFLASH_MOSI_Pin;
 80027aa:	211c      	movs	r1, #28
 80027ac:	187b      	adds	r3, r7, r1
 80027ae:	22e0      	movs	r2, #224	; 0xe0
 80027b0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b2:	187b      	adds	r3, r7, r1
 80027b4:	2202      	movs	r2, #2
 80027b6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b8:	187b      	adds	r3, r7, r1
 80027ba:	2200      	movs	r2, #0
 80027bc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027be:	187b      	adds	r3, r7, r1
 80027c0:	2200      	movs	r2, #0
 80027c2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80027c4:	187b      	adds	r3, r7, r1
 80027c6:	2200      	movs	r2, #0
 80027c8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ca:	187a      	adds	r2, r7, r1
 80027cc:	23a0      	movs	r3, #160	; 0xa0
 80027ce:	05db      	lsls	r3, r3, #23
 80027d0:	0011      	movs	r1, r2
 80027d2:	0018      	movs	r0, r3
 80027d4:	f001 fe44 	bl	8004460 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80027d8:	e05e      	b.n	8002898 <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI2)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a32      	ldr	r2, [pc, #200]	; (80028a8 <HAL_SPI_MspInit+0x154>)
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d159      	bne.n	8002898 <HAL_SPI_MspInit+0x144>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80027e4:	4b2f      	ldr	r3, [pc, #188]	; (80028a4 <HAL_SPI_MspInit+0x150>)
 80027e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80027e8:	4b2e      	ldr	r3, [pc, #184]	; (80028a4 <HAL_SPI_MspInit+0x150>)
 80027ea:	2180      	movs	r1, #128	; 0x80
 80027ec:	01c9      	lsls	r1, r1, #7
 80027ee:	430a      	orrs	r2, r1
 80027f0:	63da      	str	r2, [r3, #60]	; 0x3c
 80027f2:	4b2c      	ldr	r3, [pc, #176]	; (80028a4 <HAL_SPI_MspInit+0x150>)
 80027f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80027f6:	2380      	movs	r3, #128	; 0x80
 80027f8:	01db      	lsls	r3, r3, #7
 80027fa:	4013      	ands	r3, r2
 80027fc:	613b      	str	r3, [r7, #16]
 80027fe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002800:	4b28      	ldr	r3, [pc, #160]	; (80028a4 <HAL_SPI_MspInit+0x150>)
 8002802:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002804:	4b27      	ldr	r3, [pc, #156]	; (80028a4 <HAL_SPI_MspInit+0x150>)
 8002806:	2101      	movs	r1, #1
 8002808:	430a      	orrs	r2, r1
 800280a:	635a      	str	r2, [r3, #52]	; 0x34
 800280c:	4b25      	ldr	r3, [pc, #148]	; (80028a4 <HAL_SPI_MspInit+0x150>)
 800280e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002810:	2201      	movs	r2, #1
 8002812:	4013      	ands	r3, r2
 8002814:	60fb      	str	r3, [r7, #12]
 8002816:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI2_CLK___Not_Used_Pin|SPI2_OUT_LED_Display_Pin;
 8002818:	211c      	movs	r1, #28
 800281a:	187b      	adds	r3, r7, r1
 800281c:	4a23      	ldr	r2, [pc, #140]	; (80028ac <HAL_SPI_MspInit+0x158>)
 800281e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002820:	187b      	adds	r3, r7, r1
 8002822:	2202      	movs	r2, #2
 8002824:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002826:	187b      	adds	r3, r7, r1
 8002828:	2200      	movs	r2, #0
 800282a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800282c:	187b      	adds	r3, r7, r1
 800282e:	2200      	movs	r2, #0
 8002830:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8002832:	187b      	adds	r3, r7, r1
 8002834:	2200      	movs	r2, #0
 8002836:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002838:	187a      	adds	r2, r7, r1
 800283a:	23a0      	movs	r3, #160	; 0xa0
 800283c:	05db      	lsls	r3, r3, #23
 800283e:	0011      	movs	r1, r2
 8002840:	0018      	movs	r0, r3
 8002842:	f001 fe0d 	bl	8004460 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Channel1;
 8002846:	4b1a      	ldr	r3, [pc, #104]	; (80028b0 <HAL_SPI_MspInit+0x15c>)
 8002848:	4a1a      	ldr	r2, [pc, #104]	; (80028b4 <HAL_SPI_MspInit+0x160>)
 800284a:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 800284c:	4b18      	ldr	r3, [pc, #96]	; (80028b0 <HAL_SPI_MspInit+0x15c>)
 800284e:	2213      	movs	r2, #19
 8002850:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002852:	4b17      	ldr	r3, [pc, #92]	; (80028b0 <HAL_SPI_MspInit+0x15c>)
 8002854:	2210      	movs	r2, #16
 8002856:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002858:	4b15      	ldr	r3, [pc, #84]	; (80028b0 <HAL_SPI_MspInit+0x15c>)
 800285a:	2200      	movs	r2, #0
 800285c:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800285e:	4b14      	ldr	r3, [pc, #80]	; (80028b0 <HAL_SPI_MspInit+0x15c>)
 8002860:	2280      	movs	r2, #128	; 0x80
 8002862:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002864:	4b12      	ldr	r3, [pc, #72]	; (80028b0 <HAL_SPI_MspInit+0x15c>)
 8002866:	2200      	movs	r2, #0
 8002868:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800286a:	4b11      	ldr	r3, [pc, #68]	; (80028b0 <HAL_SPI_MspInit+0x15c>)
 800286c:	2200      	movs	r2, #0
 800286e:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002870:	4b0f      	ldr	r3, [pc, #60]	; (80028b0 <HAL_SPI_MspInit+0x15c>)
 8002872:	2200      	movs	r2, #0
 8002874:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002876:	4b0e      	ldr	r3, [pc, #56]	; (80028b0 <HAL_SPI_MspInit+0x15c>)
 8002878:	2200      	movs	r2, #0
 800287a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800287c:	4b0c      	ldr	r3, [pc, #48]	; (80028b0 <HAL_SPI_MspInit+0x15c>)
 800287e:	0018      	movs	r0, r3
 8002880:	f001 fb9a 	bl	8003fb8 <HAL_DMA_Init>
 8002884:	1e03      	subs	r3, r0, #0
 8002886:	d001      	beq.n	800288c <HAL_SPI_MspInit+0x138>
      Error_Handler();
 8002888:	f7ff fe82 	bl	8002590 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	4a08      	ldr	r2, [pc, #32]	; (80028b0 <HAL_SPI_MspInit+0x15c>)
 8002890:	655a      	str	r2, [r3, #84]	; 0x54
 8002892:	4b07      	ldr	r3, [pc, #28]	; (80028b0 <HAL_SPI_MspInit+0x15c>)
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002898:	46c0      	nop			; (mov r8, r8)
 800289a:	46bd      	mov	sp, r7
 800289c:	b00c      	add	sp, #48	; 0x30
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	40013000 	.word	0x40013000
 80028a4:	40021000 	.word	0x40021000
 80028a8:	40003800 	.word	0x40003800
 80028ac:	00000401 	.word	0x00000401
 80028b0:	20000d8c 	.word	0x20000d8c
 80028b4:	40020008 	.word	0x40020008

080028b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b08c      	sub	sp, #48	; 0x30
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c0:	231c      	movs	r3, #28
 80028c2:	18fb      	adds	r3, r7, r3
 80028c4:	0018      	movs	r0, r3
 80028c6:	2314      	movs	r3, #20
 80028c8:	001a      	movs	r2, r3
 80028ca:	2100      	movs	r1, #0
 80028cc:	f005 f95c 	bl	8007b88 <memset>
  if(huart->Instance==USART1)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a36      	ldr	r2, [pc, #216]	; (80029b0 <HAL_UART_MspInit+0xf8>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d130      	bne.n	800293c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80028da:	4b36      	ldr	r3, [pc, #216]	; (80029b4 <HAL_UART_MspInit+0xfc>)
 80028dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028de:	4b35      	ldr	r3, [pc, #212]	; (80029b4 <HAL_UART_MspInit+0xfc>)
 80028e0:	2180      	movs	r1, #128	; 0x80
 80028e2:	01c9      	lsls	r1, r1, #7
 80028e4:	430a      	orrs	r2, r1
 80028e6:	641a      	str	r2, [r3, #64]	; 0x40
 80028e8:	4b32      	ldr	r3, [pc, #200]	; (80029b4 <HAL_UART_MspInit+0xfc>)
 80028ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028ec:	2380      	movs	r3, #128	; 0x80
 80028ee:	01db      	lsls	r3, r3, #7
 80028f0:	4013      	ands	r3, r2
 80028f2:	61bb      	str	r3, [r7, #24]
 80028f4:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028f6:	4b2f      	ldr	r3, [pc, #188]	; (80029b4 <HAL_UART_MspInit+0xfc>)
 80028f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028fa:	4b2e      	ldr	r3, [pc, #184]	; (80029b4 <HAL_UART_MspInit+0xfc>)
 80028fc:	2102      	movs	r1, #2
 80028fe:	430a      	orrs	r2, r1
 8002900:	635a      	str	r2, [r3, #52]	; 0x34
 8002902:	4b2c      	ldr	r3, [pc, #176]	; (80029b4 <HAL_UART_MspInit+0xfc>)
 8002904:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002906:	2202      	movs	r2, #2
 8002908:	4013      	ands	r3, r2
 800290a:	617b      	str	r3, [r7, #20]
 800290c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = TX_to_Comm_Processor_Pin|RX_from_Comm_Processor_Pin;
 800290e:	211c      	movs	r1, #28
 8002910:	187b      	adds	r3, r7, r1
 8002912:	22c0      	movs	r2, #192	; 0xc0
 8002914:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002916:	187b      	adds	r3, r7, r1
 8002918:	2202      	movs	r2, #2
 800291a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291c:	187b      	adds	r3, r7, r1
 800291e:	2200      	movs	r2, #0
 8002920:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002922:	187b      	adds	r3, r7, r1
 8002924:	2200      	movs	r2, #0
 8002926:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8002928:	187b      	adds	r3, r7, r1
 800292a:	2200      	movs	r2, #0
 800292c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800292e:	187b      	adds	r3, r7, r1
 8002930:	4a21      	ldr	r2, [pc, #132]	; (80029b8 <HAL_UART_MspInit+0x100>)
 8002932:	0019      	movs	r1, r3
 8002934:	0010      	movs	r0, r2
 8002936:	f001 fd93 	bl	8004460 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800293a:	e035      	b.n	80029a8 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a1e      	ldr	r2, [pc, #120]	; (80029bc <HAL_UART_MspInit+0x104>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d130      	bne.n	80029a8 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002946:	4b1b      	ldr	r3, [pc, #108]	; (80029b4 <HAL_UART_MspInit+0xfc>)
 8002948:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800294a:	4b1a      	ldr	r3, [pc, #104]	; (80029b4 <HAL_UART_MspInit+0xfc>)
 800294c:	2180      	movs	r1, #128	; 0x80
 800294e:	0289      	lsls	r1, r1, #10
 8002950:	430a      	orrs	r2, r1
 8002952:	63da      	str	r2, [r3, #60]	; 0x3c
 8002954:	4b17      	ldr	r3, [pc, #92]	; (80029b4 <HAL_UART_MspInit+0xfc>)
 8002956:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002958:	2380      	movs	r3, #128	; 0x80
 800295a:	029b      	lsls	r3, r3, #10
 800295c:	4013      	ands	r3, r2
 800295e:	613b      	str	r3, [r7, #16]
 8002960:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002962:	4b14      	ldr	r3, [pc, #80]	; (80029b4 <HAL_UART_MspInit+0xfc>)
 8002964:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002966:	4b13      	ldr	r3, [pc, #76]	; (80029b4 <HAL_UART_MspInit+0xfc>)
 8002968:	2101      	movs	r1, #1
 800296a:	430a      	orrs	r2, r1
 800296c:	635a      	str	r2, [r3, #52]	; 0x34
 800296e:	4b11      	ldr	r3, [pc, #68]	; (80029b4 <HAL_UART_MspInit+0xfc>)
 8002970:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002972:	2201      	movs	r2, #1
 8002974:	4013      	ands	r3, r2
 8002976:	60fb      	str	r3, [r7, #12]
 8002978:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Debug_TX_Pin|Debug_RX_Pin;
 800297a:	211c      	movs	r1, #28
 800297c:	187b      	adds	r3, r7, r1
 800297e:	220c      	movs	r2, #12
 8002980:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002982:	187b      	adds	r3, r7, r1
 8002984:	2202      	movs	r2, #2
 8002986:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002988:	187b      	adds	r3, r7, r1
 800298a:	2200      	movs	r2, #0
 800298c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800298e:	187b      	adds	r3, r7, r1
 8002990:	2200      	movs	r2, #0
 8002992:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002994:	187b      	adds	r3, r7, r1
 8002996:	2201      	movs	r2, #1
 8002998:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800299a:	187a      	adds	r2, r7, r1
 800299c:	23a0      	movs	r3, #160	; 0xa0
 800299e:	05db      	lsls	r3, r3, #23
 80029a0:	0011      	movs	r1, r2
 80029a2:	0018      	movs	r0, r3
 80029a4:	f001 fd5c 	bl	8004460 <HAL_GPIO_Init>
}
 80029a8:	46c0      	nop			; (mov r8, r8)
 80029aa:	46bd      	mov	sp, r7
 80029ac:	b00c      	add	sp, #48	; 0x30
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	40013800 	.word	0x40013800
 80029b4:	40021000 	.word	0x40021000
 80029b8:	50000400 	.word	0x50000400
 80029bc:	40004400 	.word	0x40004400

080029c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80029c4:	46c0      	nop			; (mov r8, r8)
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}

080029ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029ca:	b580      	push	{r7, lr}
 80029cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029ce:	e7fe      	b.n	80029ce <HardFault_Handler+0x4>

080029d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80029d4:	46c0      	nop			; (mov r8, r8)
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}

080029da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80029de:	46c0      	nop			; (mov r8, r8)
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bd80      	pop	{r7, pc}

080029e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029e8:	f000 fd5c 	bl	80034a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029ec:	46c0      	nop			; (mov r8, r8)
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}
	...

080029f4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80029f8:	4b04      	ldr	r3, [pc, #16]	; (8002a0c <DMA1_Channel1_IRQHandler+0x18>)
 80029fa:	0018      	movs	r0, r3
 80029fc:	f001 fbee 	bl	80041dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  LED_display_update_completed = true;
 8002a00:	4b03      	ldr	r3, [pc, #12]	; (8002a10 <DMA1_Channel1_IRQHandler+0x1c>)
 8002a02:	2201      	movs	r2, #1
 8002a04:	701a      	strb	r2, [r3, #0]
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002a06:	46c0      	nop			; (mov r8, r8)
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	20000d8c 	.word	0x20000d8c
 8002a10:	20000de8 	.word	0x20000de8

08002a14 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b086      	sub	sp, #24
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	60f8      	str	r0, [r7, #12]
 8002a1c:	60b9      	str	r1, [r7, #8]
 8002a1e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a20:	2300      	movs	r3, #0
 8002a22:	617b      	str	r3, [r7, #20]
 8002a24:	e00a      	b.n	8002a3c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002a26:	e000      	b.n	8002a2a <_read+0x16>
 8002a28:	bf00      	nop
 8002a2a:	0001      	movs	r1, r0
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	1c5a      	adds	r2, r3, #1
 8002a30:	60ba      	str	r2, [r7, #8]
 8002a32:	b2ca      	uxtb	r2, r1
 8002a34:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	3301      	adds	r3, #1
 8002a3a:	617b      	str	r3, [r7, #20]
 8002a3c:	697a      	ldr	r2, [r7, #20]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	429a      	cmp	r2, r3
 8002a42:	dbf0      	blt.n	8002a26 <_read+0x12>
	}

return len;
 8002a44:	687b      	ldr	r3, [r7, #4]
}
 8002a46:	0018      	movs	r0, r3
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	b006      	add	sp, #24
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b086      	sub	sp, #24
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	60f8      	str	r0, [r7, #12]
 8002a56:	60b9      	str	r1, [r7, #8]
 8002a58:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	617b      	str	r3, [r7, #20]
 8002a5e:	e009      	b.n	8002a74 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	1c5a      	adds	r2, r3, #1
 8002a64:	60ba      	str	r2, [r7, #8]
 8002a66:	781b      	ldrb	r3, [r3, #0]
 8002a68:	0018      	movs	r0, r3
 8002a6a:	f7ff fd7d 	bl	8002568 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	3301      	adds	r3, #1
 8002a72:	617b      	str	r3, [r7, #20]
 8002a74:	697a      	ldr	r2, [r7, #20]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	dbf1      	blt.n	8002a60 <_write+0x12>
	}
	return len;
 8002a7c:	687b      	ldr	r3, [r7, #4]
}
 8002a7e:	0018      	movs	r0, r3
 8002a80:	46bd      	mov	sp, r7
 8002a82:	b006      	add	sp, #24
 8002a84:	bd80      	pop	{r7, pc}

08002a86 <_close>:

int _close(int file)
{
 8002a86:	b580      	push	{r7, lr}
 8002a88:	b082      	sub	sp, #8
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	6078      	str	r0, [r7, #4]
	return -1;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	425b      	negs	r3, r3
}
 8002a92:	0018      	movs	r0, r3
 8002a94:	46bd      	mov	sp, r7
 8002a96:	b002      	add	sp, #8
 8002a98:	bd80      	pop	{r7, pc}

08002a9a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a9a:	b580      	push	{r7, lr}
 8002a9c:	b082      	sub	sp, #8
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	6078      	str	r0, [r7, #4]
 8002aa2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	2280      	movs	r2, #128	; 0x80
 8002aa8:	0192      	lsls	r2, r2, #6
 8002aaa:	605a      	str	r2, [r3, #4]
	return 0;
 8002aac:	2300      	movs	r3, #0
}
 8002aae:	0018      	movs	r0, r3
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	b002      	add	sp, #8
 8002ab4:	bd80      	pop	{r7, pc}

08002ab6 <_isatty>:

int _isatty(int file)
{
 8002ab6:	b580      	push	{r7, lr}
 8002ab8:	b082      	sub	sp, #8
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	6078      	str	r0, [r7, #4]
	return 1;
 8002abe:	2301      	movs	r3, #1
}
 8002ac0:	0018      	movs	r0, r3
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	b002      	add	sp, #8
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b084      	sub	sp, #16
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	60f8      	str	r0, [r7, #12]
 8002ad0:	60b9      	str	r1, [r7, #8]
 8002ad2:	607a      	str	r2, [r7, #4]
	return 0;
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	0018      	movs	r0, r3
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	b004      	add	sp, #16
 8002adc:	bd80      	pop	{r7, pc}
	...

08002ae0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b084      	sub	sp, #16
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002ae8:	4b11      	ldr	r3, [pc, #68]	; (8002b30 <_sbrk+0x50>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d102      	bne.n	8002af6 <_sbrk+0x16>
		heap_end = &end;
 8002af0:	4b0f      	ldr	r3, [pc, #60]	; (8002b30 <_sbrk+0x50>)
 8002af2:	4a10      	ldr	r2, [pc, #64]	; (8002b34 <_sbrk+0x54>)
 8002af4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002af6:	4b0e      	ldr	r3, [pc, #56]	; (8002b30 <_sbrk+0x50>)
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002afc:	4b0c      	ldr	r3, [pc, #48]	; (8002b30 <_sbrk+0x50>)
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	18d3      	adds	r3, r2, r3
 8002b04:	466a      	mov	r2, sp
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d907      	bls.n	8002b1a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002b0a:	f005 f813 	bl	8007b34 <__errno>
 8002b0e:	0003      	movs	r3, r0
 8002b10:	220c      	movs	r2, #12
 8002b12:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002b14:	2301      	movs	r3, #1
 8002b16:	425b      	negs	r3, r3
 8002b18:	e006      	b.n	8002b28 <_sbrk+0x48>
	}

	heap_end += incr;
 8002b1a:	4b05      	ldr	r3, [pc, #20]	; (8002b30 <_sbrk+0x50>)
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	18d2      	adds	r2, r2, r3
 8002b22:	4b03      	ldr	r3, [pc, #12]	; (8002b30 <_sbrk+0x50>)
 8002b24:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 8002b26:	68fb      	ldr	r3, [r7, #12]
}
 8002b28:	0018      	movs	r0, r3
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	b004      	add	sp, #16
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	2000008c 	.word	0x2000008c
 8002b34:	20000e88 	.word	0x20000e88

08002b38 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002b3c:	4b03      	ldr	r3, [pc, #12]	; (8002b4c <SystemInit+0x14>)
 8002b3e:	2280      	movs	r2, #128	; 0x80
 8002b40:	0512      	lsls	r2, r2, #20
 8002b42:	609a      	str	r2, [r3, #8]
#endif
}
 8002b44:	46c0      	nop			; (mov r8, r8)
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	46c0      	nop			; (mov r8, r8)
 8002b4c:	e000ed00 	.word	0xe000ed00

08002b50 <led_init>:
  * @brief	Initialize the LED Display
  * @param  None
  * @retval : None
  */
void led_init(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	af00      	add	r7, sp, #0
	/*
	 * Set flag to indicate that the SPI is available to load new data
	 */
	LED_display_update_completed = true;
 8002b54:	4b0e      	ldr	r3, [pc, #56]	; (8002b90 <led_init+0x40>)
 8002b56:	2201      	movs	r2, #1
 8002b58:	701a      	strb	r2, [r3, #0]
	hs.led_bar_state = LED_BAR_INIT;
 8002b5a:	4b0e      	ldr	r3, [pc, #56]	; (8002b94 <led_init+0x44>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	721a      	strb	r2, [r3, #8]
    hs.ev_display_scan_mode = true;
 8002b60:	4a0c      	ldr	r2, [pc, #48]	; (8002b94 <led_init+0x44>)
 8002b62:	23a1      	movs	r3, #161	; 0xa1
 8002b64:	00db      	lsls	r3, r3, #3
 8002b66:	5cd1      	ldrb	r1, [r2, r3]
 8002b68:	2004      	movs	r0, #4
 8002b6a:	4301      	orrs	r1, r0
 8002b6c:	54d1      	strb	r1, [r2, r3]
    hs.led_bar_display_status = true;
 8002b6e:	4a09      	ldr	r2, [pc, #36]	; (8002b94 <led_init+0x44>)
 8002b70:	23a1      	movs	r3, #161	; 0xa1
 8002b72:	00db      	lsls	r3, r3, #3
 8002b74:	5cd1      	ldrb	r1, [r2, r3]
 8002b76:	2002      	movs	r0, #2
 8002b78:	4301      	orrs	r1, r0
 8002b7a:	54d1      	strb	r1, [r2, r3]
    led_bar_scan_setup( green_blend_scan[ 0 ], green_blend_scan[ 1 ], green_blend_scan[ 2 ], 250 );
 8002b7c:	2000      	movs	r0, #0
 8002b7e:	21ff      	movs	r1, #255	; 0xff
 8002b80:	2255      	movs	r2, #85	; 0x55
 8002b82:	23fa      	movs	r3, #250	; 0xfa
 8002b84:	f000 f87e 	bl	8002c84 <led_bar_scan_setup>
}
 8002b88:	46c0      	nop			; (mov r8, r8)
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	46c0      	nop			; (mov r8, r8)
 8002b90:	20000de8 	.word	0x20000de8
 8002b94:	20000628 	.word	0x20000628

08002b98 <process_led_display>:
  * @brief	Process the LED Display
  * @param  None
  * @retval : None
  */
void process_led_display( uint32_t current_time )
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
//	led_bar_test();
	led_bar_scan_mode_left( current_time );
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	0018      	movs	r0, r3
 8002ba4:	f000 fa40 	bl	8003028 <led_bar_scan_mode_left>
}
 8002ba8:	46c0      	nop			; (mov r8, r8)
 8002baa:	46bd      	mov	sp, r7
 8002bac:	b002      	add	sp, #8
 8002bae:	bd80      	pop	{r7, pc}

08002bb0 <set_led_bar_raw>:
  * @brief set_led_bar_raw
  * @param  LED, Color Values R G B
  * @retval : None
  */
void set_led_bar_raw( uint8_t led, uint16_t raw_red_level, uint16_t raw_green_level, uint16_t raw_blue_level )
{
 8002bb0:	b5b0      	push	{r4, r5, r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	0005      	movs	r5, r0
 8002bb8:	000c      	movs	r4, r1
 8002bba:	0010      	movs	r0, r2
 8002bbc:	0019      	movs	r1, r3
 8002bbe:	1dfb      	adds	r3, r7, #7
 8002bc0:	1c2a      	adds	r2, r5, #0
 8002bc2:	701a      	strb	r2, [r3, #0]
 8002bc4:	1d3b      	adds	r3, r7, #4
 8002bc6:	1c22      	adds	r2, r4, #0
 8002bc8:	801a      	strh	r2, [r3, #0]
 8002bca:	1cbb      	adds	r3, r7, #2
 8002bcc:	1c02      	adds	r2, r0, #0
 8002bce:	801a      	strh	r2, [r3, #0]
 8002bd0:	003b      	movs	r3, r7
 8002bd2:	1c0a      	adds	r2, r1, #0
 8002bd4:	801a      	strh	r2, [r3, #0]
     *
     * Adjust based on https://www.ledsmagazine.com/smart-lighting-iot/color-tuning/article/16695054/understand-rgb-led-mixing-ratios-to-realize-optimal-color-in-signs-and-displays-magazine
     *
     * Color values and scale
     */
	if( raw_red_level > 255 )
 8002bd6:	1d3b      	adds	r3, r7, #4
 8002bd8:	881b      	ldrh	r3, [r3, #0]
 8002bda:	2bff      	cmp	r3, #255	; 0xff
 8002bdc:	d902      	bls.n	8002be4 <set_led_bar_raw+0x34>
		raw_red_level = 255;
 8002bde:	1d3b      	adds	r3, r7, #4
 8002be0:	22ff      	movs	r2, #255	; 0xff
 8002be2:	801a      	strh	r2, [r3, #0]
	if( raw_green_level > 255 )
 8002be4:	1cbb      	adds	r3, r7, #2
 8002be6:	881b      	ldrh	r3, [r3, #0]
 8002be8:	2bff      	cmp	r3, #255	; 0xff
 8002bea:	d902      	bls.n	8002bf2 <set_led_bar_raw+0x42>
		raw_green_level = 255;
 8002bec:	1cbb      	adds	r3, r7, #2
 8002bee:	22ff      	movs	r2, #255	; 0xff
 8002bf0:	801a      	strh	r2, [r3, #0]
	if( raw_blue_level > 255 )
 8002bf2:	003b      	movs	r3, r7
 8002bf4:	881b      	ldrh	r3, [r3, #0]
 8002bf6:	2bff      	cmp	r3, #255	; 0xff
 8002bf8:	d902      	bls.n	8002c00 <set_led_bar_raw+0x50>
		raw_blue_level = 255;
 8002bfa:	003b      	movs	r3, r7
 8002bfc:	22ff      	movs	r2, #255	; 0xff
 8002bfe:	801a      	strh	r2, [r3, #0]

    if( led < LED_BAR_NO_LEDS ) {
 8002c00:	1dfb      	adds	r3, r7, #7
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	2b0b      	cmp	r3, #11
 8002c06:	d82d      	bhi.n	8002c64 <set_led_bar_raw+0xb4>
        led_display[ led ][ EV_LED_RED ] =  cie[ raw_red_level ];		// (uint8_t) (float) ( raw_red_level * ( 4.0 * ( 255 / 1020 ) ) );
 8002c08:	1d3b      	adds	r3, r7, #4
 8002c0a:	881b      	ldrh	r3, [r3, #0]
 8002c0c:	4a17      	ldr	r2, [pc, #92]	; (8002c6c <set_led_bar_raw+0xbc>)
 8002c0e:	5cd1      	ldrb	r1, [r2, r3]
 8002c10:	1dfb      	adds	r3, r7, #7
 8002c12:	781a      	ldrb	r2, [r3, #0]
 8002c14:	b288      	uxth	r0, r1
 8002c16:	4916      	ldr	r1, [pc, #88]	; (8002c70 <set_led_bar_raw+0xc0>)
 8002c18:	0013      	movs	r3, r2
 8002c1a:	005b      	lsls	r3, r3, #1
 8002c1c:	189b      	adds	r3, r3, r2
 8002c1e:	005b      	lsls	r3, r3, #1
 8002c20:	18cb      	adds	r3, r1, r3
 8002c22:	3302      	adds	r3, #2
 8002c24:	1c02      	adds	r2, r0, #0
 8002c26:	801a      	strh	r2, [r3, #0]
        led_display[ led ][ EV_LED_GREEN ] =  cie[ raw_green_level ];	// (uint8_t) (float) ( raw_green_level * ( 3.0 * ( 255 / 1020 ) ) );
 8002c28:	1cbb      	adds	r3, r7, #2
 8002c2a:	881b      	ldrh	r3, [r3, #0]
 8002c2c:	4a0f      	ldr	r2, [pc, #60]	; (8002c6c <set_led_bar_raw+0xbc>)
 8002c2e:	5cd1      	ldrb	r1, [r2, r3]
 8002c30:	1dfb      	adds	r3, r7, #7
 8002c32:	781a      	ldrb	r2, [r3, #0]
 8002c34:	b288      	uxth	r0, r1
 8002c36:	490e      	ldr	r1, [pc, #56]	; (8002c70 <set_led_bar_raw+0xc0>)
 8002c38:	0013      	movs	r3, r2
 8002c3a:	005b      	lsls	r3, r3, #1
 8002c3c:	189b      	adds	r3, r3, r2
 8002c3e:	005b      	lsls	r3, r3, #1
 8002c40:	1c02      	adds	r2, r0, #0
 8002c42:	525a      	strh	r2, [r3, r1]
        led_display[ led ][ EV_LED_BLUE ] =  cie[ raw_blue_level ];	// (uint8_t) (float) ( raw_blue_level * ( 1.0 * ( 255 / 1020 ) ) );
 8002c44:	003b      	movs	r3, r7
 8002c46:	881b      	ldrh	r3, [r3, #0]
 8002c48:	4a08      	ldr	r2, [pc, #32]	; (8002c6c <set_led_bar_raw+0xbc>)
 8002c4a:	5cd1      	ldrb	r1, [r2, r3]
 8002c4c:	1dfb      	adds	r3, r7, #7
 8002c4e:	781a      	ldrb	r2, [r3, #0]
 8002c50:	b288      	uxth	r0, r1
 8002c52:	4907      	ldr	r1, [pc, #28]	; (8002c70 <set_led_bar_raw+0xc0>)
 8002c54:	0013      	movs	r3, r2
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	189b      	adds	r3, r3, r2
 8002c5a:	005b      	lsls	r3, r3, #1
 8002c5c:	18cb      	adds	r3, r1, r3
 8002c5e:	3304      	adds	r3, #4
 8002c60:	1c02      	adds	r2, r0, #0
 8002c62:	801a      	strh	r2, [r3, #0]
    }
}
 8002c64:	46c0      	nop			; (mov r8, r8)
 8002c66:	46bd      	mov	sp, r7
 8002c68:	b002      	add	sp, #8
 8002c6a:	bdb0      	pop	{r4, r5, r7, pc}
 8002c6c:	08008614 	.word	0x08008614
 8002c70:	20000dec 	.word	0x20000dec

08002c74 <init_led_bar>:
  * @brief init_led_bar
  * @param  None
  * @retval : None
  */
void init_led_bar(void)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	af00      	add	r7, sp, #0
    led_bar_off();
 8002c78:	f000 fa68 	bl	800314c <led_bar_off>
}
 8002c7c:	46c0      	nop			; (mov r8, r8)
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
	...

08002c84 <led_bar_scan_setup>:
#define EVD_MAX     1.00
#define EVD_HIGH    0.70
#define EVD_MED     0.40
#define EVD_LOW     0.20
void led_bar_scan_setup( uint16_t red, uint16_t green, uint16_t blue, uint16_t transision_period )
{
 8002c84:	b5b0      	push	{r4, r5, r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	0005      	movs	r5, r0
 8002c8c:	000c      	movs	r4, r1
 8002c8e:	0010      	movs	r0, r2
 8002c90:	0019      	movs	r1, r3
 8002c92:	1dbb      	adds	r3, r7, #6
 8002c94:	1c2a      	adds	r2, r5, #0
 8002c96:	801a      	strh	r2, [r3, #0]
 8002c98:	1d3b      	adds	r3, r7, #4
 8002c9a:	1c22      	adds	r2, r4, #0
 8002c9c:	801a      	strh	r2, [r3, #0]
 8002c9e:	1cbb      	adds	r3, r7, #2
 8002ca0:	1c02      	adds	r2, r0, #0
 8002ca2:	801a      	strh	r2, [r3, #0]
 8002ca4:	003b      	movs	r3, r7
 8002ca6:	1c0a      	adds	r2, r1, #0
 8002ca8:	801a      	strh	r2, [r3, #0]

    uint16_t i;
    /*
     * Set all to low first
     */
    for( i = 0; i < LED_BAR_NO_LEDS; i++ ) {
 8002caa:	230e      	movs	r3, #14
 8002cac:	18fb      	adds	r3, r7, r3
 8002cae:	2200      	movs	r2, #0
 8002cb0:	801a      	strh	r2, [r3, #0]
 8002cb2:	e068      	b.n	8002d86 <led_bar_scan_setup+0x102>
    	display_state_levels[ i ][ EV_LED_RED ] = (uint16_t) ( (float) red * EVD_LOW );
 8002cb4:	1dbb      	adds	r3, r7, #6
 8002cb6:	881b      	ldrh	r3, [r3, #0]
 8002cb8:	0018      	movs	r0, r3
 8002cba:	f7fe f905 	bl	8000ec8 <__aeabi_ui2f>
 8002cbe:	1c03      	adds	r3, r0, #0
 8002cc0:	1c18      	adds	r0, r3, #0
 8002cc2:	f7ff f839 	bl	8001d38 <__aeabi_f2d>
 8002cc6:	4ad1      	ldr	r2, [pc, #836]	; (800300c <led_bar_scan_setup+0x388>)
 8002cc8:	4bd1      	ldr	r3, [pc, #836]	; (8003010 <led_bar_scan_setup+0x38c>)
 8002cca:	f7fe fa45 	bl	8001158 <__aeabi_dmul>
 8002cce:	0003      	movs	r3, r0
 8002cd0:	000c      	movs	r4, r1
 8002cd2:	0019      	movs	r1, r3
 8002cd4:	0022      	movs	r2, r4
 8002cd6:	250e      	movs	r5, #14
 8002cd8:	197b      	adds	r3, r7, r5
 8002cda:	881c      	ldrh	r4, [r3, #0]
 8002cdc:	0008      	movs	r0, r1
 8002cde:	0011      	movs	r1, r2
 8002ce0:	f7fd fc36 	bl	8000550 <__aeabi_d2uiz>
 8002ce4:	0003      	movs	r3, r0
 8002ce6:	b299      	uxth	r1, r3
 8002ce8:	4aca      	ldr	r2, [pc, #808]	; (8003014 <led_bar_scan_setup+0x390>)
 8002cea:	0023      	movs	r3, r4
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	191b      	adds	r3, r3, r4
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	18d3      	adds	r3, r2, r3
 8002cf4:	3302      	adds	r3, #2
 8002cf6:	1c0a      	adds	r2, r1, #0
 8002cf8:	801a      	strh	r2, [r3, #0]
    	display_state_levels[ i ][ EV_LED_GREEN ] = (uint16_t) ( (float) green * EVD_LOW );
 8002cfa:	1d3b      	adds	r3, r7, #4
 8002cfc:	881b      	ldrh	r3, [r3, #0]
 8002cfe:	0018      	movs	r0, r3
 8002d00:	f7fe f8e2 	bl	8000ec8 <__aeabi_ui2f>
 8002d04:	1c03      	adds	r3, r0, #0
 8002d06:	1c18      	adds	r0, r3, #0
 8002d08:	f7ff f816 	bl	8001d38 <__aeabi_f2d>
 8002d0c:	4abf      	ldr	r2, [pc, #764]	; (800300c <led_bar_scan_setup+0x388>)
 8002d0e:	4bc0      	ldr	r3, [pc, #768]	; (8003010 <led_bar_scan_setup+0x38c>)
 8002d10:	f7fe fa22 	bl	8001158 <__aeabi_dmul>
 8002d14:	0003      	movs	r3, r0
 8002d16:	000c      	movs	r4, r1
 8002d18:	0019      	movs	r1, r3
 8002d1a:	0022      	movs	r2, r4
 8002d1c:	197b      	adds	r3, r7, r5
 8002d1e:	881c      	ldrh	r4, [r3, #0]
 8002d20:	0008      	movs	r0, r1
 8002d22:	0011      	movs	r1, r2
 8002d24:	f7fd fc14 	bl	8000550 <__aeabi_d2uiz>
 8002d28:	0003      	movs	r3, r0
 8002d2a:	b299      	uxth	r1, r3
 8002d2c:	4ab9      	ldr	r2, [pc, #740]	; (8003014 <led_bar_scan_setup+0x390>)
 8002d2e:	0023      	movs	r3, r4
 8002d30:	005b      	lsls	r3, r3, #1
 8002d32:	191b      	adds	r3, r3, r4
 8002d34:	005b      	lsls	r3, r3, #1
 8002d36:	5299      	strh	r1, [r3, r2]
    	display_state_levels[ i ][ EV_LED_BLUE ] = (uint16_t) ( (float) blue * EVD_LOW );
 8002d38:	1cbb      	adds	r3, r7, #2
 8002d3a:	881b      	ldrh	r3, [r3, #0]
 8002d3c:	0018      	movs	r0, r3
 8002d3e:	f7fe f8c3 	bl	8000ec8 <__aeabi_ui2f>
 8002d42:	1c03      	adds	r3, r0, #0
 8002d44:	1c18      	adds	r0, r3, #0
 8002d46:	f7fe fff7 	bl	8001d38 <__aeabi_f2d>
 8002d4a:	4ab0      	ldr	r2, [pc, #704]	; (800300c <led_bar_scan_setup+0x388>)
 8002d4c:	4bb0      	ldr	r3, [pc, #704]	; (8003010 <led_bar_scan_setup+0x38c>)
 8002d4e:	f7fe fa03 	bl	8001158 <__aeabi_dmul>
 8002d52:	0003      	movs	r3, r0
 8002d54:	000c      	movs	r4, r1
 8002d56:	0019      	movs	r1, r3
 8002d58:	0022      	movs	r2, r4
 8002d5a:	197b      	adds	r3, r7, r5
 8002d5c:	881c      	ldrh	r4, [r3, #0]
 8002d5e:	0008      	movs	r0, r1
 8002d60:	0011      	movs	r1, r2
 8002d62:	f7fd fbf5 	bl	8000550 <__aeabi_d2uiz>
 8002d66:	0003      	movs	r3, r0
 8002d68:	b299      	uxth	r1, r3
 8002d6a:	4aaa      	ldr	r2, [pc, #680]	; (8003014 <led_bar_scan_setup+0x390>)
 8002d6c:	0023      	movs	r3, r4
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	191b      	adds	r3, r3, r4
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	18d3      	adds	r3, r2, r3
 8002d76:	3304      	adds	r3, #4
 8002d78:	1c0a      	adds	r2, r1, #0
 8002d7a:	801a      	strh	r2, [r3, #0]
    for( i = 0; i < LED_BAR_NO_LEDS; i++ ) {
 8002d7c:	197b      	adds	r3, r7, r5
 8002d7e:	881a      	ldrh	r2, [r3, #0]
 8002d80:	197b      	adds	r3, r7, r5
 8002d82:	3201      	adds	r2, #1
 8002d84:	801a      	strh	r2, [r3, #0]
 8002d86:	230e      	movs	r3, #14
 8002d88:	18fb      	adds	r3, r7, r3
 8002d8a:	881b      	ldrh	r3, [r3, #0]
 8002d8c:	2b0b      	cmp	r3, #11
 8002d8e:	d991      	bls.n	8002cb4 <led_bar_scan_setup+0x30>
     */
    /*
     *  0  ...  3   4     5    6    7     8   9       11
     * LOW ... LOW MED, HIGH, MAX, HIGH, MED LOW .... LOW
     */
    display_state_levels[ 4 ][ EV_LED_RED ] = (uint16_t) ( (float) red * EVD_MED );
 8002d90:	1dbb      	adds	r3, r7, #6
 8002d92:	881b      	ldrh	r3, [r3, #0]
 8002d94:	0018      	movs	r0, r3
 8002d96:	f7fe f897 	bl	8000ec8 <__aeabi_ui2f>
 8002d9a:	1c03      	adds	r3, r0, #0
 8002d9c:	1c18      	adds	r0, r3, #0
 8002d9e:	f7fe ffcb 	bl	8001d38 <__aeabi_f2d>
 8002da2:	4a9a      	ldr	r2, [pc, #616]	; (800300c <led_bar_scan_setup+0x388>)
 8002da4:	4b9c      	ldr	r3, [pc, #624]	; (8003018 <led_bar_scan_setup+0x394>)
 8002da6:	f7fe f9d7 	bl	8001158 <__aeabi_dmul>
 8002daa:	0003      	movs	r3, r0
 8002dac:	000c      	movs	r4, r1
 8002dae:	0018      	movs	r0, r3
 8002db0:	0021      	movs	r1, r4
 8002db2:	f7fd fbcd 	bl	8000550 <__aeabi_d2uiz>
 8002db6:	0003      	movs	r3, r0
 8002db8:	b29a      	uxth	r2, r3
 8002dba:	4b96      	ldr	r3, [pc, #600]	; (8003014 <led_bar_scan_setup+0x390>)
 8002dbc:	835a      	strh	r2, [r3, #26]
    display_state_levels[ 4 ][ EV_LED_GREEN ] = (uint16_t) ( (float) green * EVD_MED );
 8002dbe:	1d3b      	adds	r3, r7, #4
 8002dc0:	881b      	ldrh	r3, [r3, #0]
 8002dc2:	0018      	movs	r0, r3
 8002dc4:	f7fe f880 	bl	8000ec8 <__aeabi_ui2f>
 8002dc8:	1c03      	adds	r3, r0, #0
 8002dca:	1c18      	adds	r0, r3, #0
 8002dcc:	f7fe ffb4 	bl	8001d38 <__aeabi_f2d>
 8002dd0:	4a8e      	ldr	r2, [pc, #568]	; (800300c <led_bar_scan_setup+0x388>)
 8002dd2:	4b91      	ldr	r3, [pc, #580]	; (8003018 <led_bar_scan_setup+0x394>)
 8002dd4:	f7fe f9c0 	bl	8001158 <__aeabi_dmul>
 8002dd8:	0003      	movs	r3, r0
 8002dda:	000c      	movs	r4, r1
 8002ddc:	0018      	movs	r0, r3
 8002dde:	0021      	movs	r1, r4
 8002de0:	f7fd fbb6 	bl	8000550 <__aeabi_d2uiz>
 8002de4:	0003      	movs	r3, r0
 8002de6:	b29a      	uxth	r2, r3
 8002de8:	4b8a      	ldr	r3, [pc, #552]	; (8003014 <led_bar_scan_setup+0x390>)
 8002dea:	831a      	strh	r2, [r3, #24]
    display_state_levels[ 4 ][ EV_LED_BLUE ] = (uint16_t) ( (float) blue * EVD_MED );
 8002dec:	1cbb      	adds	r3, r7, #2
 8002dee:	881b      	ldrh	r3, [r3, #0]
 8002df0:	0018      	movs	r0, r3
 8002df2:	f7fe f869 	bl	8000ec8 <__aeabi_ui2f>
 8002df6:	1c03      	adds	r3, r0, #0
 8002df8:	1c18      	adds	r0, r3, #0
 8002dfa:	f7fe ff9d 	bl	8001d38 <__aeabi_f2d>
 8002dfe:	4a83      	ldr	r2, [pc, #524]	; (800300c <led_bar_scan_setup+0x388>)
 8002e00:	4b85      	ldr	r3, [pc, #532]	; (8003018 <led_bar_scan_setup+0x394>)
 8002e02:	f7fe f9a9 	bl	8001158 <__aeabi_dmul>
 8002e06:	0003      	movs	r3, r0
 8002e08:	000c      	movs	r4, r1
 8002e0a:	0018      	movs	r0, r3
 8002e0c:	0021      	movs	r1, r4
 8002e0e:	f7fd fb9f 	bl	8000550 <__aeabi_d2uiz>
 8002e12:	0003      	movs	r3, r0
 8002e14:	b29a      	uxth	r2, r3
 8002e16:	4b7f      	ldr	r3, [pc, #508]	; (8003014 <led_bar_scan_setup+0x390>)
 8002e18:	839a      	strh	r2, [r3, #28]

    display_state_levels[ 5 ][ EV_LED_RED ] = (uint16_t) ( (float) red * EVD_HIGH );
 8002e1a:	1dbb      	adds	r3, r7, #6
 8002e1c:	881b      	ldrh	r3, [r3, #0]
 8002e1e:	0018      	movs	r0, r3
 8002e20:	f7fe f852 	bl	8000ec8 <__aeabi_ui2f>
 8002e24:	1c03      	adds	r3, r0, #0
 8002e26:	1c18      	adds	r0, r3, #0
 8002e28:	f7fe ff86 	bl	8001d38 <__aeabi_f2d>
 8002e2c:	4a7b      	ldr	r2, [pc, #492]	; (800301c <led_bar_scan_setup+0x398>)
 8002e2e:	4b7c      	ldr	r3, [pc, #496]	; (8003020 <led_bar_scan_setup+0x39c>)
 8002e30:	f7fe f992 	bl	8001158 <__aeabi_dmul>
 8002e34:	0003      	movs	r3, r0
 8002e36:	000c      	movs	r4, r1
 8002e38:	0018      	movs	r0, r3
 8002e3a:	0021      	movs	r1, r4
 8002e3c:	f7fd fb88 	bl	8000550 <__aeabi_d2uiz>
 8002e40:	0003      	movs	r3, r0
 8002e42:	b29a      	uxth	r2, r3
 8002e44:	4b73      	ldr	r3, [pc, #460]	; (8003014 <led_bar_scan_setup+0x390>)
 8002e46:	841a      	strh	r2, [r3, #32]
    display_state_levels[ 5 ][ EV_LED_GREEN ] = (uint16_t) ( (float) green * EVD_HIGH );
 8002e48:	1d3b      	adds	r3, r7, #4
 8002e4a:	881b      	ldrh	r3, [r3, #0]
 8002e4c:	0018      	movs	r0, r3
 8002e4e:	f7fe f83b 	bl	8000ec8 <__aeabi_ui2f>
 8002e52:	1c03      	adds	r3, r0, #0
 8002e54:	1c18      	adds	r0, r3, #0
 8002e56:	f7fe ff6f 	bl	8001d38 <__aeabi_f2d>
 8002e5a:	4a70      	ldr	r2, [pc, #448]	; (800301c <led_bar_scan_setup+0x398>)
 8002e5c:	4b70      	ldr	r3, [pc, #448]	; (8003020 <led_bar_scan_setup+0x39c>)
 8002e5e:	f7fe f97b 	bl	8001158 <__aeabi_dmul>
 8002e62:	0003      	movs	r3, r0
 8002e64:	000c      	movs	r4, r1
 8002e66:	0018      	movs	r0, r3
 8002e68:	0021      	movs	r1, r4
 8002e6a:	f7fd fb71 	bl	8000550 <__aeabi_d2uiz>
 8002e6e:	0003      	movs	r3, r0
 8002e70:	b29a      	uxth	r2, r3
 8002e72:	4b68      	ldr	r3, [pc, #416]	; (8003014 <led_bar_scan_setup+0x390>)
 8002e74:	83da      	strh	r2, [r3, #30]
    display_state_levels[ 5 ][ EV_LED_BLUE ] = (uint16_t) ( (float) blue * EVD_HIGH );
 8002e76:	1cbb      	adds	r3, r7, #2
 8002e78:	881b      	ldrh	r3, [r3, #0]
 8002e7a:	0018      	movs	r0, r3
 8002e7c:	f7fe f824 	bl	8000ec8 <__aeabi_ui2f>
 8002e80:	1c03      	adds	r3, r0, #0
 8002e82:	1c18      	adds	r0, r3, #0
 8002e84:	f7fe ff58 	bl	8001d38 <__aeabi_f2d>
 8002e88:	4a64      	ldr	r2, [pc, #400]	; (800301c <led_bar_scan_setup+0x398>)
 8002e8a:	4b65      	ldr	r3, [pc, #404]	; (8003020 <led_bar_scan_setup+0x39c>)
 8002e8c:	f7fe f964 	bl	8001158 <__aeabi_dmul>
 8002e90:	0003      	movs	r3, r0
 8002e92:	000c      	movs	r4, r1
 8002e94:	0018      	movs	r0, r3
 8002e96:	0021      	movs	r1, r4
 8002e98:	f7fd fb5a 	bl	8000550 <__aeabi_d2uiz>
 8002e9c:	0003      	movs	r3, r0
 8002e9e:	b29a      	uxth	r2, r3
 8002ea0:	4b5c      	ldr	r3, [pc, #368]	; (8003014 <led_bar_scan_setup+0x390>)
 8002ea2:	845a      	strh	r2, [r3, #34]	; 0x22

    display_state_levels[ 6 ][ EV_LED_RED ] = red;
 8002ea4:	4b5b      	ldr	r3, [pc, #364]	; (8003014 <led_bar_scan_setup+0x390>)
 8002ea6:	1dba      	adds	r2, r7, #6
 8002ea8:	8812      	ldrh	r2, [r2, #0]
 8002eaa:	84da      	strh	r2, [r3, #38]	; 0x26
    display_state_levels[ 6 ][ EV_LED_GREEN ] = green;
 8002eac:	4b59      	ldr	r3, [pc, #356]	; (8003014 <led_bar_scan_setup+0x390>)
 8002eae:	1d3a      	adds	r2, r7, #4
 8002eb0:	8812      	ldrh	r2, [r2, #0]
 8002eb2:	849a      	strh	r2, [r3, #36]	; 0x24
    display_state_levels[ 6 ][ EV_LED_BLUE] = blue;
 8002eb4:	4b57      	ldr	r3, [pc, #348]	; (8003014 <led_bar_scan_setup+0x390>)
 8002eb6:	1cba      	adds	r2, r7, #2
 8002eb8:	8812      	ldrh	r2, [r2, #0]
 8002eba:	851a      	strh	r2, [r3, #40]	; 0x28

    display_state_levels[ 7 ][ EV_LED_RED ] = (uint16_t) ( (float) red * EVD_HIGH );
 8002ebc:	1dbb      	adds	r3, r7, #6
 8002ebe:	881b      	ldrh	r3, [r3, #0]
 8002ec0:	0018      	movs	r0, r3
 8002ec2:	f7fe f801 	bl	8000ec8 <__aeabi_ui2f>
 8002ec6:	1c03      	adds	r3, r0, #0
 8002ec8:	1c18      	adds	r0, r3, #0
 8002eca:	f7fe ff35 	bl	8001d38 <__aeabi_f2d>
 8002ece:	4a53      	ldr	r2, [pc, #332]	; (800301c <led_bar_scan_setup+0x398>)
 8002ed0:	4b53      	ldr	r3, [pc, #332]	; (8003020 <led_bar_scan_setup+0x39c>)
 8002ed2:	f7fe f941 	bl	8001158 <__aeabi_dmul>
 8002ed6:	0003      	movs	r3, r0
 8002ed8:	000c      	movs	r4, r1
 8002eda:	0018      	movs	r0, r3
 8002edc:	0021      	movs	r1, r4
 8002ede:	f7fd fb37 	bl	8000550 <__aeabi_d2uiz>
 8002ee2:	0003      	movs	r3, r0
 8002ee4:	b29a      	uxth	r2, r3
 8002ee6:	4b4b      	ldr	r3, [pc, #300]	; (8003014 <led_bar_scan_setup+0x390>)
 8002ee8:	859a      	strh	r2, [r3, #44]	; 0x2c
    display_state_levels[ 7 ][ EV_LED_GREEN ] = (uint16_t) ( (float) green * EVD_HIGH );
 8002eea:	1d3b      	adds	r3, r7, #4
 8002eec:	881b      	ldrh	r3, [r3, #0]
 8002eee:	0018      	movs	r0, r3
 8002ef0:	f7fd ffea 	bl	8000ec8 <__aeabi_ui2f>
 8002ef4:	1c03      	adds	r3, r0, #0
 8002ef6:	1c18      	adds	r0, r3, #0
 8002ef8:	f7fe ff1e 	bl	8001d38 <__aeabi_f2d>
 8002efc:	4a47      	ldr	r2, [pc, #284]	; (800301c <led_bar_scan_setup+0x398>)
 8002efe:	4b48      	ldr	r3, [pc, #288]	; (8003020 <led_bar_scan_setup+0x39c>)
 8002f00:	f7fe f92a 	bl	8001158 <__aeabi_dmul>
 8002f04:	0003      	movs	r3, r0
 8002f06:	000c      	movs	r4, r1
 8002f08:	0018      	movs	r0, r3
 8002f0a:	0021      	movs	r1, r4
 8002f0c:	f7fd fb20 	bl	8000550 <__aeabi_d2uiz>
 8002f10:	0003      	movs	r3, r0
 8002f12:	b29a      	uxth	r2, r3
 8002f14:	4b3f      	ldr	r3, [pc, #252]	; (8003014 <led_bar_scan_setup+0x390>)
 8002f16:	855a      	strh	r2, [r3, #42]	; 0x2a
    display_state_levels[ 7 ][ EV_LED_BLUE ] = (uint16_t) ( (float) blue * EVD_HIGH );
 8002f18:	1cbb      	adds	r3, r7, #2
 8002f1a:	881b      	ldrh	r3, [r3, #0]
 8002f1c:	0018      	movs	r0, r3
 8002f1e:	f7fd ffd3 	bl	8000ec8 <__aeabi_ui2f>
 8002f22:	1c03      	adds	r3, r0, #0
 8002f24:	1c18      	adds	r0, r3, #0
 8002f26:	f7fe ff07 	bl	8001d38 <__aeabi_f2d>
 8002f2a:	4a3c      	ldr	r2, [pc, #240]	; (800301c <led_bar_scan_setup+0x398>)
 8002f2c:	4b3c      	ldr	r3, [pc, #240]	; (8003020 <led_bar_scan_setup+0x39c>)
 8002f2e:	f7fe f913 	bl	8001158 <__aeabi_dmul>
 8002f32:	0003      	movs	r3, r0
 8002f34:	000c      	movs	r4, r1
 8002f36:	0018      	movs	r0, r3
 8002f38:	0021      	movs	r1, r4
 8002f3a:	f7fd fb09 	bl	8000550 <__aeabi_d2uiz>
 8002f3e:	0003      	movs	r3, r0
 8002f40:	b29a      	uxth	r2, r3
 8002f42:	4b34      	ldr	r3, [pc, #208]	; (8003014 <led_bar_scan_setup+0x390>)
 8002f44:	85da      	strh	r2, [r3, #46]	; 0x2e

    display_state_levels[ 8 ][ EV_LED_RED ] = (uint16_t) ( (float) red * EVD_MED );
 8002f46:	1dbb      	adds	r3, r7, #6
 8002f48:	881b      	ldrh	r3, [r3, #0]
 8002f4a:	0018      	movs	r0, r3
 8002f4c:	f7fd ffbc 	bl	8000ec8 <__aeabi_ui2f>
 8002f50:	1c03      	adds	r3, r0, #0
 8002f52:	1c18      	adds	r0, r3, #0
 8002f54:	f7fe fef0 	bl	8001d38 <__aeabi_f2d>
 8002f58:	4a2c      	ldr	r2, [pc, #176]	; (800300c <led_bar_scan_setup+0x388>)
 8002f5a:	4b2f      	ldr	r3, [pc, #188]	; (8003018 <led_bar_scan_setup+0x394>)
 8002f5c:	f7fe f8fc 	bl	8001158 <__aeabi_dmul>
 8002f60:	0003      	movs	r3, r0
 8002f62:	000c      	movs	r4, r1
 8002f64:	0018      	movs	r0, r3
 8002f66:	0021      	movs	r1, r4
 8002f68:	f7fd faf2 	bl	8000550 <__aeabi_d2uiz>
 8002f6c:	0003      	movs	r3, r0
 8002f6e:	b29a      	uxth	r2, r3
 8002f70:	4b28      	ldr	r3, [pc, #160]	; (8003014 <led_bar_scan_setup+0x390>)
 8002f72:	865a      	strh	r2, [r3, #50]	; 0x32
    display_state_levels[ 8 ][ EV_LED_GREEN ] = (uint16_t) ( (float) green * EVD_MED );
 8002f74:	1d3b      	adds	r3, r7, #4
 8002f76:	881b      	ldrh	r3, [r3, #0]
 8002f78:	0018      	movs	r0, r3
 8002f7a:	f7fd ffa5 	bl	8000ec8 <__aeabi_ui2f>
 8002f7e:	1c03      	adds	r3, r0, #0
 8002f80:	1c18      	adds	r0, r3, #0
 8002f82:	f7fe fed9 	bl	8001d38 <__aeabi_f2d>
 8002f86:	4a21      	ldr	r2, [pc, #132]	; (800300c <led_bar_scan_setup+0x388>)
 8002f88:	4b23      	ldr	r3, [pc, #140]	; (8003018 <led_bar_scan_setup+0x394>)
 8002f8a:	f7fe f8e5 	bl	8001158 <__aeabi_dmul>
 8002f8e:	0003      	movs	r3, r0
 8002f90:	000c      	movs	r4, r1
 8002f92:	0018      	movs	r0, r3
 8002f94:	0021      	movs	r1, r4
 8002f96:	f7fd fadb 	bl	8000550 <__aeabi_d2uiz>
 8002f9a:	0003      	movs	r3, r0
 8002f9c:	b29a      	uxth	r2, r3
 8002f9e:	4b1d      	ldr	r3, [pc, #116]	; (8003014 <led_bar_scan_setup+0x390>)
 8002fa0:	861a      	strh	r2, [r3, #48]	; 0x30
    display_state_levels[ 8 ][ EV_LED_BLUE ] = (uint16_t) ( (float) blue * EVD_MED );
 8002fa2:	1cbb      	adds	r3, r7, #2
 8002fa4:	881b      	ldrh	r3, [r3, #0]
 8002fa6:	0018      	movs	r0, r3
 8002fa8:	f7fd ff8e 	bl	8000ec8 <__aeabi_ui2f>
 8002fac:	1c03      	adds	r3, r0, #0
 8002fae:	1c18      	adds	r0, r3, #0
 8002fb0:	f7fe fec2 	bl	8001d38 <__aeabi_f2d>
 8002fb4:	4a15      	ldr	r2, [pc, #84]	; (800300c <led_bar_scan_setup+0x388>)
 8002fb6:	4b18      	ldr	r3, [pc, #96]	; (8003018 <led_bar_scan_setup+0x394>)
 8002fb8:	f7fe f8ce 	bl	8001158 <__aeabi_dmul>
 8002fbc:	0003      	movs	r3, r0
 8002fbe:	000c      	movs	r4, r1
 8002fc0:	0018      	movs	r0, r3
 8002fc2:	0021      	movs	r1, r4
 8002fc4:	f7fd fac4 	bl	8000550 <__aeabi_d2uiz>
 8002fc8:	0003      	movs	r3, r0
 8002fca:	b29a      	uxth	r2, r3
 8002fcc:	4b11      	ldr	r3, [pc, #68]	; (8003014 <led_bar_scan_setup+0x390>)
 8002fce:	869a      	strh	r2, [r3, #52]	; 0x34

    hs.tansistion_time = transision_period;
 8002fd0:	4b14      	ldr	r3, [pc, #80]	; (8003024 <led_bar_scan_setup+0x3a0>)
 8002fd2:	003a      	movs	r2, r7
 8002fd4:	8812      	ldrh	r2, [r2, #0]
 8002fd6:	849a      	strh	r2, [r3, #36]	; 0x24
    hs.led_bar_state = LED_BAR_INIT;
 8002fd8:	4b12      	ldr	r3, [pc, #72]	; (8003024 <led_bar_scan_setup+0x3a0>)
 8002fda:	2200      	movs	r2, #0
 8002fdc:	721a      	strb	r2, [r3, #8]
    hs.ev_display_scan_mode = true;
 8002fde:	4a11      	ldr	r2, [pc, #68]	; (8003024 <led_bar_scan_setup+0x3a0>)
 8002fe0:	23a1      	movs	r3, #161	; 0xa1
 8002fe2:	00db      	lsls	r3, r3, #3
 8002fe4:	5cd1      	ldrb	r1, [r2, r3]
 8002fe6:	2004      	movs	r0, #4
 8002fe8:	4301      	orrs	r1, r0
 8002fea:	54d1      	strb	r1, [r2, r3]
    hs.led_bar_display_status = true;
 8002fec:	4a0d      	ldr	r2, [pc, #52]	; (8003024 <led_bar_scan_setup+0x3a0>)
 8002fee:	23a1      	movs	r3, #161	; 0xa1
 8002ff0:	00db      	lsls	r3, r3, #3
 8002ff2:	5cd1      	ldrb	r1, [r2, r3]
 8002ff4:	2002      	movs	r0, #2
 8002ff6:	4301      	orrs	r1, r0
 8002ff8:	54d1      	strb	r1, [r2, r3]
    led_bar_off();
 8002ffa:	f000 f8a7 	bl	800314c <led_bar_off>
    hs.max_loop_count = DEFAULT_LOOP_COUNT;
 8002ffe:	4b09      	ldr	r3, [pc, #36]	; (8003024 <led_bar_scan_setup+0x3a0>)
 8003000:	2204      	movs	r2, #4
 8003002:	825a      	strh	r2, [r3, #18]
}
 8003004:	46c0      	nop			; (mov r8, r8)
 8003006:	46bd      	mov	sp, r7
 8003008:	b004      	add	sp, #16
 800300a:	bdb0      	pop	{r4, r5, r7, pc}
 800300c:	9999999a 	.word	0x9999999a
 8003010:	3fc99999 	.word	0x3fc99999
 8003014:	20000e34 	.word	0x20000e34
 8003018:	3fd99999 	.word	0x3fd99999
 800301c:	66666666 	.word	0x66666666
 8003020:	3fe66666 	.word	0x3fe66666
 8003024:	20000628 	.word	0x20000628

08003028 <led_bar_scan_mode_left>:
  * @brief Do the LED BAR Scanning function left
  * @param  None
  * @retval : None
  */
void led_bar_scan_mode_left( uint32_t current_time )
{
 8003028:	b5f0      	push	{r4, r5, r6, r7, lr}
 800302a:	b085      	sub	sp, #20
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
    uint16_t index;

    /*
     * Show a Wi Fi Setup display
     */
    switch( hs.led_bar_state ) {
 8003030:	4b44      	ldr	r3, [pc, #272]	; (8003144 <led_bar_scan_mode_left+0x11c>)
 8003032:	7a1b      	ldrb	r3, [r3, #8]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d002      	beq.n	800303e <led_bar_scan_mode_left+0x16>
 8003038:	2b01      	cmp	r3, #1
 800303a:	d00f      	beq.n	800305c <led_bar_scan_mode_left+0x34>
 800303c:	e079      	b.n	8003132 <led_bar_scan_mode_left+0x10a>
        case LED_BAR_INIT :
            hs.led_bar_display_state = 0;
 800303e:	4b41      	ldr	r3, [pc, #260]	; (8003144 <led_bar_scan_mode_left+0x11c>)
 8003040:	2200      	movs	r2, #0
 8003042:	801a      	strh	r2, [r3, #0]
            hs.led_bar_last_update = current_time;
 8003044:	4b3f      	ldr	r3, [pc, #252]	; (8003144 <led_bar_scan_mode_left+0x11c>)
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	60da      	str	r2, [r3, #12]
            led_bar_off();      // Start in known state
 800304a:	f000 f87f 	bl	800314c <led_bar_off>
            hs.loop_count = 0;
 800304e:	4b3d      	ldr	r3, [pc, #244]	; (8003144 <led_bar_scan_mode_left+0x11c>)
 8003050:	2200      	movs	r2, #0
 8003052:	821a      	strh	r2, [r3, #16]
            hs.led_bar_state = LED_BAR_SCAN_LEFT;
 8003054:	4b3b      	ldr	r3, [pc, #236]	; (8003144 <led_bar_scan_mode_left+0x11c>)
 8003056:	2201      	movs	r2, #1
 8003058:	721a      	strb	r2, [r3, #8]
            break;
 800305a:	e06f      	b.n	800313c <led_bar_scan_mode_left+0x114>
        case LED_BAR_SCAN_LEFT :
            if( imx_is_later( current_time, hs.led_bar_last_update + hs.tansistion_time ) ) {
 800305c:	4b39      	ldr	r3, [pc, #228]	; (8003144 <led_bar_scan_mode_left+0x11c>)
 800305e:	68db      	ldr	r3, [r3, #12]
 8003060:	4a38      	ldr	r2, [pc, #224]	; (8003144 <led_bar_scan_mode_left+0x11c>)
 8003062:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8003064:	189a      	adds	r2, r3, r2
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	0011      	movs	r1, r2
 800306a:	0018      	movs	r0, r3
 800306c:	f000 f957 	bl	800331e <imx_is_later>
 8003070:	1e03      	subs	r3, r0, #0
 8003072:	d062      	beq.n	800313a <led_bar_scan_mode_left+0x112>
                for( i = 0; i < LED_BAR_NO_LEDS; i++ ) {
 8003074:	230e      	movs	r3, #14
 8003076:	18fb      	adds	r3, r7, r3
 8003078:	2200      	movs	r2, #0
 800307a:	801a      	strh	r2, [r3, #0]
 800307c:	e040      	b.n	8003100 <led_bar_scan_mode_left+0xd8>
                	index = hs.led_bar_display_state + i;
 800307e:	4b31      	ldr	r3, [pc, #196]	; (8003144 <led_bar_scan_mode_left+0x11c>)
 8003080:	8819      	ldrh	r1, [r3, #0]
 8003082:	230e      	movs	r3, #14
 8003084:	18fb      	adds	r3, r7, r3
 8003086:	881a      	ldrh	r2, [r3, #0]
 8003088:	200c      	movs	r0, #12
 800308a:	183b      	adds	r3, r7, r0
 800308c:	188a      	adds	r2, r1, r2
 800308e:	801a      	strh	r2, [r3, #0]
                	if( index >= LED_BAR_NO_LEDS )
 8003090:	183b      	adds	r3, r7, r0
 8003092:	881b      	ldrh	r3, [r3, #0]
 8003094:	2b0b      	cmp	r3, #11
 8003096:	d905      	bls.n	80030a4 <led_bar_scan_mode_left+0x7c>
                		index = index - LED_BAR_NO_LEDS;	// Wrap around
 8003098:	220c      	movs	r2, #12
 800309a:	18bb      	adds	r3, r7, r2
 800309c:	18ba      	adds	r2, r7, r2
 800309e:	8812      	ldrh	r2, [r2, #0]
 80030a0:	3a0c      	subs	r2, #12
 80030a2:	801a      	strh	r2, [r3, #0]
                	set_led_bar_raw( i, display_state_levels[ index ][ EV_LED_RED ],
 80030a4:	260e      	movs	r6, #14
 80030a6:	19bb      	adds	r3, r7, r6
 80030a8:	881b      	ldrh	r3, [r3, #0]
 80030aa:	b2d8      	uxtb	r0, r3
 80030ac:	250c      	movs	r5, #12
 80030ae:	197b      	adds	r3, r7, r5
 80030b0:	881a      	ldrh	r2, [r3, #0]
 80030b2:	4925      	ldr	r1, [pc, #148]	; (8003148 <led_bar_scan_mode_left+0x120>)
 80030b4:	0013      	movs	r3, r2
 80030b6:	005b      	lsls	r3, r3, #1
 80030b8:	189b      	adds	r3, r3, r2
 80030ba:	005b      	lsls	r3, r3, #1
 80030bc:	18cb      	adds	r3, r1, r3
 80030be:	3302      	adds	r3, #2
 80030c0:	881c      	ldrh	r4, [r3, #0]
 80030c2:	197b      	adds	r3, r7, r5
 80030c4:	881a      	ldrh	r2, [r3, #0]
 80030c6:	4920      	ldr	r1, [pc, #128]	; (8003148 <led_bar_scan_mode_left+0x120>)
 80030c8:	0013      	movs	r3, r2
 80030ca:	005b      	lsls	r3, r3, #1
 80030cc:	189b      	adds	r3, r3, r2
 80030ce:	005b      	lsls	r3, r3, #1
 80030d0:	5a5d      	ldrh	r5, [r3, r1]
 80030d2:	230c      	movs	r3, #12
 80030d4:	18fb      	adds	r3, r7, r3
 80030d6:	881a      	ldrh	r2, [r3, #0]
 80030d8:	491b      	ldr	r1, [pc, #108]	; (8003148 <led_bar_scan_mode_left+0x120>)
 80030da:	0013      	movs	r3, r2
 80030dc:	005b      	lsls	r3, r3, #1
 80030de:	189b      	adds	r3, r3, r2
 80030e0:	005b      	lsls	r3, r3, #1
 80030e2:	18cb      	adds	r3, r1, r3
 80030e4:	3304      	adds	r3, #4
 80030e6:	881b      	ldrh	r3, [r3, #0]
 80030e8:	002a      	movs	r2, r5
 80030ea:	0021      	movs	r1, r4
 80030ec:	f7ff fd60 	bl	8002bb0 <set_led_bar_raw>
                for( i = 0; i < LED_BAR_NO_LEDS; i++ ) {
 80030f0:	19bb      	adds	r3, r7, r6
 80030f2:	2200      	movs	r2, #0
 80030f4:	5e9b      	ldrsh	r3, [r3, r2]
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	3301      	adds	r3, #1
 80030fa:	b29a      	uxth	r2, r3
 80030fc:	19bb      	adds	r3, r7, r6
 80030fe:	801a      	strh	r2, [r3, #0]
 8003100:	230e      	movs	r3, #14
 8003102:	18fb      	adds	r3, r7, r3
 8003104:	2200      	movs	r2, #0
 8003106:	5e9b      	ldrsh	r3, [r3, r2]
 8003108:	2b0b      	cmp	r3, #11
 800310a:	ddb8      	ble.n	800307e <led_bar_scan_mode_left+0x56>
                			display_state_levels[ index ][ EV_LED_GREEN ],
							display_state_levels[ index ][ EV_LED_BLUE ]);
                }
                update_led_bar();
 800310c:	f000 f8de 	bl	80032cc <update_led_bar>
                hs.led_bar_last_update = current_time;
 8003110:	4b0c      	ldr	r3, [pc, #48]	; (8003144 <led_bar_scan_mode_left+0x11c>)
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	60da      	str	r2, [r3, #12]
                hs.led_bar_display_state += 1;
 8003116:	4b0b      	ldr	r3, [pc, #44]	; (8003144 <led_bar_scan_mode_left+0x11c>)
 8003118:	881b      	ldrh	r3, [r3, #0]
 800311a:	3301      	adds	r3, #1
 800311c:	b29a      	uxth	r2, r3
 800311e:	4b09      	ldr	r3, [pc, #36]	; (8003144 <led_bar_scan_mode_left+0x11c>)
 8003120:	801a      	strh	r2, [r3, #0]
                /*
                 * Check if we have done a full lap
                 */
                if( hs.led_bar_display_state >= LED_BAR_NO_LEDS ) {
 8003122:	4b08      	ldr	r3, [pc, #32]	; (8003144 <led_bar_scan_mode_left+0x11c>)
 8003124:	881b      	ldrh	r3, [r3, #0]
 8003126:	2b0b      	cmp	r3, #11
 8003128:	d907      	bls.n	800313a <led_bar_scan_mode_left+0x112>
                	hs.led_bar_display_state = 0;	// Do it again
 800312a:	4b06      	ldr	r3, [pc, #24]	; (8003144 <led_bar_scan_mode_left+0x11c>)
 800312c:	2200      	movs	r2, #0
 800312e:	801a      	strh	r2, [r3, #0]
                }
            }
            break;
 8003130:	e003      	b.n	800313a <led_bar_scan_mode_left+0x112>
        default :
        	hs.led_bar_state = LED_BAR_INIT;
 8003132:	4b04      	ldr	r3, [pc, #16]	; (8003144 <led_bar_scan_mode_left+0x11c>)
 8003134:	2200      	movs	r2, #0
 8003136:	721a      	strb	r2, [r3, #8]
            break;
 8003138:	e000      	b.n	800313c <led_bar_scan_mode_left+0x114>
            break;
 800313a:	46c0      	nop			; (mov r8, r8)
    }
}
 800313c:	46c0      	nop			; (mov r8, r8)
 800313e:	46bd      	mov	sp, r7
 8003140:	b005      	add	sp, #20
 8003142:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003144:	20000628 	.word	0x20000628
 8003148:	20000e34 	.word	0x20000e34

0800314c <led_bar_off>:
  * @brief led_bar_off
  * @param  None
  * @retval : None
  */
void led_bar_off(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0
    memset( &led_display, 0x00, sizeof( led_display ) );
 8003150:	4b05      	ldr	r3, [pc, #20]	; (8003168 <led_bar_off+0x1c>)
 8003152:	2248      	movs	r2, #72	; 0x48
 8003154:	2100      	movs	r1, #0
 8003156:	0018      	movs	r0, r3
 8003158:	f004 fd16 	bl	8007b88 <memset>
    update_led_bar();
 800315c:	f000 f8b6 	bl	80032cc <update_led_bar>
}/*
 8003160:	46c0      	nop			; (mov r8, r8)
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	46c0      	nop			; (mov r8, r8)
 8003168:	20000dec 	.word	0x20000dec

0800316c <generate_led_pwm>:
  * @brief Generate the PWM levels based on lux level
  * @param  None
  * @retval : None
  */
void generate_led_pwm(void)
{
 800316c:	b590      	push	{r4, r7, lr}
 800316e:	b085      	sub	sp, #20
 8003170:	af00      	add	r7, sp, #0
    uint8_t led_level, mask;
    int16_t i, j, index;
    float lux_scale;

    if( hs.valid_lux_level == true ) {
 8003172:	4b4f      	ldr	r3, [pc, #316]	; (80032b0 <generate_led_pwm+0x144>)
 8003174:	4a4f      	ldr	r2, [pc, #316]	; (80032b4 <generate_led_pwm+0x148>)
 8003176:	5c9b      	ldrb	r3, [r3, r2]
 8003178:	2201      	movs	r2, #1
 800317a:	4013      	ands	r3, r2
 800317c:	b2db      	uxtb	r3, r3
 800317e:	2b00      	cmp	r3, #0
 8003180:	d003      	beq.n	800318a <generate_led_pwm+0x1e>
        lux_scale = 0.5;        // determine correct levels later - use a calculation
 8003182:	23fc      	movs	r3, #252	; 0xfc
 8003184:	059b      	lsls	r3, r3, #22
 8003186:	607b      	str	r3, [r7, #4]
 8003188:	e002      	b.n	8003190 <generate_led_pwm+0x24>
    } else
        lux_scale = 0.5;
 800318a:	23fc      	movs	r3, #252	; 0xfc
 800318c:	059b      	lsls	r3, r3, #22
 800318e:	607b      	str	r3, [r7, #4]
    /*
     * Output PWM Bits are sent for the last LED first and each of the 24 bits are sent in order of G R B bit order 7-0
     *
     * The Array contains additional byte to generate reload of data
     */
    memset( (void *) &ld.pwm_output, 0x00, sizeof( ld.pwm_output ) );
 8003190:	23a4      	movs	r3, #164	; 0xa4
 8003192:	00da      	lsls	r2, r3, #3
 8003194:	4b48      	ldr	r3, [pc, #288]	; (80032b8 <generate_led_pwm+0x14c>)
 8003196:	2100      	movs	r1, #0
 8003198:	0018      	movs	r0, r3
 800319a:	f004 fcf5 	bl	8007b88 <memset>
    index = WS2812B_RESET_TIME;   // Start after some preamble
 800319e:	2308      	movs	r3, #8
 80031a0:	18fb      	adds	r3, r7, r3
 80031a2:	2214      	movs	r2, #20
 80031a4:	801a      	strh	r2, [r3, #0]
    for( i = 0; i < LED_BAR_NO_LEDS;  i++ ) {
 80031a6:	230c      	movs	r3, #12
 80031a8:	18fb      	adds	r3, r7, r3
 80031aa:	2200      	movs	r2, #0
 80031ac:	801a      	strh	r2, [r3, #0]
 80031ae:	e074      	b.n	800329a <generate_led_pwm+0x12e>
        for( j = 0; j < LEDS_NO_LEDS; j++ ) {
 80031b0:	230a      	movs	r3, #10
 80031b2:	18fb      	adds	r3, r7, r3
 80031b4:	2200      	movs	r2, #0
 80031b6:	801a      	strh	r2, [r3, #0]
 80031b8:	e060      	b.n	800327c <generate_led_pwm+0x110>
            led_level = (uint8_t) ( lux_scale * (float) led_display[ i ][ j ] );
 80031ba:	230c      	movs	r3, #12
 80031bc:	18fb      	adds	r3, r7, r3
 80031be:	2200      	movs	r2, #0
 80031c0:	5e9a      	ldrsh	r2, [r3, r2]
 80031c2:	230a      	movs	r3, #10
 80031c4:	18fb      	adds	r3, r7, r3
 80031c6:	2000      	movs	r0, #0
 80031c8:	5e18      	ldrsh	r0, [r3, r0]
 80031ca:	493c      	ldr	r1, [pc, #240]	; (80032bc <generate_led_pwm+0x150>)
 80031cc:	0013      	movs	r3, r2
 80031ce:	005b      	lsls	r3, r3, #1
 80031d0:	189b      	adds	r3, r3, r2
 80031d2:	181b      	adds	r3, r3, r0
 80031d4:	005b      	lsls	r3, r3, #1
 80031d6:	5a5b      	ldrh	r3, [r3, r1]
 80031d8:	0018      	movs	r0, r3
 80031da:	f7fd fe75 	bl	8000ec8 <__aeabi_ui2f>
 80031de:	1c03      	adds	r3, r0, #0
 80031e0:	6879      	ldr	r1, [r7, #4]
 80031e2:	1c18      	adds	r0, r3, #0
 80031e4:	f7fd fb5a 	bl	800089c <__aeabi_fmul>
 80031e8:	1c03      	adds	r3, r0, #0
 80031ea:	1cfc      	adds	r4, r7, #3
 80031ec:	1c18      	adds	r0, r3, #0
 80031ee:	f7fd f997 	bl	8000520 <__aeabi_f2uiz>
 80031f2:	0003      	movs	r3, r0
 80031f4:	7023      	strb	r3, [r4, #0]
            for( mask = 0x80; mask != 0 ; mask >>= 1 ) {
 80031f6:	230f      	movs	r3, #15
 80031f8:	18fb      	adds	r3, r7, r3
 80031fa:	2280      	movs	r2, #128	; 0x80
 80031fc:	701a      	strb	r2, [r3, #0]
 80031fe:	e02f      	b.n	8003260 <generate_led_pwm+0xf4>
                if( ( led_level & mask ) == 0x00 ) {
 8003200:	1cfb      	adds	r3, r7, #3
 8003202:	220f      	movs	r2, #15
 8003204:	18ba      	adds	r2, r7, r2
 8003206:	781b      	ldrb	r3, [r3, #0]
 8003208:	7812      	ldrb	r2, [r2, #0]
 800320a:	4013      	ands	r3, r2
 800320c:	b2db      	uxtb	r3, r3
 800320e:	2b00      	cmp	r3, #0
 8003210:	d110      	bne.n	8003234 <generate_led_pwm+0xc8>
                    ld.pwm_output[ index++ ] = NZR_0;
 8003212:	2008      	movs	r0, #8
 8003214:	183b      	adds	r3, r7, r0
 8003216:	2200      	movs	r2, #0
 8003218:	5e9a      	ldrsh	r2, [r3, r2]
 800321a:	b293      	uxth	r3, r2
 800321c:	3301      	adds	r3, #1
 800321e:	b299      	uxth	r1, r3
 8003220:	183b      	adds	r3, r7, r0
 8003222:	8019      	strh	r1, [r3, #0]
 8003224:	0013      	movs	r3, r2
 8003226:	4a26      	ldr	r2, [pc, #152]	; (80032c0 <generate_led_pwm+0x154>)
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	18d3      	adds	r3, r2, r3
 800322c:	3304      	adds	r3, #4
 800322e:	4a25      	ldr	r2, [pc, #148]	; (80032c4 <generate_led_pwm+0x158>)
 8003230:	601a      	str	r2, [r3, #0]
 8003232:	e00f      	b.n	8003254 <generate_led_pwm+0xe8>
                } else {
                    ld.pwm_output[ index++ ] = NZR_1;
 8003234:	2008      	movs	r0, #8
 8003236:	183b      	adds	r3, r7, r0
 8003238:	2200      	movs	r2, #0
 800323a:	5e9a      	ldrsh	r2, [r3, r2]
 800323c:	b293      	uxth	r3, r2
 800323e:	3301      	adds	r3, #1
 8003240:	b299      	uxth	r1, r3
 8003242:	183b      	adds	r3, r7, r0
 8003244:	8019      	strh	r1, [r3, #0]
 8003246:	0013      	movs	r3, r2
 8003248:	4a1d      	ldr	r2, [pc, #116]	; (80032c0 <generate_led_pwm+0x154>)
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	18d3      	adds	r3, r2, r3
 800324e:	3304      	adds	r3, #4
 8003250:	4a1d      	ldr	r2, [pc, #116]	; (80032c8 <generate_led_pwm+0x15c>)
 8003252:	601a      	str	r2, [r3, #0]
            for( mask = 0x80; mask != 0 ; mask >>= 1 ) {
 8003254:	220f      	movs	r2, #15
 8003256:	18bb      	adds	r3, r7, r2
 8003258:	18ba      	adds	r2, r7, r2
 800325a:	7812      	ldrb	r2, [r2, #0]
 800325c:	0852      	lsrs	r2, r2, #1
 800325e:	701a      	strb	r2, [r3, #0]
 8003260:	230f      	movs	r3, #15
 8003262:	18fb      	adds	r3, r7, r3
 8003264:	781b      	ldrb	r3, [r3, #0]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d1ca      	bne.n	8003200 <generate_led_pwm+0x94>
        for( j = 0; j < LEDS_NO_LEDS; j++ ) {
 800326a:	210a      	movs	r1, #10
 800326c:	187b      	adds	r3, r7, r1
 800326e:	2200      	movs	r2, #0
 8003270:	5e9b      	ldrsh	r3, [r3, r2]
 8003272:	b29b      	uxth	r3, r3
 8003274:	3301      	adds	r3, #1
 8003276:	b29a      	uxth	r2, r3
 8003278:	187b      	adds	r3, r7, r1
 800327a:	801a      	strh	r2, [r3, #0]
 800327c:	230a      	movs	r3, #10
 800327e:	18fb      	adds	r3, r7, r3
 8003280:	2200      	movs	r2, #0
 8003282:	5e9b      	ldrsh	r3, [r3, r2]
 8003284:	2b02      	cmp	r3, #2
 8003286:	dd98      	ble.n	80031ba <generate_led_pwm+0x4e>
    for( i = 0; i < LED_BAR_NO_LEDS;  i++ ) {
 8003288:	210c      	movs	r1, #12
 800328a:	187b      	adds	r3, r7, r1
 800328c:	2200      	movs	r2, #0
 800328e:	5e9b      	ldrsh	r3, [r3, r2]
 8003290:	b29b      	uxth	r3, r3
 8003292:	3301      	adds	r3, #1
 8003294:	b29a      	uxth	r2, r3
 8003296:	187b      	adds	r3, r7, r1
 8003298:	801a      	strh	r2, [r3, #0]
 800329a:	230c      	movs	r3, #12
 800329c:	18fb      	adds	r3, r7, r3
 800329e:	2200      	movs	r2, #0
 80032a0:	5e9b      	ldrsh	r3, [r3, r2]
 80032a2:	2b0b      	cmp	r3, #11
 80032a4:	dd84      	ble.n	80031b0 <generate_led_pwm+0x44>
                }
            }
        }
    }
}
 80032a6:	46c0      	nop			; (mov r8, r8)
 80032a8:	46bd      	mov	sp, r7
 80032aa:	b005      	add	sp, #20
 80032ac:	bd90      	pop	{r4, r7, pc}
 80032ae:	46c0      	nop			; (mov r8, r8)
 80032b0:	20000628 	.word	0x20000628
 80032b4:	00000509 	.word	0x00000509
 80032b8:	20000094 	.word	0x20000094
 80032bc:	20000dec 	.word	0x20000dec
 80032c0:	20000090 	.word	0x20000090
 80032c4:	ffc00000 	.word	0xffc00000
 80032c8:	fffff000 	.word	0xfffff000

080032cc <update_led_bar>:
  * @brief update_led_bar
  * @param  None
  * @retval : None
  */
void update_led_bar(void)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	af00      	add	r7, sp, #0
	/*
	 * Generate PWM Waveform
	 */
	generate_led_pwm();
 80032d0:	f7ff ff4c 	bl	800316c <generate_led_pwm>
	/*
	 * Take the data that has been prepared using generate pwm and output over SPI 2
	 */
	LED_display_update_completed = false;
 80032d4:	4b0a      	ldr	r3, [pc, #40]	; (8003300 <update_led_bar+0x34>)
 80032d6:	2200      	movs	r2, #0
 80032d8:	701a      	strb	r2, [r3, #0]
	/*
	 * Initiate Transfer
	 */
	HAL_SPI_Transmit_DMA( &hspi2, (uint8_t *) ld.pwm_output, sizeof( ld.pwm_output ) );
 80032da:	23a4      	movs	r3, #164	; 0xa4
 80032dc:	00da      	lsls	r2, r3, #3
 80032de:	4909      	ldr	r1, [pc, #36]	; (8003304 <update_led_bar+0x38>)
 80032e0:	4b09      	ldr	r3, [pc, #36]	; (8003308 <update_led_bar+0x3c>)
 80032e2:	0018      	movs	r0, r3
 80032e4:	f002 fd40 	bl	8005d68 <HAL_SPI_Transmit_DMA>
	/*
	 * Wait for it to complete - Later make this checked in main loop for LED management to speed operations up
	 */
	while( LED_display_update_completed == false )
 80032e8:	46c0      	nop			; (mov r8, r8)
 80032ea:	4b05      	ldr	r3, [pc, #20]	; (8003300 <update_led_bar+0x34>)
 80032ec:	781b      	ldrb	r3, [r3, #0]
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	2201      	movs	r2, #1
 80032f2:	4053      	eors	r3, r2
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d1f7      	bne.n	80032ea <update_led_bar+0x1e>
		;
}
 80032fa:	46c0      	nop			; (mov r8, r8)
 80032fc:	46bd      	mov	sp, r7
 80032fe:	bd80      	pop	{r7, pc}
 8003300:	20000de8 	.word	0x20000de8
 8003304:	20000094 	.word	0x20000094
 8003308:	200005c4 	.word	0x200005c4

0800330c <system_init>:
  * @brief	Initialize all elements of the system
  * @param  None
  * @retval : None
  */
void system_init(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	af00      	add	r7, sp, #0
	/*
	 * Initialize each of the sub systems
	 */
	led_init();
 8003310:	f7ff fc1e 	bl	8002b50 <led_init>
	init_led_bar();
 8003314:	f7ff fcae 	bl	8002c74 <init_led_bar>
}
 8003318:	46c0      	nop			; (mov r8, r8)
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}

0800331e <imx_is_later>:
 * NOTE: Assume that the two times are no more than a quarter of the possible range of values apart.
 *
 * written by Eric Thelin 29 June 2016
 */
bool imx_is_later( uint32_t time1, uint32_t time2 )
{
 800331e:	b580      	push	{r7, lr}
 8003320:	b086      	sub	sp, #24
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]
 8003326:	6039      	str	r1, [r7, #0]
	const uint32_t range_top_quarter = 0xC0000000;
 8003328:	23c0      	movs	r3, #192	; 0xc0
 800332a:	061b      	lsls	r3, r3, #24
 800332c:	617b      	str	r3, [r7, #20]
	const uint32_t range_mid_point =   0x80000000;
 800332e:	2380      	movs	r3, #128	; 0x80
 8003330:	061b      	lsls	r3, r3, #24
 8003332:	613b      	str	r3, [r7, #16]
	const uint32_t range_low_quarter = 0x40000000;
 8003334:	2380      	movs	r3, #128	; 0x80
 8003336:	05db      	lsls	r3, r3, #23
 8003338:	60fb      	str	r3, [r7, #12]

	if ( time1 >= range_mid_point ) {
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	429a      	cmp	r2, r3
 8003340:	d30c      	bcc.n	800335c <imx_is_later+0x3e>
		if ( time2 >= range_low_quarter ) {
 8003342:	683a      	ldr	r2, [r7, #0]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	429a      	cmp	r2, r3
 8003348:	d306      	bcc.n	8003358 <imx_is_later+0x3a>
			return ( time1 > time2 );
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	683a      	ldr	r2, [r7, #0]
 800334e:	429a      	cmp	r2, r3
 8003350:	419b      	sbcs	r3, r3
 8003352:	425b      	negs	r3, r3
 8003354:	b2db      	uxtb	r3, r3
 8003356:	e00d      	b.n	8003374 <imx_is_later+0x56>
		}
		else {// Assume that time2 has rolled over and is really the bigger number
			return false;
 8003358:	2300      	movs	r3, #0
 800335a:	e00b      	b.n	8003374 <imx_is_later+0x56>
		}
	}
	else {// time1 is in the low half of the range

		if ( time2 <= range_top_quarter ) {
 800335c:	683a      	ldr	r2, [r7, #0]
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	429a      	cmp	r2, r3
 8003362:	d806      	bhi.n	8003372 <imx_is_later+0x54>
			return ( time1 > time2 );
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	683a      	ldr	r2, [r7, #0]
 8003368:	429a      	cmp	r2, r3
 800336a:	419b      	sbcs	r3, r3
 800336c:	425b      	negs	r3, r3
 800336e:	b2db      	uxtb	r3, r3
 8003370:	e000      	b.n	8003374 <imx_is_later+0x56>
		}
		else {// Assume time1 has rolled over and is really the bigger number
			return true;
 8003372:	2301      	movs	r3, #1
		}
	}
}
 8003374:	0018      	movs	r0, r3
 8003376:	46bd      	mov	sp, r7
 8003378:	b006      	add	sp, #24
 800337a:	bd80      	pop	{r7, pc}

0800337c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800337c:	480d      	ldr	r0, [pc, #52]	; (80033b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800337e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003380:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003382:	e003      	b.n	800338c <LoopCopyDataInit>

08003384 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003384:	4b0c      	ldr	r3, [pc, #48]	; (80033b8 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8003386:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003388:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800338a:	3104      	adds	r1, #4

0800338c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800338c:	480b      	ldr	r0, [pc, #44]	; (80033bc <LoopForever+0xa>)
  ldr r3, =_edata
 800338e:	4b0c      	ldr	r3, [pc, #48]	; (80033c0 <LoopForever+0xe>)
  adds r2, r0, r1
 8003390:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003392:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003394:	d3f6      	bcc.n	8003384 <CopyDataInit>
  ldr r2, =_sbss
 8003396:	4a0b      	ldr	r2, [pc, #44]	; (80033c4 <LoopForever+0x12>)
  b LoopFillZerobss
 8003398:	e002      	b.n	80033a0 <LoopFillZerobss>

0800339a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800339a:	2300      	movs	r3, #0
  str  r3, [r2]
 800339c:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800339e:	3204      	adds	r2, #4

080033a0 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80033a0:	4b09      	ldr	r3, [pc, #36]	; (80033c8 <LoopForever+0x16>)
  cmp r2, r3
 80033a2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80033a4:	d3f9      	bcc.n	800339a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80033a6:	f7ff fbc7 	bl	8002b38 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80033aa:	f004 fbc9 	bl	8007b40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80033ae:	f7fe fd3f 	bl	8001e30 <main>

080033b2 <LoopForever>:

LoopForever:
    b LoopForever
 80033b2:	e7fe      	b.n	80033b2 <LoopForever>
  ldr   r0, =_estack
 80033b4:	20002000 	.word	0x20002000
  ldr r3, =_sidata
 80033b8:	08008788 	.word	0x08008788
  ldr r0, =_sdata
 80033bc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80033c0:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 80033c4:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 80033c8:	20000e84 	.word	0x20000e84

080033cc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80033cc:	e7fe      	b.n	80033cc <ADC1_IRQHandler>
	...

080033d0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b082      	sub	sp, #8
 80033d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80033d6:	1dfb      	adds	r3, r7, #7
 80033d8:	2200      	movs	r2, #0
 80033da:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033dc:	4b0b      	ldr	r3, [pc, #44]	; (800340c <HAL_Init+0x3c>)
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	4b0a      	ldr	r3, [pc, #40]	; (800340c <HAL_Init+0x3c>)
 80033e2:	2180      	movs	r1, #128	; 0x80
 80033e4:	0049      	lsls	r1, r1, #1
 80033e6:	430a      	orrs	r2, r1
 80033e8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80033ea:	2000      	movs	r0, #0
 80033ec:	f000 f810 	bl	8003410 <HAL_InitTick>
 80033f0:	1e03      	subs	r3, r0, #0
 80033f2:	d003      	beq.n	80033fc <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80033f4:	1dfb      	adds	r3, r7, #7
 80033f6:	2201      	movs	r2, #1
 80033f8:	701a      	strb	r2, [r3, #0]
 80033fa:	e001      	b.n	8003400 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80033fc:	f7ff f8ce 	bl	800259c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003400:	1dfb      	adds	r3, r7, #7
 8003402:	781b      	ldrb	r3, [r3, #0]
}
 8003404:	0018      	movs	r0, r3
 8003406:	46bd      	mov	sp, r7
 8003408:	b002      	add	sp, #8
 800340a:	bd80      	pop	{r7, pc}
 800340c:	40022000 	.word	0x40022000

08003410 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003410:	b590      	push	{r4, r7, lr}
 8003412:	b085      	sub	sp, #20
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003418:	230f      	movs	r3, #15
 800341a:	18fb      	adds	r3, r7, r3
 800341c:	2200      	movs	r2, #0
 800341e:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
 8003420:	4b1d      	ldr	r3, [pc, #116]	; (8003498 <HAL_InitTick+0x88>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d02b      	beq.n	8003480 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /uwTickFreq)) == 0U)
 8003428:	4b1c      	ldr	r3, [pc, #112]	; (800349c <HAL_InitTick+0x8c>)
 800342a:	681c      	ldr	r4, [r3, #0]
 800342c:	4b1a      	ldr	r3, [pc, #104]	; (8003498 <HAL_InitTick+0x88>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	0019      	movs	r1, r3
 8003432:	23fa      	movs	r3, #250	; 0xfa
 8003434:	0098      	lsls	r0, r3, #2
 8003436:	f7fc fe65 	bl	8000104 <__udivsi3>
 800343a:	0003      	movs	r3, r0
 800343c:	0019      	movs	r1, r3
 800343e:	0020      	movs	r0, r4
 8003440:	f7fc fe60 	bl	8000104 <__udivsi3>
 8003444:	0003      	movs	r3, r0
 8003446:	0018      	movs	r0, r3
 8003448:	f000 fda9 	bl	8003f9e <HAL_SYSTICK_Config>
 800344c:	1e03      	subs	r3, r0, #0
 800344e:	d112      	bne.n	8003476 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2b03      	cmp	r3, #3
 8003454:	d80a      	bhi.n	800346c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003456:	6879      	ldr	r1, [r7, #4]
 8003458:	2301      	movs	r3, #1
 800345a:	425b      	negs	r3, r3
 800345c:	2200      	movs	r2, #0
 800345e:	0018      	movs	r0, r3
 8003460:	f000 fd78 	bl	8003f54 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003464:	4b0e      	ldr	r3, [pc, #56]	; (80034a0 <HAL_InitTick+0x90>)
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	601a      	str	r2, [r3, #0]
 800346a:	e00d      	b.n	8003488 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800346c:	230f      	movs	r3, #15
 800346e:	18fb      	adds	r3, r7, r3
 8003470:	2201      	movs	r2, #1
 8003472:	701a      	strb	r2, [r3, #0]
 8003474:	e008      	b.n	8003488 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003476:	230f      	movs	r3, #15
 8003478:	18fb      	adds	r3, r7, r3
 800347a:	2201      	movs	r2, #1
 800347c:	701a      	strb	r2, [r3, #0]
 800347e:	e003      	b.n	8003488 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003480:	230f      	movs	r3, #15
 8003482:	18fb      	adds	r3, r7, r3
 8003484:	2201      	movs	r2, #1
 8003486:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003488:	230f      	movs	r3, #15
 800348a:	18fb      	adds	r3, r7, r3
 800348c:	781b      	ldrb	r3, [r3, #0]
}
 800348e:	0018      	movs	r0, r3
 8003490:	46bd      	mov	sp, r7
 8003492:	b005      	add	sp, #20
 8003494:	bd90      	pop	{r4, r7, pc}
 8003496:	46c0      	nop			; (mov r8, r8)
 8003498:	20000008 	.word	0x20000008
 800349c:	20000000 	.word	0x20000000
 80034a0:	20000004 	.word	0x20000004

080034a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80034a8:	4b04      	ldr	r3, [pc, #16]	; (80034bc <HAL_IncTick+0x18>)
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	4b04      	ldr	r3, [pc, #16]	; (80034c0 <HAL_IncTick+0x1c>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	18d2      	adds	r2, r2, r3
 80034b2:	4b02      	ldr	r3, [pc, #8]	; (80034bc <HAL_IncTick+0x18>)
 80034b4:	601a      	str	r2, [r3, #0]
}
 80034b6:	46c0      	nop			; (mov r8, r8)
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	20000e7c 	.word	0x20000e7c
 80034c0:	20000008 	.word	0x20000008

080034c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	af00      	add	r7, sp, #0
  return uwTick;
 80034c8:	4b02      	ldr	r3, [pc, #8]	; (80034d4 <HAL_GetTick+0x10>)
 80034ca:	681b      	ldr	r3, [r3, #0]
}
 80034cc:	0018      	movs	r0, r3
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}
 80034d2:	46c0      	nop			; (mov r8, r8)
 80034d4:	20000e7c 	.word	0x20000e7c

080034d8 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b082      	sub	sp, #8
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a05      	ldr	r2, [pc, #20]	; (80034fc <LL_ADC_SetCommonPathInternalCh+0x24>)
 80034e8:	401a      	ands	r2, r3
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	431a      	orrs	r2, r3
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	601a      	str	r2, [r3, #0]
}
 80034f2:	46c0      	nop			; (mov r8, r8)
 80034f4:	46bd      	mov	sp, r7
 80034f6:	b002      	add	sp, #8
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	46c0      	nop			; (mov r8, r8)
 80034fc:	fe3fffff 	.word	0xfe3fffff

08003500 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	23e0      	movs	r3, #224	; 0xe0
 800350e:	045b      	lsls	r3, r3, #17
 8003510:	4013      	ands	r3, r2
}
 8003512:	0018      	movs	r0, r3
 8003514:	46bd      	mov	sp, r7
 8003516:	b002      	add	sp, #8
 8003518:	bd80      	pop	{r7, pc}

0800351a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY, uint32_t SamplingTime)
{
 800351a:	b580      	push	{r7, lr}
 800351c:	b084      	sub	sp, #16
 800351e:	af00      	add	r7, sp, #0
 8003520:	60f8      	str	r0, [r7, #12]
 8003522:	60b9      	str	r1, [r7, #8]
 8003524:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	68ba      	ldr	r2, [r7, #8]
 800352c:	2104      	movs	r1, #4
 800352e:	400a      	ands	r2, r1
 8003530:	2107      	movs	r1, #7
 8003532:	4091      	lsls	r1, r2
 8003534:	000a      	movs	r2, r1
 8003536:	43d2      	mvns	r2, r2
 8003538:	401a      	ands	r2, r3
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	2104      	movs	r1, #4
 800353e:	400b      	ands	r3, r1
 8003540:	6879      	ldr	r1, [r7, #4]
 8003542:	4099      	lsls	r1, r3
 8003544:	000b      	movs	r3, r1
 8003546:	431a      	orrs	r2, r3
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 800354c:	46c0      	nop			; (mov r8, r8)
 800354e:	46bd      	mov	sp, r7
 8003550:	b004      	add	sp, #16
 8003552:	bd80      	pop	{r7, pc}

08003554 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b084      	sub	sp, #16
 8003558:	af00      	add	r7, sp, #0
 800355a:	60f8      	str	r0, [r7, #12]
 800355c:	60b9      	str	r1, [r7, #8]
 800355e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003564:	68ba      	ldr	r2, [r7, #8]
 8003566:	211f      	movs	r1, #31
 8003568:	400a      	ands	r2, r1
 800356a:	210f      	movs	r1, #15
 800356c:	4091      	lsls	r1, r2
 800356e:	000a      	movs	r2, r1
 8003570:	43d2      	mvns	r2, r2
 8003572:	401a      	ands	r2, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	0e9b      	lsrs	r3, r3, #26
 8003578:	210f      	movs	r1, #15
 800357a:	4019      	ands	r1, r3
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	201f      	movs	r0, #31
 8003580:	4003      	ands	r3, r0
 8003582:	4099      	lsls	r1, r3
 8003584:	000b      	movs	r3, r1
 8003586:	431a      	orrs	r2, r3
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800358c:	46c0      	nop			; (mov r8, r8)
 800358e:	46bd      	mov	sp, r7
 8003590:	b004      	add	sp, #16
 8003592:	bd80      	pop	{r7, pc}

08003594 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b082      	sub	sp, #8
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	035b      	lsls	r3, r3, #13
 80035a6:	0b5b      	lsrs	r3, r3, #13
 80035a8:	431a      	orrs	r2, r3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	629a      	str	r2, [r3, #40]	; 0x28
}
 80035ae:	46c0      	nop			; (mov r8, r8)
 80035b0:	46bd      	mov	sp, r7
 80035b2:	b002      	add	sp, #8
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80035b6:	b580      	push	{r7, lr}
 80035b8:	b082      	sub	sp, #8
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
 80035be:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c4:	683a      	ldr	r2, [r7, #0]
 80035c6:	0352      	lsls	r2, r2, #13
 80035c8:	0b52      	lsrs	r2, r2, #13
 80035ca:	43d2      	mvns	r2, r2
 80035cc:	401a      	ands	r2, r3
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80035d2:	46c0      	nop			; (mov r8, r8)
 80035d4:	46bd      	mov	sp, r7
 80035d6:	b002      	add	sp, #8
 80035d8:	bd80      	pop	{r7, pc}
	...

080035dc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	695b      	ldr	r3, [r3, #20]
 80035ec:	68ba      	ldr	r2, [r7, #8]
 80035ee:	0212      	lsls	r2, r2, #8
 80035f0:	43d2      	mvns	r2, r2
 80035f2:	401a      	ands	r2, r3
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	021b      	lsls	r3, r3, #8
 80035f8:	6879      	ldr	r1, [r7, #4]
 80035fa:	400b      	ands	r3, r1
 80035fc:	4904      	ldr	r1, [pc, #16]	; (8003610 <LL_ADC_SetChannelSamplingTime+0x34>)
 80035fe:	400b      	ands	r3, r1
 8003600:	431a      	orrs	r2, r3
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8003606:	46c0      	nop			; (mov r8, r8)
 8003608:	46bd      	mov	sp, r7
 800360a:	b004      	add	sp, #16
 800360c:	bd80      	pop	{r7, pc}
 800360e:	46c0      	nop			; (mov r8, r8)
 8003610:	07ffff00 	.word	0x07ffff00

08003614 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	4a05      	ldr	r2, [pc, #20]	; (8003638 <LL_ADC_EnableInternalRegulator+0x24>)
 8003622:	4013      	ands	r3, r2
 8003624:	2280      	movs	r2, #128	; 0x80
 8003626:	0552      	lsls	r2, r2, #21
 8003628:	431a      	orrs	r2, r3
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800362e:	46c0      	nop			; (mov r8, r8)
 8003630:	46bd      	mov	sp, r7
 8003632:	b002      	add	sp, #8
 8003634:	bd80      	pop	{r7, pc}
 8003636:	46c0      	nop			; (mov r8, r8)
 8003638:	6fffffe8 	.word	0x6fffffe8

0800363c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	689a      	ldr	r2, [r3, #8]
 8003648:	2380      	movs	r3, #128	; 0x80
 800364a:	055b      	lsls	r3, r3, #21
 800364c:	401a      	ands	r2, r3
 800364e:	2380      	movs	r3, #128	; 0x80
 8003650:	055b      	lsls	r3, r3, #21
 8003652:	429a      	cmp	r2, r3
 8003654:	d101      	bne.n	800365a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8003656:	2301      	movs	r3, #1
 8003658:	e000      	b.n	800365c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800365a:	2300      	movs	r3, #0
}
 800365c:	0018      	movs	r0, r3
 800365e:	46bd      	mov	sp, r7
 8003660:	b002      	add	sp, #8
 8003662:	bd80      	pop	{r7, pc}

08003664 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b082      	sub	sp, #8
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	2201      	movs	r2, #1
 8003672:	4013      	ands	r3, r2
 8003674:	2b01      	cmp	r3, #1
 8003676:	d101      	bne.n	800367c <LL_ADC_IsEnabled+0x18>
 8003678:	2301      	movs	r3, #1
 800367a:	e000      	b.n	800367e <LL_ADC_IsEnabled+0x1a>
 800367c:	2300      	movs	r3, #0
}
 800367e:	0018      	movs	r0, r3
 8003680:	46bd      	mov	sp, r7
 8003682:	b002      	add	sp, #8
 8003684:	bd80      	pop	{r7, pc}

08003686 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003686:	b580      	push	{r7, lr}
 8003688:	b082      	sub	sp, #8
 800368a:	af00      	add	r7, sp, #0
 800368c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	2204      	movs	r2, #4
 8003694:	4013      	ands	r3, r2
 8003696:	2b04      	cmp	r3, #4
 8003698:	d101      	bne.n	800369e <LL_ADC_REG_IsConversionOngoing+0x18>
 800369a:	2301      	movs	r3, #1
 800369c:	e000      	b.n	80036a0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800369e:	2300      	movs	r3, #0
}
 80036a0:	0018      	movs	r0, r3
 80036a2:	46bd      	mov	sp, r7
 80036a4:	b002      	add	sp, #8
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b088      	sub	sp, #32
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036b0:	231f      	movs	r3, #31
 80036b2:	18fb      	adds	r3, r7, r3
 80036b4:	2200      	movs	r2, #0
 80036b6:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 80036b8:	2300      	movs	r3, #0
 80036ba:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 80036bc:	2300      	movs	r3, #0
 80036be:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80036c0:	2300      	movs	r3, #0
 80036c2:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d101      	bne.n	80036ce <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e1aa      	b.n	8003a24 <HAL_ADC_Init+0x37c>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if(hadc->State == HAL_ADC_STATE_RESET)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d10a      	bne.n	80036ec <HAL_ADC_Init+0x44>
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	0018      	movs	r0, r3
 80036da:	f7fe ff83 	bl	80025e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2200      	movs	r2, #0
 80036e2:	65da      	str	r2, [r3, #92]	; 0x5c
    
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2254      	movs	r2, #84	; 0x54
 80036e8:	2100      	movs	r1, #0
 80036ea:	5499      	strb	r1, [r3, r2]
  }
  
  if(LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	0018      	movs	r0, r3
 80036f2:	f7ff ffa3 	bl	800363c <LL_ADC_IsInternalRegulatorEnabled>
 80036f6:	1e03      	subs	r3, r0, #0
 80036f8:	d114      	bne.n	8003724 <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	0018      	movs	r0, r3
 8003700:	f7ff ff88 	bl	8003614 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003704:	4bc9      	ldr	r3, [pc, #804]	; (8003a2c <HAL_ADC_Init+0x384>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	49c9      	ldr	r1, [pc, #804]	; (8003a30 <HAL_ADC_Init+0x388>)
 800370a:	0018      	movs	r0, r3
 800370c:	f7fc fcfa 	bl	8000104 <__udivsi3>
 8003710:	0003      	movs	r3, r0
 8003712:	005b      	lsls	r3, r3, #1
 8003714:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0UL)
 8003716:	e002      	b.n	800371e <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	3b01      	subs	r3, #1
 800371c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0UL)
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d1f9      	bne.n	8003718 <HAL_ADC_Init+0x70>
  }
  
  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if(LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	0018      	movs	r0, r3
 800372a:	f7ff ff87 	bl	800363c <LL_ADC_IsInternalRegulatorEnabled>
 800372e:	1e03      	subs	r3, r0, #0
 8003730:	d10f      	bne.n	8003752 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003736:	2210      	movs	r2, #16
 8003738:	431a      	orrs	r2, r3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003742:	2201      	movs	r2, #1
 8003744:	431a      	orrs	r2, r3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	65da      	str	r2, [r3, #92]	; 0x5c
    
    tmp_hal_status = HAL_ERROR;
 800374a:	231f      	movs	r3, #31
 800374c:	18fb      	adds	r3, r7, r3
 800374e:	2201      	movs	r2, #1
 8003750:	701a      	strb	r2, [r3, #0]
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	0018      	movs	r0, r3
 8003758:	f7ff ff95 	bl	8003686 <LL_ADC_REG_IsConversionOngoing>
 800375c:	0003      	movs	r3, r0
 800375e:	60fb      	str	r3, [r7, #12]
  
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003764:	2210      	movs	r2, #16
 8003766:	4013      	ands	r3, r2
 8003768:	d000      	beq.n	800376c <HAL_ADC_Init+0xc4>
 800376a:	e14e      	b.n	8003a0a <HAL_ADC_Init+0x362>
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d000      	beq.n	8003774 <HAL_ADC_Init+0xcc>
 8003772:	e14a      	b.n	8003a0a <HAL_ADC_Init+0x362>
    )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003778:	4aae      	ldr	r2, [pc, #696]	; (8003a34 <HAL_ADC_Init+0x38c>)
 800377a:	4013      	ands	r3, r2
 800377c:	2202      	movs	r2, #2
 800377e:	431a      	orrs	r2, r3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Clock configuration                                                 */
    /*  - ADC resolution                                                      */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	0018      	movs	r0, r3
 800378a:	f7ff ff6b 	bl	8003664 <LL_ADC_IsEnabled>
 800378e:	1e03      	subs	r3, r0, #0
 8003790:	d137      	bne.n	8003802 <HAL_ADC_Init+0x15a>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
      
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	2218      	movs	r2, #24
 800379a:	4393      	bics	r3, r2
 800379c:	0019      	movs	r1, r3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	689a      	ldr	r2, [r3, #8]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	430a      	orrs	r2, r1
 80037a8:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler.                                                */
      MODIFY_REG(hadc->Instance->CFGR2                       ,
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	691b      	ldr	r3, [r3, #16]
 80037b0:	009b      	lsls	r3, r3, #2
 80037b2:	0899      	lsrs	r1, r3, #2
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	0f9b      	lsrs	r3, r3, #30
 80037ba:	079a      	lsls	r2, r3, #30
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	430a      	orrs	r2, r1
 80037c2:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_CKMODE                            ,
                 hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE );
      
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	685a      	ldr	r2, [r3, #4]
 80037c8:	23c0      	movs	r3, #192	; 0xc0
 80037ca:	061b      	lsls	r3, r3, #24
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d018      	beq.n	8003802 <HAL_ADC_Init+0x15a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80037d4:	2380      	movs	r3, #128	; 0x80
 80037d6:	05db      	lsls	r3, r3, #23
 80037d8:	429a      	cmp	r2, r3
 80037da:	d012      	beq.n	8003802 <HAL_ADC_Init+0x15a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80037e0:	2380      	movs	r3, #128	; 0x80
 80037e2:	061b      	lsls	r3, r3, #24
 80037e4:	429a      	cmp	r2, r3
 80037e6:	d00c      	beq.n	8003802 <HAL_ADC_Init+0x15a>
      {
        MODIFY_REG(ADC1_COMMON->CCR                         ,
 80037e8:	4b93      	ldr	r3, [pc, #588]	; (8003a38 <HAL_ADC_Init+0x390>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4a93      	ldr	r2, [pc, #588]	; (8003a3c <HAL_ADC_Init+0x394>)
 80037ee:	4013      	ands	r3, r2
 80037f0:	0019      	movs	r1, r3
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685a      	ldr	r2, [r3, #4]
 80037f6:	23f0      	movs	r3, #240	; 0xf0
 80037f8:	039b      	lsls	r3, r3, #14
 80037fa:	401a      	ands	r2, r3
 80037fc:	4b8e      	ldr	r3, [pc, #568]	; (8003a38 <HAL_ADC_Init+0x390>)
 80037fe:	430a      	orrs	r2, r1
 8003800:	601a      	str	r2, [r3, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	7e1b      	ldrb	r3, [r3, #24]
 8003806:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	7e5b      	ldrb	r3, [r3, #25]
 800380c:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800380e:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	7e9b      	ldrb	r3, [r3, #26]
 8003814:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8003816:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800381c:	2b00      	cmp	r3, #0
 800381e:	d002      	beq.n	8003826 <HAL_ADC_Init+0x17e>
 8003820:	2380      	movs	r3, #128	; 0x80
 8003822:	015b      	lsls	r3, r3, #5
 8003824:	e000      	b.n	8003828 <HAL_ADC_Init+0x180>
 8003826:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003828:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800382e:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                       |
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	691b      	ldr	r3, [r3, #16]
 8003834:	2b00      	cmp	r3, #0
 8003836:	da04      	bge.n	8003842 <HAL_ADC_Init+0x19a>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	691b      	ldr	r3, [r3, #16]
 800383c:	005b      	lsls	r3, r3, #1
 800383e:	085b      	lsrs	r3, r3, #1
 8003840:	e001      	b.n	8003846 <HAL_ADC_Init+0x19e>
 8003842:	2380      	movs	r3, #128	; 0x80
 8003844:	039b      	lsls	r3, r3, #14
                 hadc->Init.DataAlign                                             |
 8003846:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	212c      	movs	r1, #44	; 0x2c
 800384c:	5c5b      	ldrb	r3, [r3, r1]
 800384e:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                       |
 8003850:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003852:	69ba      	ldr	r2, [r7, #24]
 8003854:	4313      	orrs	r3, r2
 8003856:	61bb      	str	r3, [r7, #24]
    
    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2220      	movs	r2, #32
 800385c:	5c9b      	ldrb	r3, [r3, r2]
 800385e:	2b01      	cmp	r3, #1
 8003860:	d115      	bne.n	800388e <HAL_ADC_Init+0x1e6>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	7e9b      	ldrb	r3, [r3, #26]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d105      	bne.n	8003876 <HAL_ADC_Init+0x1ce>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800386a:	69bb      	ldr	r3, [r7, #24]
 800386c:	2280      	movs	r2, #128	; 0x80
 800386e:	0252      	lsls	r2, r2, #9
 8003870:	4313      	orrs	r3, r2
 8003872:	61bb      	str	r3, [r7, #24]
 8003874:	e00b      	b.n	800388e <HAL_ADC_Init+0x1e6>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800387a:	2220      	movs	r2, #32
 800387c:	431a      	orrs	r2, r3
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	659a      	str	r2, [r3, #88]	; 0x58
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003886:	2201      	movs	r2, #1
 8003888:	431a      	orrs	r2, r3
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003892:	2b00      	cmp	r3, #0
 8003894:	d00a      	beq.n	80038ac <HAL_ADC_Init+0x204>
    {
      tmpCFGR1 |= ( (hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800389a:	23e0      	movs	r3, #224	; 0xe0
 800389c:	005b      	lsls	r3, r3, #1
 800389e:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge );
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ( (hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80038a4:	4313      	orrs	r3, r2
 80038a6:	69ba      	ldr	r2, [r7, #24]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	61bb      	str	r3, [r7, #24]
    /*  - oversampling enable                                                 */
    /*  - oversampling ratio                                                  */
    /*  - oversampling shift                                                  */
    /*  - oversampling discontinuous mode (triggered mode)                    */
    /*  - trigger frequency mode                                              */
    tmpCFGR2 |= ( hadc->Init.Oversampling.Ratio         |
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                  hadc->Init.Oversampling.RightBitShift |
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    tmpCFGR2 |= ( hadc->Init.Oversampling.Ratio         |
 80038b4:	431a      	orrs	r2, r3
                  hadc->Init.Oversampling.TriggeredMode |
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                  hadc->Init.Oversampling.RightBitShift |
 80038ba:	431a      	orrs	r2, r3
                  hadc->Init.TriggerFrequencyMode
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                  hadc->Init.Oversampling.TriggeredMode |
 80038c0:	4313      	orrs	r3, r2
    tmpCFGR2 |= ( hadc->Init.Oversampling.Ratio         |
 80038c2:	697a      	ldr	r2, [r7, #20]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	617b      	str	r3, [r7, #20]
                  );
    
    if (hadc->Init.OversamplingMode == ENABLE)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	223c      	movs	r2, #60	; 0x3c
 80038cc:	5c9b      	ldrb	r3, [r3, r2]
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d103      	bne.n	80038da <HAL_ADC_Init+0x232>
    {
      SET_BIT(tmpCFGR2, ADC_CFGR2_OVSE);
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	2201      	movs	r2, #1
 80038d6:	4313      	orrs	r3, r2
 80038d8:	617b      	str	r3, [r7, #20]
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	4a57      	ldr	r2, [pc, #348]	; (8003a40 <HAL_ADC_Init+0x398>)
 80038e2:	4013      	ands	r3, r2
 80038e4:	0019      	movs	r1, r3
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	69ba      	ldr	r2, [r7, #24]
 80038ec:	430a      	orrs	r2, r1
 80038ee:	60da      	str	r2, [r3, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG     ,
               tmpCFGR1              );
    
    MODIFY_REG(hadc->Instance->CFGR2,
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	691b      	ldr	r3, [r3, #16]
 80038f6:	4a53      	ldr	r2, [pc, #332]	; (8003a44 <HAL_ADC_Init+0x39c>)
 80038f8:	4013      	ands	r3, r2
 80038fa:	0019      	movs	r1, r3
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	697a      	ldr	r2, [r7, #20]
 8003902:	430a      	orrs	r2, r1
 8003904:	611a      	str	r2, [r3, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS       ,
               tmpCFGR2              );
    
    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6818      	ldr	r0, [r3, #0]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800390e:	001a      	movs	r2, r3
 8003910:	2100      	movs	r1, #0
 8003912:	f7ff fe02 	bl	800351a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6818      	ldr	r0, [r3, #0]
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800391e:	494a      	ldr	r1, [pc, #296]	; (8003a48 <HAL_ADC_Init+0x3a0>)
 8003920:	001a      	movs	r2, r3
 8003922:	f7ff fdfa 	bl	800351a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if(hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	691b      	ldr	r3, [r3, #16]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d109      	bne.n	8003942 <HAL_ADC_Init+0x29a>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	2110      	movs	r1, #16
 800393a:	4249      	negs	r1, r1
 800393c:	430a      	orrs	r2, r1
 800393e:	629a      	str	r2, [r3, #40]	; 0x28
 8003940:	e03c      	b.n	80039bc <HAL_ADC_Init+0x314>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if(hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	691a      	ldr	r2, [r3, #16]
 8003946:	2380      	movs	r3, #128	; 0x80
 8003948:	039b      	lsls	r3, r3, #14
 800394a:	429a      	cmp	r2, r3
 800394c:	d136      	bne.n	80039bc <HAL_ADC_Init+0x314>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;
      
      /* Parse all ranks from 1 to 8 */
      for(ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 800394e:	2300      	movs	r3, #0
 8003950:	613b      	str	r3, [r7, #16]
 8003952:	e00c      	b.n	800396e <HAL_ADC_Init+0x2c6>
      {
        /* Check each sequencer rank until value of end of sequence */
        if(((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) == ADC_CHSELR_SQ1)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	40da      	lsrs	r2, r3
 800395e:	0013      	movs	r3, r2
 8003960:	220f      	movs	r2, #15
 8003962:	4013      	ands	r3, r2
 8003964:	2b0f      	cmp	r3, #15
 8003966:	d006      	beq.n	8003976 <HAL_ADC_Init+0x2ce>
      for(ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	3301      	adds	r3, #1
 800396c:	613b      	str	r3, [r7, #16]
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	2b07      	cmp	r3, #7
 8003972:	d9ef      	bls.n	8003954 <HAL_ADC_Init+0x2ac>
 8003974:	e000      	b.n	8003978 <HAL_ADC_Init+0x2d0>
        {
          break;
 8003976:	46c0      	nop			; (mov r8, r8)
        }
      }
      
      if(ADCGroupRegularSequencerRanksCount == 1UL)
 8003978:	693b      	ldr	r3, [r7, #16]
 800397a:	2b01      	cmp	r3, #1
 800397c:	d109      	bne.n	8003992 <HAL_ADC_Init+0x2ea>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	2110      	movs	r1, #16
 800398a:	4249      	negs	r1, r1
 800398c:	430a      	orrs	r2, r1
 800398e:	629a      	str	r2, [r3, #40]	; 0x28
 8003990:	e014      	b.n	80039bc <HAL_ADC_Init+0x314>
        /*          therefore afer the first call of "HAL_ADC_Init()",        */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	69db      	ldr	r3, [r3, #28]
 800399c:	4a2b      	ldr	r2, [pc, #172]	; (8003a4c <HAL_ADC_Init+0x3a4>)
 800399e:	4694      	mov	ip, r2
 80039a0:	4463      	add	r3, ip
 80039a2:	009b      	lsls	r3, r3, #2
 80039a4:	221c      	movs	r2, #28
 80039a6:	4013      	ands	r3, r2
 80039a8:	2210      	movs	r2, #16
 80039aa:	4252      	negs	r2, r2
 80039ac:	409a      	lsls	r2, r3
 80039ae:	0011      	movs	r1, r2
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	430a      	orrs	r2, r1
 80039ba:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	4a23      	ldr	r2, [pc, #140]	; (8003a50 <HAL_ADC_Init+0x3a8>)
 80039c4:	4013      	ands	r3, r2
 80039c6:	69ba      	ldr	r2, [r7, #24]
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d10b      	bne.n	80039e4 <HAL_ADC_Init+0x33c>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	65da      	str	r2, [r3, #92]	; 0x5c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039d6:	2203      	movs	r2, #3
 80039d8:	4393      	bics	r3, r2
 80039da:	2201      	movs	r2, #1
 80039dc:	431a      	orrs	r2, r3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80039e2:	e01c      	b.n	8003a1e <HAL_ADC_Init+0x376>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039e8:	2212      	movs	r2, #18
 80039ea:	4393      	bics	r3, r2
 80039ec:	2210      	movs	r2, #16
 80039ee:	431a      	orrs	r2, r3
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039f8:	2201      	movs	r2, #1
 80039fa:	431a      	orrs	r2, r3
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	65da      	str	r2, [r3, #92]	; 0x5c
      
      tmp_hal_status = HAL_ERROR;
 8003a00:	231f      	movs	r3, #31
 8003a02:	18fb      	adds	r3, r7, r3
 8003a04:	2201      	movs	r2, #1
 8003a06:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8003a08:	e009      	b.n	8003a1e <HAL_ADC_Init+0x376>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a0e:	2210      	movs	r2, #16
 8003a10:	431a      	orrs	r2, r3
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	659a      	str	r2, [r3, #88]	; 0x58
    
    tmp_hal_status = HAL_ERROR;
 8003a16:	231f      	movs	r3, #31
 8003a18:	18fb      	adds	r3, r7, r3
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003a1e:	231f      	movs	r3, #31
 8003a20:	18fb      	adds	r3, r7, r3
 8003a22:	781b      	ldrb	r3, [r3, #0]
}
 8003a24:	0018      	movs	r0, r3
 8003a26:	46bd      	mov	sp, r7
 8003a28:	b008      	add	sp, #32
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	20000000 	.word	0x20000000
 8003a30:	00030d40 	.word	0x00030d40
 8003a34:	fffffefd 	.word	0xfffffefd
 8003a38:	40012708 	.word	0x40012708
 8003a3c:	ffc3ffff 	.word	0xffc3ffff
 8003a40:	fffe0219 	.word	0xfffe0219
 8003a44:	dffffc02 	.word	0xdffffc02
 8003a48:	07ffff04 	.word	0x07ffff04
 8003a4c:	3fffffff 	.word	0x3fffffff
 8003a50:	833fffe7 	.word	0x833fffe7

08003a54 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b086      	sub	sp, #24
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
 8003a5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a5e:	2317      	movs	r3, #23
 8003a60:	18fb      	adds	r3, r7, r3
 8003a62:	2200      	movs	r2, #0
 8003a64:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003a66:	2300      	movs	r3, #0
 8003a68:	60fb      	str	r3, [r7, #12]
    
    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2254      	movs	r2, #84	; 0x54
 8003a6e:	5c9b      	ldrb	r3, [r3, r2]
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d101      	bne.n	8003a78 <HAL_ADC_ConfigChannel+0x24>
 8003a74:	2302      	movs	r3, #2
 8003a76:	e1bc      	b.n	8003df2 <HAL_ADC_ConfigChannel+0x39e>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2254      	movs	r2, #84	; 0x54
 8003a7c:	2101      	movs	r1, #1
 8003a7e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	0018      	movs	r0, r3
 8003a86:	f7ff fdfe 	bl	8003686 <LL_ADC_REG_IsConversionOngoing>
 8003a8a:	1e03      	subs	r3, r0, #0
 8003a8c:	d000      	beq.n	8003a90 <HAL_ADC_ConfigChannel+0x3c>
 8003a8e:	e19f      	b.n	8003dd0 <HAL_ADC_ConfigChannel+0x37c>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if(sConfig->Rank != ADC_RANK_NONE)
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	2b02      	cmp	r3, #2
 8003a96:	d100      	bne.n	8003a9a <HAL_ADC_ConfigChannel+0x46>
 8003a98:	e13e      	b.n	8003d18 <HAL_ADC_ConfigChannel+0x2c4>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	691a      	ldr	r2, [r3, #16]
 8003a9e:	2380      	movs	r3, #128	; 0x80
 8003aa0:	061b      	lsls	r3, r3, #24
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d004      	beq.n	8003ab0 <HAL_ADC_ConfigChannel+0x5c>
         (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD)  )
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	691b      	ldr	r3, [r3, #16]
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8003aaa:	4abf      	ldr	r2, [pc, #764]	; (8003da8 <HAL_ADC_ConfigChannel+0x354>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d108      	bne.n	8003ac2 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	0019      	movs	r1, r3
 8003aba:	0010      	movs	r0, r2
 8003abc:	f7ff fd6a 	bl	8003594 <LL_ADC_REG_SetSequencerChAdd>
 8003ac0:	e0c9      	b.n	8003c56 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */
        
        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	211f      	movs	r1, #31
 8003acc:	400b      	ands	r3, r1
 8003ace:	210f      	movs	r1, #15
 8003ad0:	4099      	lsls	r1, r3
 8003ad2:	000b      	movs	r3, r1
 8003ad4:	43db      	mvns	r3, r3
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	0019      	movs	r1, r3
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	035b      	lsls	r3, r3, #13
 8003ae0:	0b5b      	lsrs	r3, r3, #13
 8003ae2:	d105      	bne.n	8003af0 <HAL_ADC_ConfigChannel+0x9c>
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	0e9b      	lsrs	r3, r3, #26
 8003aea:	221f      	movs	r2, #31
 8003aec:	4013      	ands	r3, r2
 8003aee:	e098      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x1ce>
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	2201      	movs	r2, #1
 8003af6:	4013      	ands	r3, r2
 8003af8:	d000      	beq.n	8003afc <HAL_ADC_ConfigChannel+0xa8>
 8003afa:	e091      	b.n	8003c20 <HAL_ADC_ConfigChannel+0x1cc>
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2202      	movs	r2, #2
 8003b02:	4013      	ands	r3, r2
 8003b04:	d000      	beq.n	8003b08 <HAL_ADC_ConfigChannel+0xb4>
 8003b06:	e089      	b.n	8003c1c <HAL_ADC_ConfigChannel+0x1c8>
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	2204      	movs	r2, #4
 8003b0e:	4013      	ands	r3, r2
 8003b10:	d000      	beq.n	8003b14 <HAL_ADC_ConfigChannel+0xc0>
 8003b12:	e081      	b.n	8003c18 <HAL_ADC_ConfigChannel+0x1c4>
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	2208      	movs	r2, #8
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	d000      	beq.n	8003b20 <HAL_ADC_ConfigChannel+0xcc>
 8003b1e:	e079      	b.n	8003c14 <HAL_ADC_ConfigChannel+0x1c0>
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2210      	movs	r2, #16
 8003b26:	4013      	ands	r3, r2
 8003b28:	d000      	beq.n	8003b2c <HAL_ADC_ConfigChannel+0xd8>
 8003b2a:	e071      	b.n	8003c10 <HAL_ADC_ConfigChannel+0x1bc>
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	2220      	movs	r2, #32
 8003b32:	4013      	ands	r3, r2
 8003b34:	d000      	beq.n	8003b38 <HAL_ADC_ConfigChannel+0xe4>
 8003b36:	e069      	b.n	8003c0c <HAL_ADC_ConfigChannel+0x1b8>
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	2240      	movs	r2, #64	; 0x40
 8003b3e:	4013      	ands	r3, r2
 8003b40:	d000      	beq.n	8003b44 <HAL_ADC_ConfigChannel+0xf0>
 8003b42:	e061      	b.n	8003c08 <HAL_ADC_ConfigChannel+0x1b4>
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	2280      	movs	r2, #128	; 0x80
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	d000      	beq.n	8003b50 <HAL_ADC_ConfigChannel+0xfc>
 8003b4e:	e059      	b.n	8003c04 <HAL_ADC_ConfigChannel+0x1b0>
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	681a      	ldr	r2, [r3, #0]
 8003b54:	2380      	movs	r3, #128	; 0x80
 8003b56:	005b      	lsls	r3, r3, #1
 8003b58:	4013      	ands	r3, r2
 8003b5a:	d151      	bne.n	8003c00 <HAL_ADC_ConfigChannel+0x1ac>
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	2380      	movs	r3, #128	; 0x80
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	4013      	ands	r3, r2
 8003b66:	d149      	bne.n	8003bfc <HAL_ADC_ConfigChannel+0x1a8>
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	2380      	movs	r3, #128	; 0x80
 8003b6e:	00db      	lsls	r3, r3, #3
 8003b70:	4013      	ands	r3, r2
 8003b72:	d141      	bne.n	8003bf8 <HAL_ADC_ConfigChannel+0x1a4>
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	2380      	movs	r3, #128	; 0x80
 8003b7a:	011b      	lsls	r3, r3, #4
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	d139      	bne.n	8003bf4 <HAL_ADC_ConfigChannel+0x1a0>
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	2380      	movs	r3, #128	; 0x80
 8003b86:	015b      	lsls	r3, r3, #5
 8003b88:	4013      	ands	r3, r2
 8003b8a:	d131      	bne.n	8003bf0 <HAL_ADC_ConfigChannel+0x19c>
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	2380      	movs	r3, #128	; 0x80
 8003b92:	019b      	lsls	r3, r3, #6
 8003b94:	4013      	ands	r3, r2
 8003b96:	d129      	bne.n	8003bec <HAL_ADC_ConfigChannel+0x198>
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	2380      	movs	r3, #128	; 0x80
 8003b9e:	01db      	lsls	r3, r3, #7
 8003ba0:	4013      	ands	r3, r2
 8003ba2:	d121      	bne.n	8003be8 <HAL_ADC_ConfigChannel+0x194>
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	2380      	movs	r3, #128	; 0x80
 8003baa:	021b      	lsls	r3, r3, #8
 8003bac:	4013      	ands	r3, r2
 8003bae:	d119      	bne.n	8003be4 <HAL_ADC_ConfigChannel+0x190>
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	681a      	ldr	r2, [r3, #0]
 8003bb4:	2380      	movs	r3, #128	; 0x80
 8003bb6:	025b      	lsls	r3, r3, #9
 8003bb8:	4013      	ands	r3, r2
 8003bba:	d111      	bne.n	8003be0 <HAL_ADC_ConfigChannel+0x18c>
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	2380      	movs	r3, #128	; 0x80
 8003bc2:	029b      	lsls	r3, r3, #10
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	d109      	bne.n	8003bdc <HAL_ADC_ConfigChannel+0x188>
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	2380      	movs	r3, #128	; 0x80
 8003bce:	02db      	lsls	r3, r3, #11
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	d001      	beq.n	8003bd8 <HAL_ADC_ConfigChannel+0x184>
 8003bd4:	2312      	movs	r3, #18
 8003bd6:	e024      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x1ce>
 8003bd8:	2300      	movs	r3, #0
 8003bda:	e022      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x1ce>
 8003bdc:	2311      	movs	r3, #17
 8003bde:	e020      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x1ce>
 8003be0:	2310      	movs	r3, #16
 8003be2:	e01e      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x1ce>
 8003be4:	230f      	movs	r3, #15
 8003be6:	e01c      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x1ce>
 8003be8:	230e      	movs	r3, #14
 8003bea:	e01a      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x1ce>
 8003bec:	230d      	movs	r3, #13
 8003bee:	e018      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x1ce>
 8003bf0:	230c      	movs	r3, #12
 8003bf2:	e016      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x1ce>
 8003bf4:	230b      	movs	r3, #11
 8003bf6:	e014      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x1ce>
 8003bf8:	230a      	movs	r3, #10
 8003bfa:	e012      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x1ce>
 8003bfc:	2309      	movs	r3, #9
 8003bfe:	e010      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x1ce>
 8003c00:	2308      	movs	r3, #8
 8003c02:	e00e      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x1ce>
 8003c04:	2307      	movs	r3, #7
 8003c06:	e00c      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x1ce>
 8003c08:	2306      	movs	r3, #6
 8003c0a:	e00a      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x1ce>
 8003c0c:	2305      	movs	r3, #5
 8003c0e:	e008      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x1ce>
 8003c10:	2304      	movs	r3, #4
 8003c12:	e006      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x1ce>
 8003c14:	2303      	movs	r3, #3
 8003c16:	e004      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x1ce>
 8003c18:	2302      	movs	r3, #2
 8003c1a:	e002      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x1ce>
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e000      	b.n	8003c22 <HAL_ADC_ConfigChannel+0x1ce>
 8003c20:	2300      	movs	r3, #0
 8003c22:	683a      	ldr	r2, [r7, #0]
 8003c24:	6852      	ldr	r2, [r2, #4]
 8003c26:	201f      	movs	r0, #31
 8003c28:	4002      	ands	r2, r0
 8003c2a:	4093      	lsls	r3, r2
 8003c2c:	000a      	movs	r2, r1
 8003c2e:	431a      	orrs	r2, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	661a      	str	r2, [r3, #96]	; 0x60
        
        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */        
        if(((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	089b      	lsrs	r3, r3, #2
 8003c3a:	1c5a      	adds	r2, r3, #1
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	69db      	ldr	r3, [r3, #28]
 8003c40:	429a      	cmp	r2, r3
 8003c42:	d808      	bhi.n	8003c56 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6818      	ldr	r0, [r3, #0]
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	6859      	ldr	r1, [r3, #4]
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	001a      	movs	r2, r3
 8003c52:	f7ff fc7f 	bl	8003554 <LL_ADC_REG_SetSequencerRanks>
        }
      }
      
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6818      	ldr	r0, [r3, #0]
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	6819      	ldr	r1, [r3, #0]
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	689b      	ldr	r3, [r3, #8]
 8003c62:	001a      	movs	r2, r3
 8003c64:	f7ff fcba 	bl	80035dc <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	db00      	blt.n	8003c72 <HAL_ADC_ConfigChannel+0x21e>
 8003c70:	e0b8      	b.n	8003de4 <HAL_ADC_ConfigChannel+0x390>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c72:	4b4e      	ldr	r3, [pc, #312]	; (8003dac <HAL_ADC_ConfigChannel+0x358>)
 8003c74:	0018      	movs	r0, r3
 8003c76:	f7ff fc43 	bl	8003500 <LL_ADC_GetCommonPathInternalCh>
 8003c7a:	0003      	movs	r3, r0
 8003c7c:	613b      	str	r3, [r7, #16]
        
        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a4b      	ldr	r2, [pc, #300]	; (8003db0 <HAL_ADC_ConfigChannel+0x35c>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d11d      	bne.n	8003cc4 <HAL_ADC_ConfigChannel+0x270>
 8003c88:	693a      	ldr	r2, [r7, #16]
 8003c8a:	2380      	movs	r3, #128	; 0x80
 8003c8c:	041b      	lsls	r3, r3, #16
 8003c8e:	4013      	ands	r3, r2
 8003c90:	d118      	bne.n	8003cc4 <HAL_ADC_ConfigChannel+0x270>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	2280      	movs	r2, #128	; 0x80
 8003c96:	0412      	lsls	r2, r2, #16
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	4a44      	ldr	r2, [pc, #272]	; (8003dac <HAL_ADC_ConfigChannel+0x358>)
 8003c9c:	0019      	movs	r1, r3
 8003c9e:	0010      	movs	r0, r2
 8003ca0:	f7ff fc1a 	bl	80034d8 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003ca4:	4b43      	ldr	r3, [pc, #268]	; (8003db4 <HAL_ADC_ConfigChannel+0x360>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4943      	ldr	r1, [pc, #268]	; (8003db8 <HAL_ADC_ConfigChannel+0x364>)
 8003caa:	0018      	movs	r0, r3
 8003cac:	f7fc fa2a 	bl	8000104 <__udivsi3>
 8003cb0:	0003      	movs	r3, r0
 8003cb2:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0UL)
 8003cb4:	e002      	b.n	8003cbc <HAL_ADC_ConfigChannel+0x268>
          {
            wait_loop_index--;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	3b01      	subs	r3, #1
 8003cba:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0UL)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1f9      	bne.n	8003cb6 <HAL_ADC_ConfigChannel+0x262>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003cc2:	e08f      	b.n	8003de4 <HAL_ADC_ConfigChannel+0x390>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a3c      	ldr	r2, [pc, #240]	; (8003dbc <HAL_ADC_ConfigChannel+0x368>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d10e      	bne.n	8003cec <HAL_ADC_ConfigChannel+0x298>
 8003cce:	693a      	ldr	r2, [r7, #16]
 8003cd0:	2380      	movs	r3, #128	; 0x80
 8003cd2:	045b      	lsls	r3, r3, #17
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	d109      	bne.n	8003cec <HAL_ADC_ConfigChannel+0x298>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	2280      	movs	r2, #128	; 0x80
 8003cdc:	0452      	lsls	r2, r2, #17
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	4a32      	ldr	r2, [pc, #200]	; (8003dac <HAL_ADC_ConfigChannel+0x358>)
 8003ce2:	0019      	movs	r1, r3
 8003ce4:	0010      	movs	r0, r2
 8003ce6:	f7ff fbf7 	bl	80034d8 <LL_ADC_SetCommonPathInternalCh>
 8003cea:	e07b      	b.n	8003de4 <HAL_ADC_ConfigChannel+0x390>
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a33      	ldr	r2, [pc, #204]	; (8003dc0 <HAL_ADC_ConfigChannel+0x36c>)
 8003cf2:	4293      	cmp	r3, r2
 8003cf4:	d000      	beq.n	8003cf8 <HAL_ADC_ConfigChannel+0x2a4>
 8003cf6:	e075      	b.n	8003de4 <HAL_ADC_ConfigChannel+0x390>
 8003cf8:	693a      	ldr	r2, [r7, #16]
 8003cfa:	2380      	movs	r3, #128	; 0x80
 8003cfc:	03db      	lsls	r3, r3, #15
 8003cfe:	4013      	ands	r3, r2
 8003d00:	d000      	beq.n	8003d04 <HAL_ADC_ConfigChannel+0x2b0>
 8003d02:	e06f      	b.n	8003de4 <HAL_ADC_ConfigChannel+0x390>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	2280      	movs	r2, #128	; 0x80
 8003d08:	03d2      	lsls	r2, r2, #15
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	4a27      	ldr	r2, [pc, #156]	; (8003dac <HAL_ADC_ConfigChannel+0x358>)
 8003d0e:	0019      	movs	r1, r3
 8003d10:	0010      	movs	r0, r2
 8003d12:	f7ff fbe1 	bl	80034d8 <LL_ADC_SetCommonPathInternalCh>
 8003d16:	e065      	b.n	8003de4 <HAL_ADC_ConfigChannel+0x390>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	691a      	ldr	r2, [r3, #16]
 8003d1c:	2380      	movs	r3, #128	; 0x80
 8003d1e:	061b      	lsls	r3, r3, #24
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d004      	beq.n	8003d2e <HAL_ADC_ConfigChannel+0x2da>
         (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD)  )
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	691b      	ldr	r3, [r3, #16]
      if((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)         ||
 8003d28:	4a1f      	ldr	r2, [pc, #124]	; (8003da8 <HAL_ADC_ConfigChannel+0x354>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d107      	bne.n	8003d3e <HAL_ADC_ConfigChannel+0x2ea>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681a      	ldr	r2, [r3, #0]
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	0019      	movs	r1, r3
 8003d38:	0010      	movs	r0, r2
 8003d3a:	f7ff fc3c 	bl	80035b6 <LL_ADC_REG_SetSequencerChRem>
      }
      
      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	da4e      	bge.n	8003de4 <HAL_ADC_ConfigChannel+0x390>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003d46:	4b19      	ldr	r3, [pc, #100]	; (8003dac <HAL_ADC_ConfigChannel+0x358>)
 8003d48:	0018      	movs	r0, r3
 8003d4a:	f7ff fbd9 	bl	8003500 <LL_ADC_GetCommonPathInternalCh>
 8003d4e:	0003      	movs	r3, r0
 8003d50:	613b      	str	r3, [r7, #16]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a16      	ldr	r2, [pc, #88]	; (8003db0 <HAL_ADC_ConfigChannel+0x35c>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d108      	bne.n	8003d6e <HAL_ADC_ConfigChannel+0x31a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	4a19      	ldr	r2, [pc, #100]	; (8003dc4 <HAL_ADC_ConfigChannel+0x370>)
 8003d60:	4013      	ands	r3, r2
 8003d62:	4a12      	ldr	r2, [pc, #72]	; (8003dac <HAL_ADC_ConfigChannel+0x358>)
 8003d64:	0019      	movs	r1, r3
 8003d66:	0010      	movs	r0, r2
 8003d68:	f7ff fbb6 	bl	80034d8 <LL_ADC_SetCommonPathInternalCh>
 8003d6c:	e03a      	b.n	8003de4 <HAL_ADC_ConfigChannel+0x390>
        }
        else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4a12      	ldr	r2, [pc, #72]	; (8003dbc <HAL_ADC_ConfigChannel+0x368>)
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d108      	bne.n	8003d8a <HAL_ADC_ConfigChannel+0x336>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
 8003d78:	693b      	ldr	r3, [r7, #16]
 8003d7a:	4a13      	ldr	r2, [pc, #76]	; (8003dc8 <HAL_ADC_ConfigChannel+0x374>)
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	4a0b      	ldr	r2, [pc, #44]	; (8003dac <HAL_ADC_ConfigChannel+0x358>)
 8003d80:	0019      	movs	r1, r3
 8003d82:	0010      	movs	r0, r2
 8003d84:	f7ff fba8 	bl	80034d8 <LL_ADC_SetCommonPathInternalCh>
 8003d88:	e02c      	b.n	8003de4 <HAL_ADC_ConfigChannel+0x390>
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a0c      	ldr	r2, [pc, #48]	; (8003dc0 <HAL_ADC_ConfigChannel+0x36c>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d127      	bne.n	8003de4 <HAL_ADC_ConfigChannel+0x390>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), ~LL_ADC_PATH_INTERNAL_VREFINT & tmp_config_internal_channel);
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	4a0d      	ldr	r2, [pc, #52]	; (8003dcc <HAL_ADC_ConfigChannel+0x378>)
 8003d98:	4013      	ands	r3, r2
 8003d9a:	4a04      	ldr	r2, [pc, #16]	; (8003dac <HAL_ADC_ConfigChannel+0x358>)
 8003d9c:	0019      	movs	r1, r3
 8003d9e:	0010      	movs	r0, r2
 8003da0:	f7ff fb9a 	bl	80034d8 <LL_ADC_SetCommonPathInternalCh>
 8003da4:	e01e      	b.n	8003de4 <HAL_ADC_ConfigChannel+0x390>
 8003da6:	46c0      	nop			; (mov r8, r8)
 8003da8:	80000004 	.word	0x80000004
 8003dac:	40012708 	.word	0x40012708
 8003db0:	b0001000 	.word	0xb0001000
 8003db4:	20000000 	.word	0x20000000
 8003db8:	00030d40 	.word	0x00030d40
 8003dbc:	b8004000 	.word	0xb8004000
 8003dc0:	b4002000 	.word	0xb4002000
 8003dc4:	ff7fffff 	.word	0xff7fffff
 8003dc8:	feffffff 	.word	0xfeffffff
 8003dcc:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dd4:	2220      	movs	r2, #32
 8003dd6:	431a      	orrs	r2, r3
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	659a      	str	r2, [r3, #88]	; 0x58
    
    tmp_hal_status = HAL_ERROR;
 8003ddc:	2317      	movs	r3, #23
 8003dde:	18fb      	adds	r3, r7, r3
 8003de0:	2201      	movs	r2, #1
 8003de2:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2254      	movs	r2, #84	; 0x54
 8003de8:	2100      	movs	r1, #0
 8003dea:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8003dec:	2317      	movs	r3, #23
 8003dee:	18fb      	adds	r3, r7, r3
 8003df0:	781b      	ldrb	r3, [r3, #0]
}
 8003df2:	0018      	movs	r0, r3
 8003df4:	46bd      	mov	sp, r7
 8003df6:	b006      	add	sp, #24
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	46c0      	nop			; (mov r8, r8)

08003dfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b082      	sub	sp, #8
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	0002      	movs	r2, r0
 8003e04:	1dfb      	adds	r3, r7, #7
 8003e06:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003e08:	1dfb      	adds	r3, r7, #7
 8003e0a:	781b      	ldrb	r3, [r3, #0]
 8003e0c:	2b7f      	cmp	r3, #127	; 0x7f
 8003e0e:	d809      	bhi.n	8003e24 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e10:	1dfb      	adds	r3, r7, #7
 8003e12:	781b      	ldrb	r3, [r3, #0]
 8003e14:	001a      	movs	r2, r3
 8003e16:	231f      	movs	r3, #31
 8003e18:	401a      	ands	r2, r3
 8003e1a:	4b04      	ldr	r3, [pc, #16]	; (8003e2c <__NVIC_EnableIRQ+0x30>)
 8003e1c:	2101      	movs	r1, #1
 8003e1e:	4091      	lsls	r1, r2
 8003e20:	000a      	movs	r2, r1
 8003e22:	601a      	str	r2, [r3, #0]
  }
}
 8003e24:	46c0      	nop			; (mov r8, r8)
 8003e26:	46bd      	mov	sp, r7
 8003e28:	b002      	add	sp, #8
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	e000e100 	.word	0xe000e100

08003e30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e30:	b590      	push	{r4, r7, lr}
 8003e32:	b083      	sub	sp, #12
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	0002      	movs	r2, r0
 8003e38:	6039      	str	r1, [r7, #0]
 8003e3a:	1dfb      	adds	r3, r7, #7
 8003e3c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003e3e:	1dfb      	adds	r3, r7, #7
 8003e40:	781b      	ldrb	r3, [r3, #0]
 8003e42:	2b7f      	cmp	r3, #127	; 0x7f
 8003e44:	d828      	bhi.n	8003e98 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003e46:	4a2f      	ldr	r2, [pc, #188]	; (8003f04 <__NVIC_SetPriority+0xd4>)
 8003e48:	1dfb      	adds	r3, r7, #7
 8003e4a:	781b      	ldrb	r3, [r3, #0]
 8003e4c:	b25b      	sxtb	r3, r3
 8003e4e:	089b      	lsrs	r3, r3, #2
 8003e50:	33c0      	adds	r3, #192	; 0xc0
 8003e52:	009b      	lsls	r3, r3, #2
 8003e54:	589b      	ldr	r3, [r3, r2]
 8003e56:	1dfa      	adds	r2, r7, #7
 8003e58:	7812      	ldrb	r2, [r2, #0]
 8003e5a:	0011      	movs	r1, r2
 8003e5c:	2203      	movs	r2, #3
 8003e5e:	400a      	ands	r2, r1
 8003e60:	00d2      	lsls	r2, r2, #3
 8003e62:	21ff      	movs	r1, #255	; 0xff
 8003e64:	4091      	lsls	r1, r2
 8003e66:	000a      	movs	r2, r1
 8003e68:	43d2      	mvns	r2, r2
 8003e6a:	401a      	ands	r2, r3
 8003e6c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	019b      	lsls	r3, r3, #6
 8003e72:	22ff      	movs	r2, #255	; 0xff
 8003e74:	401a      	ands	r2, r3
 8003e76:	1dfb      	adds	r3, r7, #7
 8003e78:	781b      	ldrb	r3, [r3, #0]
 8003e7a:	0018      	movs	r0, r3
 8003e7c:	2303      	movs	r3, #3
 8003e7e:	4003      	ands	r3, r0
 8003e80:	00db      	lsls	r3, r3, #3
 8003e82:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003e84:	481f      	ldr	r0, [pc, #124]	; (8003f04 <__NVIC_SetPriority+0xd4>)
 8003e86:	1dfb      	adds	r3, r7, #7
 8003e88:	781b      	ldrb	r3, [r3, #0]
 8003e8a:	b25b      	sxtb	r3, r3
 8003e8c:	089b      	lsrs	r3, r3, #2
 8003e8e:	430a      	orrs	r2, r1
 8003e90:	33c0      	adds	r3, #192	; 0xc0
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003e96:	e031      	b.n	8003efc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003e98:	4a1b      	ldr	r2, [pc, #108]	; (8003f08 <__NVIC_SetPriority+0xd8>)
 8003e9a:	1dfb      	adds	r3, r7, #7
 8003e9c:	781b      	ldrb	r3, [r3, #0]
 8003e9e:	0019      	movs	r1, r3
 8003ea0:	230f      	movs	r3, #15
 8003ea2:	400b      	ands	r3, r1
 8003ea4:	3b08      	subs	r3, #8
 8003ea6:	089b      	lsrs	r3, r3, #2
 8003ea8:	3306      	adds	r3, #6
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	18d3      	adds	r3, r2, r3
 8003eae:	3304      	adds	r3, #4
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	1dfa      	adds	r2, r7, #7
 8003eb4:	7812      	ldrb	r2, [r2, #0]
 8003eb6:	0011      	movs	r1, r2
 8003eb8:	2203      	movs	r2, #3
 8003eba:	400a      	ands	r2, r1
 8003ebc:	00d2      	lsls	r2, r2, #3
 8003ebe:	21ff      	movs	r1, #255	; 0xff
 8003ec0:	4091      	lsls	r1, r2
 8003ec2:	000a      	movs	r2, r1
 8003ec4:	43d2      	mvns	r2, r2
 8003ec6:	401a      	ands	r2, r3
 8003ec8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	019b      	lsls	r3, r3, #6
 8003ece:	22ff      	movs	r2, #255	; 0xff
 8003ed0:	401a      	ands	r2, r3
 8003ed2:	1dfb      	adds	r3, r7, #7
 8003ed4:	781b      	ldrb	r3, [r3, #0]
 8003ed6:	0018      	movs	r0, r3
 8003ed8:	2303      	movs	r3, #3
 8003eda:	4003      	ands	r3, r0
 8003edc:	00db      	lsls	r3, r3, #3
 8003ede:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003ee0:	4809      	ldr	r0, [pc, #36]	; (8003f08 <__NVIC_SetPriority+0xd8>)
 8003ee2:	1dfb      	adds	r3, r7, #7
 8003ee4:	781b      	ldrb	r3, [r3, #0]
 8003ee6:	001c      	movs	r4, r3
 8003ee8:	230f      	movs	r3, #15
 8003eea:	4023      	ands	r3, r4
 8003eec:	3b08      	subs	r3, #8
 8003eee:	089b      	lsrs	r3, r3, #2
 8003ef0:	430a      	orrs	r2, r1
 8003ef2:	3306      	adds	r3, #6
 8003ef4:	009b      	lsls	r3, r3, #2
 8003ef6:	18c3      	adds	r3, r0, r3
 8003ef8:	3304      	adds	r3, #4
 8003efa:	601a      	str	r2, [r3, #0]
}
 8003efc:	46c0      	nop			; (mov r8, r8)
 8003efe:	46bd      	mov	sp, r7
 8003f00:	b003      	add	sp, #12
 8003f02:	bd90      	pop	{r4, r7, pc}
 8003f04:	e000e100 	.word	0xe000e100
 8003f08:	e000ed00 	.word	0xe000ed00

08003f0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b082      	sub	sp, #8
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	3b01      	subs	r3, #1
 8003f18:	4a0c      	ldr	r2, [pc, #48]	; (8003f4c <SysTick_Config+0x40>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d901      	bls.n	8003f22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e010      	b.n	8003f44 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f22:	4b0b      	ldr	r3, [pc, #44]	; (8003f50 <SysTick_Config+0x44>)
 8003f24:	687a      	ldr	r2, [r7, #4]
 8003f26:	3a01      	subs	r2, #1
 8003f28:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	425b      	negs	r3, r3
 8003f2e:	2103      	movs	r1, #3
 8003f30:	0018      	movs	r0, r3
 8003f32:	f7ff ff7d 	bl	8003e30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f36:	4b06      	ldr	r3, [pc, #24]	; (8003f50 <SysTick_Config+0x44>)
 8003f38:	2200      	movs	r2, #0
 8003f3a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f3c:	4b04      	ldr	r3, [pc, #16]	; (8003f50 <SysTick_Config+0x44>)
 8003f3e:	2207      	movs	r2, #7
 8003f40:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f42:	2300      	movs	r3, #0
}
 8003f44:	0018      	movs	r0, r3
 8003f46:	46bd      	mov	sp, r7
 8003f48:	b002      	add	sp, #8
 8003f4a:	bd80      	pop	{r7, pc}
 8003f4c:	00ffffff 	.word	0x00ffffff
 8003f50:	e000e010 	.word	0xe000e010

08003f54 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b084      	sub	sp, #16
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60b9      	str	r1, [r7, #8]
 8003f5c:	607a      	str	r2, [r7, #4]
 8003f5e:	210f      	movs	r1, #15
 8003f60:	187b      	adds	r3, r7, r1
 8003f62:	1c02      	adds	r2, r0, #0
 8003f64:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003f66:	68ba      	ldr	r2, [r7, #8]
 8003f68:	187b      	adds	r3, r7, r1
 8003f6a:	781b      	ldrb	r3, [r3, #0]
 8003f6c:	b25b      	sxtb	r3, r3
 8003f6e:	0011      	movs	r1, r2
 8003f70:	0018      	movs	r0, r3
 8003f72:	f7ff ff5d 	bl	8003e30 <__NVIC_SetPriority>
}
 8003f76:	46c0      	nop			; (mov r8, r8)
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	b004      	add	sp, #16
 8003f7c:	bd80      	pop	{r7, pc}

08003f7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f7e:	b580      	push	{r7, lr}
 8003f80:	b082      	sub	sp, #8
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	0002      	movs	r2, r0
 8003f86:	1dfb      	adds	r3, r7, #7
 8003f88:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f8a:	1dfb      	adds	r3, r7, #7
 8003f8c:	781b      	ldrb	r3, [r3, #0]
 8003f8e:	b25b      	sxtb	r3, r3
 8003f90:	0018      	movs	r0, r3
 8003f92:	f7ff ff33 	bl	8003dfc <__NVIC_EnableIRQ>
}
 8003f96:	46c0      	nop			; (mov r8, r8)
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	b002      	add	sp, #8
 8003f9c:	bd80      	pop	{r7, pc}

08003f9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f9e:	b580      	push	{r7, lr}
 8003fa0:	b082      	sub	sp, #8
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	0018      	movs	r0, r3
 8003faa:	f7ff ffaf 	bl	8003f0c <SysTick_Config>
 8003fae:	0003      	movs	r3, r0
}
 8003fb0:	0018      	movs	r0, r3
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	b002      	add	sp, #8
 8003fb6:	bd80      	pop	{r7, pc}

08003fb8 <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d101      	bne.n	8003fca <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003fc6:	2301      	movs	r3, #1
 8003fc8:	e077      	b.n	80040ba <HAL_DMA_Init+0x102>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4a3d      	ldr	r2, [pc, #244]	; (80040c4 <HAL_DMA_Init+0x10c>)
 8003fd0:	4694      	mov	ip, r2
 8003fd2:	4463      	add	r3, ip
 8003fd4:	2114      	movs	r1, #20
 8003fd6:	0018      	movs	r0, r3
 8003fd8:	f7fc f894 	bl	8000104 <__udivsi3>
 8003fdc:	0003      	movs	r3, r0
 8003fde:	009a      	lsls	r2, r3, #2
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2225      	movs	r2, #37	; 0x25
 8003fe8:	2102      	movs	r1, #2
 8003fea:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4934      	ldr	r1, [pc, #208]	; (80040c8 <HAL_DMA_Init+0x110>)
 8003ff8:	400a      	ands	r2, r1
 8003ffa:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	6819      	ldr	r1, [r3, #0]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	689a      	ldr	r2, [r3, #8]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	431a      	orrs	r2, r3
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	691b      	ldr	r3, [r3, #16]
 8004010:	431a      	orrs	r2, r3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	695b      	ldr	r3, [r3, #20]
 8004016:	431a      	orrs	r2, r3
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	699b      	ldr	r3, [r3, #24]
 800401c:	431a      	orrs	r2, r3
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	69db      	ldr	r3, [r3, #28]
 8004022:	431a      	orrs	r2, r3
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6a1b      	ldr	r3, [r3, #32]
 8004028:	431a      	orrs	r2, r3
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	430a      	orrs	r2, r1
 8004030:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	0018      	movs	r0, r3
 8004036:	f000 f9c3 	bl	80043c0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	689a      	ldr	r2, [r3, #8]
 800403e:	2380      	movs	r3, #128	; 0x80
 8004040:	01db      	lsls	r3, r3, #7
 8004042:	429a      	cmp	r2, r3
 8004044:	d102      	bne.n	800404c <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685a      	ldr	r2, [r3, #4]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004054:	21ff      	movs	r1, #255	; 0xff
 8004056:	400a      	ands	r2, r1
 8004058:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800405e:	687a      	ldr	r2, [r7, #4]
 8004060:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004062:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d011      	beq.n	8004090 <HAL_DMA_Init+0xd8>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	2b04      	cmp	r3, #4
 8004072:	d80d      	bhi.n	8004090 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	0018      	movs	r0, r3
 8004078:	f000 f9ce 	bl	8004418 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004080:	2200      	movs	r2, #0
 8004082:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004088:	687a      	ldr	r2, [r7, #4]
 800408a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800408c:	605a      	str	r2, [r3, #4]
 800408e:	e008      	b.n	80040a2 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2200      	movs	r2, #0
 80040a0:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2225      	movs	r2, #37	; 0x25
 80040ac:	2101      	movs	r1, #1
 80040ae:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2224      	movs	r2, #36	; 0x24
 80040b4:	2100      	movs	r1, #0
 80040b6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	0018      	movs	r0, r3
 80040bc:	46bd      	mov	sp, r7
 80040be:	b002      	add	sp, #8
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	46c0      	nop			; (mov r8, r8)
 80040c4:	bffdfff8 	.word	0xbffdfff8
 80040c8:	ffff800f 	.word	0xffff800f

080040cc <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b086      	sub	sp, #24
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	60f8      	str	r0, [r7, #12]
 80040d4:	60b9      	str	r1, [r7, #8]
 80040d6:	607a      	str	r2, [r7, #4]
 80040d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040da:	2317      	movs	r3, #23
 80040dc:	18fb      	adds	r3, r7, r3
 80040de:	2200      	movs	r2, #0
 80040e0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2224      	movs	r2, #36	; 0x24
 80040e6:	5c9b      	ldrb	r3, [r3, r2]
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d101      	bne.n	80040f0 <HAL_DMA_Start_IT+0x24>
 80040ec:	2302      	movs	r3, #2
 80040ee:	e070      	b.n	80041d2 <HAL_DMA_Start_IT+0x106>
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2224      	movs	r2, #36	; 0x24
 80040f4:	2101      	movs	r1, #1
 80040f6:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2225      	movs	r2, #37	; 0x25
 80040fc:	5c9b      	ldrb	r3, [r3, r2]
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	2b01      	cmp	r3, #1
 8004102:	d157      	bne.n	80041b4 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2225      	movs	r2, #37	; 0x25
 8004108:	2102      	movs	r1, #2
 800410a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2200      	movs	r2, #0
 8004110:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2101      	movs	r1, #1
 800411e:	438a      	bics	r2, r1
 8004120:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	68b9      	ldr	r1, [r7, #8]
 8004128:	68f8      	ldr	r0, [r7, #12]
 800412a:	f000 f909 	bl	8004340 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004132:	2b00      	cmp	r3, #0
 8004134:	d008      	beq.n	8004148 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	210e      	movs	r1, #14
 8004142:	430a      	orrs	r2, r1
 8004144:	601a      	str	r2, [r3, #0]
 8004146:	e00f      	b.n	8004168 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	2104      	movs	r1, #4
 8004154:	438a      	bics	r2, r1
 8004156:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	681a      	ldr	r2, [r3, #0]
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	210a      	movs	r1, #10
 8004164:	430a      	orrs	r2, r1
 8004166:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	2380      	movs	r3, #128	; 0x80
 8004170:	025b      	lsls	r3, r3, #9
 8004172:	4013      	ands	r3, r2
 8004174:	d008      	beq.n	8004188 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004180:	2180      	movs	r1, #128	; 0x80
 8004182:	0049      	lsls	r1, r1, #1
 8004184:	430a      	orrs	r2, r1
 8004186:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800418c:	2b00      	cmp	r3, #0
 800418e:	d008      	beq.n	80041a2 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004194:	681a      	ldr	r2, [r3, #0]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800419a:	2180      	movs	r1, #128	; 0x80
 800419c:	0049      	lsls	r1, r1, #1
 800419e:	430a      	orrs	r2, r1
 80041a0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2101      	movs	r1, #1
 80041ae:	430a      	orrs	r2, r1
 80041b0:	601a      	str	r2, [r3, #0]
 80041b2:	e007      	b.n	80041c4 <HAL_DMA_Start_IT+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2224      	movs	r2, #36	; 0x24
 80041b8:	2100      	movs	r1, #0
 80041ba:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80041bc:	2317      	movs	r3, #23
 80041be:	18fb      	adds	r3, r7, r3
 80041c0:	2202      	movs	r2, #2
 80041c2:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hdma);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2224      	movs	r2, #36	; 0x24
 80041c8:	2100      	movs	r1, #0
 80041ca:	5499      	strb	r1, [r3, r2]

  return status;
 80041cc:	2317      	movs	r3, #23
 80041ce:	18fb      	adds	r3, r7, r3
 80041d0:	781b      	ldrb	r3, [r3, #0]
}
 80041d2:	0018      	movs	r0, r3
 80041d4:	46bd      	mov	sp, r7
 80041d6:	b006      	add	sp, #24
 80041d8:	bd80      	pop	{r7, pc}
	...

080041dc <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = DMA1->ISR;
 80041e4:	4b55      	ldr	r3, [pc, #340]	; (800433c <HAL_DMA_IRQHandler+0x160>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f6:	221c      	movs	r2, #28
 80041f8:	4013      	ands	r3, r2
 80041fa:	2204      	movs	r2, #4
 80041fc:	409a      	lsls	r2, r3
 80041fe:	0013      	movs	r3, r2
 8004200:	68fa      	ldr	r2, [r7, #12]
 8004202:	4013      	ands	r3, r2
 8004204:	d027      	beq.n	8004256 <HAL_DMA_IRQHandler+0x7a>
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	2204      	movs	r2, #4
 800420a:	4013      	ands	r3, r2
 800420c:	d023      	beq.n	8004256 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2220      	movs	r2, #32
 8004216:	4013      	ands	r3, r2
 8004218:	d107      	bne.n	800422a <HAL_DMA_IRQHandler+0x4e>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2104      	movs	r1, #4
 8004226:	438a      	bics	r2, r1
 8004228:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 800422a:	4b44      	ldr	r3, [pc, #272]	; (800433c <HAL_DMA_IRQHandler+0x160>)
 800422c:	6859      	ldr	r1, [r3, #4]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004232:	221c      	movs	r2, #28
 8004234:	4013      	ands	r3, r2
 8004236:	2204      	movs	r2, #4
 8004238:	409a      	lsls	r2, r3
 800423a:	4b40      	ldr	r3, [pc, #256]	; (800433c <HAL_DMA_IRQHandler+0x160>)
 800423c:	430a      	orrs	r2, r1
 800423e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004244:	2b00      	cmp	r3, #0
 8004246:	d100      	bne.n	800424a <HAL_DMA_IRQHandler+0x6e>
 8004248:	e073      	b.n	8004332 <HAL_DMA_IRQHandler+0x156>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	0010      	movs	r0, r2
 8004252:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004254:	e06d      	b.n	8004332 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425a:	221c      	movs	r2, #28
 800425c:	4013      	ands	r3, r2
 800425e:	2202      	movs	r2, #2
 8004260:	409a      	lsls	r2, r3
 8004262:	0013      	movs	r3, r2
 8004264:	68fa      	ldr	r2, [r7, #12]
 8004266:	4013      	ands	r3, r2
 8004268:	d02e      	beq.n	80042c8 <HAL_DMA_IRQHandler+0xec>
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	2202      	movs	r2, #2
 800426e:	4013      	ands	r3, r2
 8004270:	d02a      	beq.n	80042c8 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2220      	movs	r2, #32
 800427a:	4013      	ands	r3, r2
 800427c:	d10b      	bne.n	8004296 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	210a      	movs	r1, #10
 800428a:	438a      	bics	r2, r1
 800428c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2225      	movs	r2, #37	; 0x25
 8004292:	2101      	movs	r1, #1
 8004294:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 8004296:	4b29      	ldr	r3, [pc, #164]	; (800433c <HAL_DMA_IRQHandler+0x160>)
 8004298:	6859      	ldr	r1, [r3, #4]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800429e:	221c      	movs	r2, #28
 80042a0:	4013      	ands	r3, r2
 80042a2:	2202      	movs	r2, #2
 80042a4:	409a      	lsls	r2, r3
 80042a6:	4b25      	ldr	r3, [pc, #148]	; (800433c <HAL_DMA_IRQHandler+0x160>)
 80042a8:	430a      	orrs	r2, r1
 80042aa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2224      	movs	r2, #36	; 0x24
 80042b0:	2100      	movs	r1, #0
 80042b2:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d03a      	beq.n	8004332 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042c0:	687a      	ldr	r2, [r7, #4]
 80042c2:	0010      	movs	r0, r2
 80042c4:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80042c6:	e034      	b.n	8004332 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))!= 0U) && ((source_it & DMA_IT_TE) != 0U))
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042cc:	221c      	movs	r2, #28
 80042ce:	4013      	ands	r3, r2
 80042d0:	2208      	movs	r2, #8
 80042d2:	409a      	lsls	r2, r3
 80042d4:	0013      	movs	r3, r2
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	4013      	ands	r3, r2
 80042da:	d02b      	beq.n	8004334 <HAL_DMA_IRQHandler+0x158>
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	2208      	movs	r2, #8
 80042e0:	4013      	ands	r3, r2
 80042e2:	d027      	beq.n	8004334 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	210e      	movs	r1, #14
 80042f0:	438a      	bics	r2, r1
 80042f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex& 0x1cU)));
 80042f4:	4b11      	ldr	r3, [pc, #68]	; (800433c <HAL_DMA_IRQHandler+0x160>)
 80042f6:	6859      	ldr	r1, [r3, #4]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fc:	221c      	movs	r2, #28
 80042fe:	4013      	ands	r3, r2
 8004300:	2201      	movs	r2, #1
 8004302:	409a      	lsls	r2, r3
 8004304:	4b0d      	ldr	r3, [pc, #52]	; (800433c <HAL_DMA_IRQHandler+0x160>)
 8004306:	430a      	orrs	r2, r1
 8004308:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2201      	movs	r2, #1
 800430e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2225      	movs	r2, #37	; 0x25
 8004314:	2101      	movs	r1, #1
 8004316:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2224      	movs	r2, #36	; 0x24
 800431c:	2100      	movs	r1, #0
 800431e:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004324:	2b00      	cmp	r3, #0
 8004326:	d005      	beq.n	8004334 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800432c:	687a      	ldr	r2, [r7, #4]
 800432e:	0010      	movs	r0, r2
 8004330:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004332:	46c0      	nop			; (mov r8, r8)
 8004334:	46c0      	nop			; (mov r8, r8)
}
 8004336:	46bd      	mov	sp, r7
 8004338:	b004      	add	sp, #16
 800433a:	bd80      	pop	{r7, pc}
 800433c:	40020000 	.word	0x40020000

08004340 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	60f8      	str	r0, [r7, #12]
 8004348:	60b9      	str	r1, [r7, #8]
 800434a:	607a      	str	r2, [r7, #4]
 800434c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004352:	68fa      	ldr	r2, [r7, #12]
 8004354:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004356:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800435c:	2b00      	cmp	r3, #0
 800435e:	d004      	beq.n	800436a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004364:	68fa      	ldr	r2, [r7, #12]
 8004366:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004368:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 800436a:	4b14      	ldr	r3, [pc, #80]	; (80043bc <DMA_SetConfig+0x7c>)
 800436c:	6859      	ldr	r1, [r3, #4]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004372:	221c      	movs	r2, #28
 8004374:	4013      	ands	r3, r2
 8004376:	2201      	movs	r2, #1
 8004378:	409a      	lsls	r2, r3
 800437a:	4b10      	ldr	r3, [pc, #64]	; (80043bc <DMA_SetConfig+0x7c>)
 800437c:	430a      	orrs	r2, r1
 800437e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	683a      	ldr	r2, [r7, #0]
 8004386:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	2b10      	cmp	r3, #16
 800438e:	d108      	bne.n	80043a2 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	68ba      	ldr	r2, [r7, #8]
 800439e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80043a0:	e007      	b.n	80043b2 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	68ba      	ldr	r2, [r7, #8]
 80043a8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	687a      	ldr	r2, [r7, #4]
 80043b0:	60da      	str	r2, [r3, #12]
}
 80043b2:	46c0      	nop			; (mov r8, r8)
 80043b4:	46bd      	mov	sp, r7
 80043b6:	b004      	add	sp, #16
 80043b8:	bd80      	pop	{r7, pc}
 80043ba:	46c0      	nop			; (mov r8, r8)
 80043bc:	40020000 	.word	0x40020000

080043c0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b084      	sub	sp, #16
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	001a      	movs	r2, r3
 80043ce:	23ff      	movs	r3, #255	; 0xff
 80043d0:	4013      	ands	r3, r2
 80043d2:	3b08      	subs	r3, #8
 80043d4:	2114      	movs	r1, #20
 80043d6:	0018      	movs	r0, r3
 80043d8:	f7fb fe94 	bl	8000104 <__udivsi3>
 80043dc:	0003      	movs	r3, r0
 80043de:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e4:	089b      	lsrs	r3, r3, #2
 80043e6:	4a0a      	ldr	r2, [pc, #40]	; (8004410 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80043e8:	4694      	mov	ip, r2
 80043ea:	4463      	add	r3, ip
 80043ec:	009b      	lsls	r3, r3, #2
 80043ee:	001a      	movs	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	4a07      	ldr	r2, [pc, #28]	; (8004414 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80043f8:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	221c      	movs	r2, #28
 80043fe:	4013      	ands	r3, r2
 8004400:	2201      	movs	r2, #1
 8004402:	409a      	lsls	r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8004408:	46c0      	nop			; (mov r8, r8)
 800440a:	46bd      	mov	sp, r7
 800440c:	b004      	add	sp, #16
 800440e:	bd80      	pop	{r7, pc}
 8004410:	10008200 	.word	0x10008200
 8004414:	40020880 	.word	0x40020880

08004418 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b084      	sub	sp, #16
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	22ff      	movs	r2, #255	; 0xff
 8004426:	4013      	ands	r3, r2
 8004428:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	4a0a      	ldr	r2, [pc, #40]	; (8004458 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800442e:	4694      	mov	ip, r2
 8004430:	4463      	add	r3, ip
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	001a      	movs	r2, r3
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	4a07      	ldr	r2, [pc, #28]	; (800445c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800443e:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	3b01      	subs	r3, #1
 8004444:	2203      	movs	r2, #3
 8004446:	4013      	ands	r3, r2
 8004448:	2201      	movs	r2, #1
 800444a:	409a      	lsls	r2, r3
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	659a      	str	r2, [r3, #88]	; 0x58
}
 8004450:	46c0      	nop			; (mov r8, r8)
 8004452:	46bd      	mov	sp, r7
 8004454:	b004      	add	sp, #16
 8004456:	bd80      	pop	{r7, pc}
 8004458:	1000823f 	.word	0x1000823f
 800445c:	40020940 	.word	0x40020940

08004460 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b086      	sub	sp, #24
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
 8004468:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800446a:	2300      	movs	r3, #0
 800446c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800446e:	e147      	b.n	8004700 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	2101      	movs	r1, #1
 8004476:	697a      	ldr	r2, [r7, #20]
 8004478:	4091      	lsls	r1, r2
 800447a:	000a      	movs	r2, r1
 800447c:	4013      	ands	r3, r2
 800447e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d100      	bne.n	8004488 <HAL_GPIO_Init+0x28>
 8004486:	e138      	b.n	80046fa <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	685b      	ldr	r3, [r3, #4]
 800448c:	2b02      	cmp	r3, #2
 800448e:	d003      	beq.n	8004498 <HAL_GPIO_Init+0x38>
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	2b12      	cmp	r3, #18
 8004496:	d123      	bne.n	80044e0 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	08da      	lsrs	r2, r3, #3
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	3208      	adds	r2, #8
 80044a0:	0092      	lsls	r2, r2, #2
 80044a2:	58d3      	ldr	r3, [r2, r3]
 80044a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	2207      	movs	r2, #7
 80044aa:	4013      	ands	r3, r2
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	220f      	movs	r2, #15
 80044b0:	409a      	lsls	r2, r3
 80044b2:	0013      	movs	r3, r2
 80044b4:	43da      	mvns	r2, r3
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	4013      	ands	r3, r2
 80044ba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	691a      	ldr	r2, [r3, #16]
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	2107      	movs	r1, #7
 80044c4:	400b      	ands	r3, r1
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	409a      	lsls	r2, r3
 80044ca:	0013      	movs	r3, r2
 80044cc:	693a      	ldr	r2, [r7, #16]
 80044ce:	4313      	orrs	r3, r2
 80044d0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	08da      	lsrs	r2, r3, #3
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	3208      	adds	r2, #8
 80044da:	0092      	lsls	r2, r2, #2
 80044dc:	6939      	ldr	r1, [r7, #16]
 80044de:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	005b      	lsls	r3, r3, #1
 80044ea:	2203      	movs	r2, #3
 80044ec:	409a      	lsls	r2, r3
 80044ee:	0013      	movs	r3, r2
 80044f0:	43da      	mvns	r2, r3
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	4013      	ands	r3, r2
 80044f6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	2203      	movs	r2, #3
 80044fe:	401a      	ands	r2, r3
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	005b      	lsls	r3, r3, #1
 8004504:	409a      	lsls	r2, r3
 8004506:	0013      	movs	r3, r2
 8004508:	693a      	ldr	r2, [r7, #16]
 800450a:	4313      	orrs	r3, r2
 800450c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	693a      	ldr	r2, [r7, #16]
 8004512:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	2b01      	cmp	r3, #1
 800451a:	d00b      	beq.n	8004534 <HAL_GPIO_Init+0xd4>
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	2b02      	cmp	r3, #2
 8004522:	d007      	beq.n	8004534 <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004528:	2b11      	cmp	r3, #17
 800452a:	d003      	beq.n	8004534 <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	2b12      	cmp	r3, #18
 8004532:	d130      	bne.n	8004596 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	005b      	lsls	r3, r3, #1
 800453e:	2203      	movs	r2, #3
 8004540:	409a      	lsls	r2, r3
 8004542:	0013      	movs	r3, r2
 8004544:	43da      	mvns	r2, r3
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	4013      	ands	r3, r2
 800454a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	68da      	ldr	r2, [r3, #12]
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	005b      	lsls	r3, r3, #1
 8004554:	409a      	lsls	r2, r3
 8004556:	0013      	movs	r3, r2
 8004558:	693a      	ldr	r2, [r7, #16]
 800455a:	4313      	orrs	r3, r2
 800455c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	693a      	ldr	r2, [r7, #16]
 8004562:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800456a:	2201      	movs	r2, #1
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	409a      	lsls	r2, r3
 8004570:	0013      	movs	r3, r2
 8004572:	43da      	mvns	r2, r3
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	4013      	ands	r3, r2
 8004578:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	091b      	lsrs	r3, r3, #4
 8004580:	2201      	movs	r2, #1
 8004582:	401a      	ands	r2, r3
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	409a      	lsls	r2, r3
 8004588:	0013      	movs	r3, r2
 800458a:	693a      	ldr	r2, [r7, #16]
 800458c:	4313      	orrs	r3, r2
 800458e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	693a      	ldr	r2, [r7, #16]
 8004594:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	005b      	lsls	r3, r3, #1
 80045a0:	2203      	movs	r2, #3
 80045a2:	409a      	lsls	r2, r3
 80045a4:	0013      	movs	r3, r2
 80045a6:	43da      	mvns	r2, r3
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	4013      	ands	r3, r2
 80045ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	689a      	ldr	r2, [r3, #8]
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	005b      	lsls	r3, r3, #1
 80045b6:	409a      	lsls	r2, r3
 80045b8:	0013      	movs	r3, r2
 80045ba:	693a      	ldr	r2, [r7, #16]
 80045bc:	4313      	orrs	r3, r2
 80045be:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	693a      	ldr	r2, [r7, #16]
 80045c4:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	685a      	ldr	r2, [r3, #4]
 80045ca:	2380      	movs	r3, #128	; 0x80
 80045cc:	055b      	lsls	r3, r3, #21
 80045ce:	4013      	ands	r3, r2
 80045d0:	d100      	bne.n	80045d4 <HAL_GPIO_Init+0x174>
 80045d2:	e092      	b.n	80046fa <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80045d4:	4a50      	ldr	r2, [pc, #320]	; (8004718 <HAL_GPIO_Init+0x2b8>)
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	089b      	lsrs	r3, r3, #2
 80045da:	3318      	adds	r3, #24
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	589b      	ldr	r3, [r3, r2]
 80045e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	2203      	movs	r2, #3
 80045e6:	4013      	ands	r3, r2
 80045e8:	00db      	lsls	r3, r3, #3
 80045ea:	220f      	movs	r2, #15
 80045ec:	409a      	lsls	r2, r3
 80045ee:	0013      	movs	r3, r2
 80045f0:	43da      	mvns	r2, r3
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	4013      	ands	r3, r2
 80045f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	23a0      	movs	r3, #160	; 0xa0
 80045fc:	05db      	lsls	r3, r3, #23
 80045fe:	429a      	cmp	r2, r3
 8004600:	d013      	beq.n	800462a <HAL_GPIO_Init+0x1ca>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a45      	ldr	r2, [pc, #276]	; (800471c <HAL_GPIO_Init+0x2bc>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d00d      	beq.n	8004626 <HAL_GPIO_Init+0x1c6>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a44      	ldr	r2, [pc, #272]	; (8004720 <HAL_GPIO_Init+0x2c0>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d007      	beq.n	8004622 <HAL_GPIO_Init+0x1c2>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a43      	ldr	r2, [pc, #268]	; (8004724 <HAL_GPIO_Init+0x2c4>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d101      	bne.n	800461e <HAL_GPIO_Init+0x1be>
 800461a:	2303      	movs	r3, #3
 800461c:	e006      	b.n	800462c <HAL_GPIO_Init+0x1cc>
 800461e:	2305      	movs	r3, #5
 8004620:	e004      	b.n	800462c <HAL_GPIO_Init+0x1cc>
 8004622:	2302      	movs	r3, #2
 8004624:	e002      	b.n	800462c <HAL_GPIO_Init+0x1cc>
 8004626:	2301      	movs	r3, #1
 8004628:	e000      	b.n	800462c <HAL_GPIO_Init+0x1cc>
 800462a:	2300      	movs	r3, #0
 800462c:	697a      	ldr	r2, [r7, #20]
 800462e:	2103      	movs	r1, #3
 8004630:	400a      	ands	r2, r1
 8004632:	00d2      	lsls	r2, r2, #3
 8004634:	4093      	lsls	r3, r2
 8004636:	693a      	ldr	r2, [r7, #16]
 8004638:	4313      	orrs	r3, r2
 800463a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800463c:	4936      	ldr	r1, [pc, #216]	; (8004718 <HAL_GPIO_Init+0x2b8>)
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	089b      	lsrs	r3, r3, #2
 8004642:	3318      	adds	r3, #24
 8004644:	009b      	lsls	r3, r3, #2
 8004646:	693a      	ldr	r2, [r7, #16]
 8004648:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800464a:	4a33      	ldr	r2, [pc, #204]	; (8004718 <HAL_GPIO_Init+0x2b8>)
 800464c:	2380      	movs	r3, #128	; 0x80
 800464e:	58d3      	ldr	r3, [r2, r3]
 8004650:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	43da      	mvns	r2, r3
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	4013      	ands	r3, r2
 800465a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	685a      	ldr	r2, [r3, #4]
 8004660:	2380      	movs	r3, #128	; 0x80
 8004662:	025b      	lsls	r3, r3, #9
 8004664:	4013      	ands	r3, r2
 8004666:	d003      	beq.n	8004670 <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 8004668:	693a      	ldr	r2, [r7, #16]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	4313      	orrs	r3, r2
 800466e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004670:	4929      	ldr	r1, [pc, #164]	; (8004718 <HAL_GPIO_Init+0x2b8>)
 8004672:	2280      	movs	r2, #128	; 0x80
 8004674:	693b      	ldr	r3, [r7, #16]
 8004676:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 8004678:	4a27      	ldr	r2, [pc, #156]	; (8004718 <HAL_GPIO_Init+0x2b8>)
 800467a:	2384      	movs	r3, #132	; 0x84
 800467c:	58d3      	ldr	r3, [r2, r3]
 800467e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	43da      	mvns	r2, r3
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	4013      	ands	r3, r2
 8004688:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	685a      	ldr	r2, [r3, #4]
 800468e:	2380      	movs	r3, #128	; 0x80
 8004690:	029b      	lsls	r3, r3, #10
 8004692:	4013      	ands	r3, r2
 8004694:	d003      	beq.n	800469e <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 8004696:	693a      	ldr	r2, [r7, #16]
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	4313      	orrs	r3, r2
 800469c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800469e:	491e      	ldr	r1, [pc, #120]	; (8004718 <HAL_GPIO_Init+0x2b8>)
 80046a0:	2284      	movs	r2, #132	; 0x84
 80046a2:	693b      	ldr	r3, [r7, #16]
 80046a4:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80046a6:	4b1c      	ldr	r3, [pc, #112]	; (8004718 <HAL_GPIO_Init+0x2b8>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	43da      	mvns	r2, r3
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	4013      	ands	r3, r2
 80046b4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	685a      	ldr	r2, [r3, #4]
 80046ba:	2380      	movs	r3, #128	; 0x80
 80046bc:	035b      	lsls	r3, r3, #13
 80046be:	4013      	ands	r3, r2
 80046c0:	d003      	beq.n	80046ca <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80046c2:	693a      	ldr	r2, [r7, #16]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80046ca:	4b13      	ldr	r3, [pc, #76]	; (8004718 <HAL_GPIO_Init+0x2b8>)
 80046cc:	693a      	ldr	r2, [r7, #16]
 80046ce:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80046d0:	4b11      	ldr	r3, [pc, #68]	; (8004718 <HAL_GPIO_Init+0x2b8>)
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	43da      	mvns	r2, r3
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	4013      	ands	r3, r2
 80046de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	685a      	ldr	r2, [r3, #4]
 80046e4:	2380      	movs	r3, #128	; 0x80
 80046e6:	039b      	lsls	r3, r3, #14
 80046e8:	4013      	ands	r3, r2
 80046ea:	d003      	beq.n	80046f4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80046ec:	693a      	ldr	r2, [r7, #16]
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	4313      	orrs	r3, r2
 80046f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80046f4:	4b08      	ldr	r3, [pc, #32]	; (8004718 <HAL_GPIO_Init+0x2b8>)
 80046f6:	693a      	ldr	r2, [r7, #16]
 80046f8:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	3301      	adds	r3, #1
 80046fe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	40da      	lsrs	r2, r3
 8004708:	1e13      	subs	r3, r2, #0
 800470a:	d000      	beq.n	800470e <HAL_GPIO_Init+0x2ae>
 800470c:	e6b0      	b.n	8004470 <HAL_GPIO_Init+0x10>
  }
}
 800470e:	46c0      	nop			; (mov r8, r8)
 8004710:	46bd      	mov	sp, r7
 8004712:	b006      	add	sp, #24
 8004714:	bd80      	pop	{r7, pc}
 8004716:	46c0      	nop			; (mov r8, r8)
 8004718:	40021800 	.word	0x40021800
 800471c:	50000400 	.word	0x50000400
 8004720:	50000800 	.word	0x50000800
 8004724:	50000c00 	.word	0x50000c00

08004728 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b082      	sub	sp, #8
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	0008      	movs	r0, r1
 8004732:	0011      	movs	r1, r2
 8004734:	1cbb      	adds	r3, r7, #2
 8004736:	1c02      	adds	r2, r0, #0
 8004738:	801a      	strh	r2, [r3, #0]
 800473a:	1c7b      	adds	r3, r7, #1
 800473c:	1c0a      	adds	r2, r1, #0
 800473e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004740:	1c7b      	adds	r3, r7, #1
 8004742:	781b      	ldrb	r3, [r3, #0]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d004      	beq.n	8004752 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004748:	1cbb      	adds	r3, r7, #2
 800474a:	881a      	ldrh	r2, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004750:	e003      	b.n	800475a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004752:	1cbb      	adds	r3, r7, #2
 8004754:	881a      	ldrh	r2, [r3, #0]
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	629a      	str	r2, [r3, #40]	; 0x28
}
 800475a:	46c0      	nop			; (mov r8, r8)
 800475c:	46bd      	mov	sp, r7
 800475e:	b002      	add	sp, #8
 8004760:	bd80      	pop	{r7, pc}
	...

08004764 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b082      	sub	sp, #8
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2b00      	cmp	r3, #0
 8004770:	d101      	bne.n	8004776 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e082      	b.n	800487c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2241      	movs	r2, #65	; 0x41
 800477a:	5c9b      	ldrb	r3, [r3, r2]
 800477c:	b2db      	uxtb	r3, r3
 800477e:	2b00      	cmp	r3, #0
 8004780:	d107      	bne.n	8004792 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2240      	movs	r2, #64	; 0x40
 8004786:	2100      	movs	r1, #0
 8004788:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	0018      	movs	r0, r3
 800478e:	f7fd ff6f 	bl	8002670 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2241      	movs	r2, #65	; 0x41
 8004796:	2124      	movs	r1, #36	; 0x24
 8004798:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	2101      	movs	r1, #1
 80047a6:	438a      	bics	r2, r1
 80047a8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	685a      	ldr	r2, [r3, #4]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4934      	ldr	r1, [pc, #208]	; (8004884 <HAL_I2C_Init+0x120>)
 80047b4:	400a      	ands	r2, r1
 80047b6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	689a      	ldr	r2, [r3, #8]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4931      	ldr	r1, [pc, #196]	; (8004888 <HAL_I2C_Init+0x124>)
 80047c4:	400a      	ands	r2, r1
 80047c6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d108      	bne.n	80047e2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	689a      	ldr	r2, [r3, #8]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	2180      	movs	r1, #128	; 0x80
 80047da:	0209      	lsls	r1, r1, #8
 80047dc:	430a      	orrs	r2, r1
 80047de:	609a      	str	r2, [r3, #8]
 80047e0:	e007      	b.n	80047f2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	689a      	ldr	r2, [r3, #8]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	2184      	movs	r1, #132	; 0x84
 80047ec:	0209      	lsls	r1, r1, #8
 80047ee:	430a      	orrs	r2, r1
 80047f0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	2b02      	cmp	r3, #2
 80047f8:	d104      	bne.n	8004804 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2280      	movs	r2, #128	; 0x80
 8004800:	0112      	lsls	r2, r2, #4
 8004802:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	685a      	ldr	r2, [r3, #4]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	491f      	ldr	r1, [pc, #124]	; (800488c <HAL_I2C_Init+0x128>)
 8004810:	430a      	orrs	r2, r1
 8004812:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	68da      	ldr	r2, [r3, #12]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	491a      	ldr	r1, [pc, #104]	; (8004888 <HAL_I2C_Init+0x124>)
 8004820:	400a      	ands	r2, r1
 8004822:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	691a      	ldr	r2, [r3, #16]
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	695b      	ldr	r3, [r3, #20]
 800482c:	431a      	orrs	r2, r3
 800482e:	0011      	movs	r1, r2
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	699b      	ldr	r3, [r3, #24]
 8004834:	021a      	lsls	r2, r3, #8
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	430a      	orrs	r2, r1
 800483c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	69d9      	ldr	r1, [r3, #28]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6a1a      	ldr	r2, [r3, #32]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	430a      	orrs	r2, r1
 800484c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	2101      	movs	r1, #1
 800485a:	430a      	orrs	r2, r1
 800485c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2200      	movs	r2, #0
 8004862:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2241      	movs	r2, #65	; 0x41
 8004868:	2120      	movs	r1, #32
 800486a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2200      	movs	r2, #0
 8004870:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2242      	movs	r2, #66	; 0x42
 8004876:	2100      	movs	r1, #0
 8004878:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800487a:	2300      	movs	r3, #0
}
 800487c:	0018      	movs	r0, r3
 800487e:	46bd      	mov	sp, r7
 8004880:	b002      	add	sp, #8
 8004882:	bd80      	pop	{r7, pc}
 8004884:	f0ffffff 	.word	0xf0ffffff
 8004888:	ffff7fff 	.word	0xffff7fff
 800488c:	02008000 	.word	0x02008000

08004890 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b082      	sub	sp, #8
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
 8004898:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2241      	movs	r2, #65	; 0x41
 800489e:	5c9b      	ldrb	r3, [r3, r2]
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	2b20      	cmp	r3, #32
 80048a4:	d138      	bne.n	8004918 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2240      	movs	r2, #64	; 0x40
 80048aa:	5c9b      	ldrb	r3, [r3, r2]
 80048ac:	2b01      	cmp	r3, #1
 80048ae:	d101      	bne.n	80048b4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80048b0:	2302      	movs	r3, #2
 80048b2:	e032      	b.n	800491a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2240      	movs	r2, #64	; 0x40
 80048b8:	2101      	movs	r1, #1
 80048ba:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2241      	movs	r2, #65	; 0x41
 80048c0:	2124      	movs	r1, #36	; 0x24
 80048c2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	2101      	movs	r1, #1
 80048d0:	438a      	bics	r2, r1
 80048d2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	681a      	ldr	r2, [r3, #0]
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4911      	ldr	r1, [pc, #68]	; (8004924 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80048e0:	400a      	ands	r2, r1
 80048e2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	6819      	ldr	r1, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	683a      	ldr	r2, [r7, #0]
 80048f0:	430a      	orrs	r2, r1
 80048f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681a      	ldr	r2, [r3, #0]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	2101      	movs	r1, #1
 8004900:	430a      	orrs	r2, r1
 8004902:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2241      	movs	r2, #65	; 0x41
 8004908:	2120      	movs	r1, #32
 800490a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2240      	movs	r2, #64	; 0x40
 8004910:	2100      	movs	r1, #0
 8004912:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004914:	2300      	movs	r3, #0
 8004916:	e000      	b.n	800491a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004918:	2302      	movs	r3, #2
  }
}
 800491a:	0018      	movs	r0, r3
 800491c:	46bd      	mov	sp, r7
 800491e:	b002      	add	sp, #8
 8004920:	bd80      	pop	{r7, pc}
 8004922:	46c0      	nop			; (mov r8, r8)
 8004924:	ffffefff 	.word	0xffffefff

08004928 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b084      	sub	sp, #16
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
 8004930:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2241      	movs	r2, #65	; 0x41
 8004936:	5c9b      	ldrb	r3, [r3, r2]
 8004938:	b2db      	uxtb	r3, r3
 800493a:	2b20      	cmp	r3, #32
 800493c:	d139      	bne.n	80049b2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2240      	movs	r2, #64	; 0x40
 8004942:	5c9b      	ldrb	r3, [r3, r2]
 8004944:	2b01      	cmp	r3, #1
 8004946:	d101      	bne.n	800494c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004948:	2302      	movs	r3, #2
 800494a:	e033      	b.n	80049b4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2240      	movs	r2, #64	; 0x40
 8004950:	2101      	movs	r1, #1
 8004952:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2241      	movs	r2, #65	; 0x41
 8004958:	2124      	movs	r1, #36	; 0x24
 800495a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	2101      	movs	r1, #1
 8004968:	438a      	bics	r2, r1
 800496a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	4a11      	ldr	r2, [pc, #68]	; (80049bc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004978:	4013      	ands	r3, r2
 800497a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	021b      	lsls	r3, r3, #8
 8004980:	68fa      	ldr	r2, [r7, #12]
 8004982:	4313      	orrs	r3, r2
 8004984:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	68fa      	ldr	r2, [r7, #12]
 800498c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	2101      	movs	r1, #1
 800499a:	430a      	orrs	r2, r1
 800499c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2241      	movs	r2, #65	; 0x41
 80049a2:	2120      	movs	r1, #32
 80049a4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2240      	movs	r2, #64	; 0x40
 80049aa:	2100      	movs	r1, #0
 80049ac:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80049ae:	2300      	movs	r3, #0
 80049b0:	e000      	b.n	80049b4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80049b2:	2302      	movs	r3, #2
  }
}
 80049b4:	0018      	movs	r0, r3
 80049b6:	46bd      	mov	sp, r7
 80049b8:	b004      	add	sp, #16
 80049ba:	bd80      	pop	{r7, pc}
 80049bc:	fffff0ff 	.word	0xfffff0ff

080049c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80049c8:	4b19      	ldr	r3, [pc, #100]	; (8004a30 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a19      	ldr	r2, [pc, #100]	; (8004a34 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80049ce:	4013      	ands	r3, r2
 80049d0:	0019      	movs	r1, r3
 80049d2:	4b17      	ldr	r3, [pc, #92]	; (8004a30 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80049d4:	687a      	ldr	r2, [r7, #4]
 80049d6:	430a      	orrs	r2, r1
 80049d8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if(VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80049da:	687a      	ldr	r2, [r7, #4]
 80049dc:	2380      	movs	r3, #128	; 0x80
 80049de:	009b      	lsls	r3, r3, #2
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d11f      	bne.n	8004a24 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock ) / 1000000U) + 1U;
 80049e4:	4b14      	ldr	r3, [pc, #80]	; (8004a38 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80049e6:	681a      	ldr	r2, [r3, #0]
 80049e8:	0013      	movs	r3, r2
 80049ea:	005b      	lsls	r3, r3, #1
 80049ec:	189b      	adds	r3, r3, r2
 80049ee:	005b      	lsls	r3, r3, #1
 80049f0:	4912      	ldr	r1, [pc, #72]	; (8004a3c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80049f2:	0018      	movs	r0, r3
 80049f4:	f7fb fb86 	bl	8000104 <__udivsi3>
 80049f8:	0003      	movs	r3, r0
 80049fa:	3301      	adds	r3, #1
 80049fc:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80049fe:	e008      	b.n	8004a12 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if(wait_loop_index != 0U)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d003      	beq.n	8004a0e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	3b01      	subs	r3, #1
 8004a0a:	60fb      	str	r3, [r7, #12]
 8004a0c:	e001      	b.n	8004a12 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004a0e:	2303      	movs	r3, #3
 8004a10:	e009      	b.n	8004a26 <HAL_PWREx_ControlVoltageScaling+0x66>
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004a12:	4b07      	ldr	r3, [pc, #28]	; (8004a30 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004a14:	695a      	ldr	r2, [r3, #20]
 8004a16:	2380      	movs	r3, #128	; 0x80
 8004a18:	00db      	lsls	r3, r3, #3
 8004a1a:	401a      	ands	r2, r3
 8004a1c:	2380      	movs	r3, #128	; 0x80
 8004a1e:	00db      	lsls	r3, r3, #3
 8004a20:	429a      	cmp	r2, r3
 8004a22:	d0ed      	beq.n	8004a00 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	0018      	movs	r0, r3
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	b004      	add	sp, #16
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	46c0      	nop			; (mov r8, r8)
 8004a30:	40007000 	.word	0x40007000
 8004a34:	fffff9ff 	.word	0xfffff9ff
 8004a38:	20000000 	.word	0x20000000
 8004a3c:	000f4240 	.word	0x000f4240

08004a40 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004a44:	4b03      	ldr	r3, [pc, #12]	; (8004a54 <LL_RCC_GetAPB1Prescaler+0x14>)
 8004a46:	689a      	ldr	r2, [r3, #8]
 8004a48:	23e0      	movs	r3, #224	; 0xe0
 8004a4a:	01db      	lsls	r3, r3, #7
 8004a4c:	4013      	ands	r3, r2
}
 8004a4e:	0018      	movs	r0, r3
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}
 8004a54:	40021000 	.word	0x40021000

08004a58 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b088      	sub	sp, #32
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d101      	bne.n	8004a6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e304      	b.n	8005074 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	4013      	ands	r3, r2
 8004a72:	d100      	bne.n	8004a76 <HAL_RCC_OscConfig+0x1e>
 8004a74:	e07c      	b.n	8004b70 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a76:	4bc3      	ldr	r3, [pc, #780]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	2238      	movs	r2, #56	; 0x38
 8004a7c:	4013      	ands	r3, r2
 8004a7e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a80:	4bc0      	ldr	r3, [pc, #768]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	2203      	movs	r2, #3
 8004a86:	4013      	ands	r3, r2
 8004a88:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004a8a:	69bb      	ldr	r3, [r7, #24]
 8004a8c:	2b10      	cmp	r3, #16
 8004a8e:	d102      	bne.n	8004a96 <HAL_RCC_OscConfig+0x3e>
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	2b03      	cmp	r3, #3
 8004a94:	d002      	beq.n	8004a9c <HAL_RCC_OscConfig+0x44>
 8004a96:	69bb      	ldr	r3, [r7, #24]
 8004a98:	2b08      	cmp	r3, #8
 8004a9a:	d10b      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a9c:	4bb9      	ldr	r3, [pc, #740]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004a9e:	681a      	ldr	r2, [r3, #0]
 8004aa0:	2380      	movs	r3, #128	; 0x80
 8004aa2:	029b      	lsls	r3, r3, #10
 8004aa4:	4013      	ands	r3, r2
 8004aa6:	d062      	beq.n	8004b6e <HAL_RCC_OscConfig+0x116>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d15e      	bne.n	8004b6e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e2df      	b.n	8005074 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685a      	ldr	r2, [r3, #4]
 8004ab8:	2380      	movs	r3, #128	; 0x80
 8004aba:	025b      	lsls	r3, r3, #9
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d107      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x78>
 8004ac0:	4bb0      	ldr	r3, [pc, #704]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	4baf      	ldr	r3, [pc, #700]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004ac6:	2180      	movs	r1, #128	; 0x80
 8004ac8:	0249      	lsls	r1, r1, #9
 8004aca:	430a      	orrs	r2, r1
 8004acc:	601a      	str	r2, [r3, #0]
 8004ace:	e020      	b.n	8004b12 <HAL_RCC_OscConfig+0xba>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685a      	ldr	r2, [r3, #4]
 8004ad4:	23a0      	movs	r3, #160	; 0xa0
 8004ad6:	02db      	lsls	r3, r3, #11
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d10e      	bne.n	8004afa <HAL_RCC_OscConfig+0xa2>
 8004adc:	4ba9      	ldr	r3, [pc, #676]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	4ba8      	ldr	r3, [pc, #672]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004ae2:	2180      	movs	r1, #128	; 0x80
 8004ae4:	02c9      	lsls	r1, r1, #11
 8004ae6:	430a      	orrs	r2, r1
 8004ae8:	601a      	str	r2, [r3, #0]
 8004aea:	4ba6      	ldr	r3, [pc, #664]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	4ba5      	ldr	r3, [pc, #660]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004af0:	2180      	movs	r1, #128	; 0x80
 8004af2:	0249      	lsls	r1, r1, #9
 8004af4:	430a      	orrs	r2, r1
 8004af6:	601a      	str	r2, [r3, #0]
 8004af8:	e00b      	b.n	8004b12 <HAL_RCC_OscConfig+0xba>
 8004afa:	4ba2      	ldr	r3, [pc, #648]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	4ba1      	ldr	r3, [pc, #644]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004b00:	49a1      	ldr	r1, [pc, #644]	; (8004d88 <HAL_RCC_OscConfig+0x330>)
 8004b02:	400a      	ands	r2, r1
 8004b04:	601a      	str	r2, [r3, #0]
 8004b06:	4b9f      	ldr	r3, [pc, #636]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004b08:	681a      	ldr	r2, [r3, #0]
 8004b0a:	4b9e      	ldr	r3, [pc, #632]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004b0c:	499f      	ldr	r1, [pc, #636]	; (8004d8c <HAL_RCC_OscConfig+0x334>)
 8004b0e:	400a      	ands	r2, r1
 8004b10:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d014      	beq.n	8004b44 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b1a:	f7fe fcd3 	bl	80034c4 <HAL_GetTick>
 8004b1e:	0003      	movs	r3, r0
 8004b20:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b22:	e008      	b.n	8004b36 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b24:	f7fe fcce 	bl	80034c4 <HAL_GetTick>
 8004b28:	0002      	movs	r2, r0
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	1ad3      	subs	r3, r2, r3
 8004b2e:	2b64      	cmp	r3, #100	; 0x64
 8004b30:	d901      	bls.n	8004b36 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8004b32:	2303      	movs	r3, #3
 8004b34:	e29e      	b.n	8005074 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b36:	4b93      	ldr	r3, [pc, #588]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	2380      	movs	r3, #128	; 0x80
 8004b3c:	029b      	lsls	r3, r3, #10
 8004b3e:	4013      	ands	r3, r2
 8004b40:	d0f0      	beq.n	8004b24 <HAL_RCC_OscConfig+0xcc>
 8004b42:	e015      	b.n	8004b70 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b44:	f7fe fcbe 	bl	80034c4 <HAL_GetTick>
 8004b48:	0003      	movs	r3, r0
 8004b4a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b4c:	e008      	b.n	8004b60 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b4e:	f7fe fcb9 	bl	80034c4 <HAL_GetTick>
 8004b52:	0002      	movs	r2, r0
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	2b64      	cmp	r3, #100	; 0x64
 8004b5a:	d901      	bls.n	8004b60 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e289      	b.n	8005074 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b60:	4b88      	ldr	r3, [pc, #544]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	2380      	movs	r3, #128	; 0x80
 8004b66:	029b      	lsls	r3, r3, #10
 8004b68:	4013      	ands	r3, r2
 8004b6a:	d1f0      	bne.n	8004b4e <HAL_RCC_OscConfig+0xf6>
 8004b6c:	e000      	b.n	8004b70 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b6e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	2202      	movs	r2, #2
 8004b76:	4013      	ands	r3, r2
 8004b78:	d100      	bne.n	8004b7c <HAL_RCC_OscConfig+0x124>
 8004b7a:	e099      	b.n	8004cb0 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b7c:	4b81      	ldr	r3, [pc, #516]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	2238      	movs	r2, #56	; 0x38
 8004b82:	4013      	ands	r3, r2
 8004b84:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b86:	4b7f      	ldr	r3, [pc, #508]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	2203      	movs	r2, #3
 8004b8c:	4013      	ands	r3, r2
 8004b8e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004b90:	69bb      	ldr	r3, [r7, #24]
 8004b92:	2b10      	cmp	r3, #16
 8004b94:	d102      	bne.n	8004b9c <HAL_RCC_OscConfig+0x144>
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	2b02      	cmp	r3, #2
 8004b9a:	d002      	beq.n	8004ba2 <HAL_RCC_OscConfig+0x14a>
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d135      	bne.n	8004c0e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ba2:	4b78      	ldr	r3, [pc, #480]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	2380      	movs	r3, #128	; 0x80
 8004ba8:	00db      	lsls	r3, r3, #3
 8004baa:	4013      	ands	r3, r2
 8004bac:	d005      	beq.n	8004bba <HAL_RCC_OscConfig+0x162>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d101      	bne.n	8004bba <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8004bb6:	2301      	movs	r3, #1
 8004bb8:	e25c      	b.n	8005074 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bba:	4b72      	ldr	r3, [pc, #456]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	4a74      	ldr	r2, [pc, #464]	; (8004d90 <HAL_RCC_OscConfig+0x338>)
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	0019      	movs	r1, r3
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	695b      	ldr	r3, [r3, #20]
 8004bc8:	021a      	lsls	r2, r3, #8
 8004bca:	4b6e      	ldr	r3, [pc, #440]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004bcc:	430a      	orrs	r2, r1
 8004bce:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8004bd0:	69bb      	ldr	r3, [r7, #24]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d112      	bne.n	8004bfc <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004bd6:	4b6b      	ldr	r3, [pc, #428]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a6e      	ldr	r2, [pc, #440]	; (8004d94 <HAL_RCC_OscConfig+0x33c>)
 8004bdc:	4013      	ands	r3, r2
 8004bde:	0019      	movs	r1, r3
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	691a      	ldr	r2, [r3, #16]
 8004be4:	4b67      	ldr	r3, [pc, #412]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004be6:	430a      	orrs	r2, r1
 8004be8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004bea:	4b66      	ldr	r3, [pc, #408]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	0adb      	lsrs	r3, r3, #11
 8004bf0:	2207      	movs	r2, #7
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	4a68      	ldr	r2, [pc, #416]	; (8004d98 <HAL_RCC_OscConfig+0x340>)
 8004bf6:	40da      	lsrs	r2, r3
 8004bf8:	4b68      	ldr	r3, [pc, #416]	; (8004d9c <HAL_RCC_OscConfig+0x344>)
 8004bfa:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004bfc:	4b68      	ldr	r3, [pc, #416]	; (8004da0 <HAL_RCC_OscConfig+0x348>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	0018      	movs	r0, r3
 8004c02:	f7fe fc05 	bl	8003410 <HAL_InitTick>
 8004c06:	1e03      	subs	r3, r0, #0
 8004c08:	d051      	beq.n	8004cae <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e232      	b.n	8005074 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d030      	beq.n	8004c78 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004c16:	4b5b      	ldr	r3, [pc, #364]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a5e      	ldr	r2, [pc, #376]	; (8004d94 <HAL_RCC_OscConfig+0x33c>)
 8004c1c:	4013      	ands	r3, r2
 8004c1e:	0019      	movs	r1, r3
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	691a      	ldr	r2, [r3, #16]
 8004c24:	4b57      	ldr	r3, [pc, #348]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004c26:	430a      	orrs	r2, r1
 8004c28:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004c2a:	4b56      	ldr	r3, [pc, #344]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	4b55      	ldr	r3, [pc, #340]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004c30:	2180      	movs	r1, #128	; 0x80
 8004c32:	0049      	lsls	r1, r1, #1
 8004c34:	430a      	orrs	r2, r1
 8004c36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c38:	f7fe fc44 	bl	80034c4 <HAL_GetTick>
 8004c3c:	0003      	movs	r3, r0
 8004c3e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c40:	e008      	b.n	8004c54 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c42:	f7fe fc3f 	bl	80034c4 <HAL_GetTick>
 8004c46:	0002      	movs	r2, r0
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	1ad3      	subs	r3, r2, r3
 8004c4c:	2b02      	cmp	r3, #2
 8004c4e:	d901      	bls.n	8004c54 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004c50:	2303      	movs	r3, #3
 8004c52:	e20f      	b.n	8005074 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c54:	4b4b      	ldr	r3, [pc, #300]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	2380      	movs	r3, #128	; 0x80
 8004c5a:	00db      	lsls	r3, r3, #3
 8004c5c:	4013      	ands	r3, r2
 8004c5e:	d0f0      	beq.n	8004c42 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c60:	4b48      	ldr	r3, [pc, #288]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	4a4a      	ldr	r2, [pc, #296]	; (8004d90 <HAL_RCC_OscConfig+0x338>)
 8004c66:	4013      	ands	r3, r2
 8004c68:	0019      	movs	r1, r3
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	695b      	ldr	r3, [r3, #20]
 8004c6e:	021a      	lsls	r2, r3, #8
 8004c70:	4b44      	ldr	r3, [pc, #272]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004c72:	430a      	orrs	r2, r1
 8004c74:	605a      	str	r2, [r3, #4]
 8004c76:	e01b      	b.n	8004cb0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004c78:	4b42      	ldr	r3, [pc, #264]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	4b41      	ldr	r3, [pc, #260]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004c7e:	4949      	ldr	r1, [pc, #292]	; (8004da4 <HAL_RCC_OscConfig+0x34c>)
 8004c80:	400a      	ands	r2, r1
 8004c82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c84:	f7fe fc1e 	bl	80034c4 <HAL_GetTick>
 8004c88:	0003      	movs	r3, r0
 8004c8a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c8c:	e008      	b.n	8004ca0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c8e:	f7fe fc19 	bl	80034c4 <HAL_GetTick>
 8004c92:	0002      	movs	r2, r0
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	2b02      	cmp	r3, #2
 8004c9a:	d901      	bls.n	8004ca0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	e1e9      	b.n	8005074 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ca0:	4b38      	ldr	r3, [pc, #224]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	2380      	movs	r3, #128	; 0x80
 8004ca6:	00db      	lsls	r3, r3, #3
 8004ca8:	4013      	ands	r3, r2
 8004caa:	d1f0      	bne.n	8004c8e <HAL_RCC_OscConfig+0x236>
 8004cac:	e000      	b.n	8004cb0 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004cae:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	2208      	movs	r2, #8
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	d047      	beq.n	8004d4a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8004cba:	4b32      	ldr	r3, [pc, #200]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004cbc:	689b      	ldr	r3, [r3, #8]
 8004cbe:	2238      	movs	r2, #56	; 0x38
 8004cc0:	4013      	ands	r3, r2
 8004cc2:	2b18      	cmp	r3, #24
 8004cc4:	d10a      	bne.n	8004cdc <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004cc6:	4b2f      	ldr	r3, [pc, #188]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004cc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cca:	2202      	movs	r2, #2
 8004ccc:	4013      	ands	r3, r2
 8004cce:	d03c      	beq.n	8004d4a <HAL_RCC_OscConfig+0x2f2>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	699b      	ldr	r3, [r3, #24]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d138      	bne.n	8004d4a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	e1cb      	b.n	8005074 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	699b      	ldr	r3, [r3, #24]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d019      	beq.n	8004d18 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004ce4:	4b27      	ldr	r3, [pc, #156]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004ce6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004ce8:	4b26      	ldr	r3, [pc, #152]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004cea:	2101      	movs	r1, #1
 8004cec:	430a      	orrs	r2, r1
 8004cee:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cf0:	f7fe fbe8 	bl	80034c4 <HAL_GetTick>
 8004cf4:	0003      	movs	r3, r0
 8004cf6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004cf8:	e008      	b.n	8004d0c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cfa:	f7fe fbe3 	bl	80034c4 <HAL_GetTick>
 8004cfe:	0002      	movs	r2, r0
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	1ad3      	subs	r3, r2, r3
 8004d04:	2b02      	cmp	r3, #2
 8004d06:	d901      	bls.n	8004d0c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8004d08:	2303      	movs	r3, #3
 8004d0a:	e1b3      	b.n	8005074 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004d0c:	4b1d      	ldr	r3, [pc, #116]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004d0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d10:	2202      	movs	r2, #2
 8004d12:	4013      	ands	r3, r2
 8004d14:	d0f1      	beq.n	8004cfa <HAL_RCC_OscConfig+0x2a2>
 8004d16:	e018      	b.n	8004d4a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004d18:	4b1a      	ldr	r3, [pc, #104]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004d1a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004d1c:	4b19      	ldr	r3, [pc, #100]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004d1e:	2101      	movs	r1, #1
 8004d20:	438a      	bics	r2, r1
 8004d22:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d24:	f7fe fbce 	bl	80034c4 <HAL_GetTick>
 8004d28:	0003      	movs	r3, r0
 8004d2a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d2c:	e008      	b.n	8004d40 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d2e:	f7fe fbc9 	bl	80034c4 <HAL_GetTick>
 8004d32:	0002      	movs	r2, r0
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	1ad3      	subs	r3, r2, r3
 8004d38:	2b02      	cmp	r3, #2
 8004d3a:	d901      	bls.n	8004d40 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8004d3c:	2303      	movs	r3, #3
 8004d3e:	e199      	b.n	8005074 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d40:	4b10      	ldr	r3, [pc, #64]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004d42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d44:	2202      	movs	r2, #2
 8004d46:	4013      	ands	r3, r2
 8004d48:	d1f1      	bne.n	8004d2e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	2204      	movs	r2, #4
 8004d50:	4013      	ands	r3, r2
 8004d52:	d100      	bne.n	8004d56 <HAL_RCC_OscConfig+0x2fe>
 8004d54:	e0c6      	b.n	8004ee4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d56:	231f      	movs	r3, #31
 8004d58:	18fb      	adds	r3, r7, r3
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8004d5e:	4b09      	ldr	r3, [pc, #36]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004d60:	689b      	ldr	r3, [r3, #8]
 8004d62:	2238      	movs	r2, #56	; 0x38
 8004d64:	4013      	ands	r3, r2
 8004d66:	2b20      	cmp	r3, #32
 8004d68:	d11e      	bne.n	8004da8 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004d6a:	4b06      	ldr	r3, [pc, #24]	; (8004d84 <HAL_RCC_OscConfig+0x32c>)
 8004d6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d6e:	2202      	movs	r2, #2
 8004d70:	4013      	ands	r3, r2
 8004d72:	d100      	bne.n	8004d76 <HAL_RCC_OscConfig+0x31e>
 8004d74:	e0b6      	b.n	8004ee4 <HAL_RCC_OscConfig+0x48c>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d000      	beq.n	8004d80 <HAL_RCC_OscConfig+0x328>
 8004d7e:	e0b1      	b.n	8004ee4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	e177      	b.n	8005074 <HAL_RCC_OscConfig+0x61c>
 8004d84:	40021000 	.word	0x40021000
 8004d88:	fffeffff 	.word	0xfffeffff
 8004d8c:	fffbffff 	.word	0xfffbffff
 8004d90:	ffff80ff 	.word	0xffff80ff
 8004d94:	ffffc7ff 	.word	0xffffc7ff
 8004d98:	00f42400 	.word	0x00f42400
 8004d9c:	20000000 	.word	0x20000000
 8004da0:	20000004 	.word	0x20000004
 8004da4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004da8:	4bb4      	ldr	r3, [pc, #720]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004daa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004dac:	2380      	movs	r3, #128	; 0x80
 8004dae:	055b      	lsls	r3, r3, #21
 8004db0:	4013      	ands	r3, r2
 8004db2:	d101      	bne.n	8004db8 <HAL_RCC_OscConfig+0x360>
 8004db4:	2301      	movs	r3, #1
 8004db6:	e000      	b.n	8004dba <HAL_RCC_OscConfig+0x362>
 8004db8:	2300      	movs	r3, #0
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d011      	beq.n	8004de2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004dbe:	4baf      	ldr	r3, [pc, #700]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004dc0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004dc2:	4bae      	ldr	r3, [pc, #696]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004dc4:	2180      	movs	r1, #128	; 0x80
 8004dc6:	0549      	lsls	r1, r1, #21
 8004dc8:	430a      	orrs	r2, r1
 8004dca:	63da      	str	r2, [r3, #60]	; 0x3c
 8004dcc:	4bab      	ldr	r3, [pc, #684]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004dce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004dd0:	2380      	movs	r3, #128	; 0x80
 8004dd2:	055b      	lsls	r3, r3, #21
 8004dd4:	4013      	ands	r3, r2
 8004dd6:	60fb      	str	r3, [r7, #12]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004dda:	231f      	movs	r3, #31
 8004ddc:	18fb      	adds	r3, r7, r3
 8004dde:	2201      	movs	r2, #1
 8004de0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004de2:	4ba7      	ldr	r3, [pc, #668]	; (8005080 <HAL_RCC_OscConfig+0x628>)
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	2380      	movs	r3, #128	; 0x80
 8004de8:	005b      	lsls	r3, r3, #1
 8004dea:	4013      	ands	r3, r2
 8004dec:	d11a      	bne.n	8004e24 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004dee:	4ba4      	ldr	r3, [pc, #656]	; (8005080 <HAL_RCC_OscConfig+0x628>)
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	4ba3      	ldr	r3, [pc, #652]	; (8005080 <HAL_RCC_OscConfig+0x628>)
 8004df4:	2180      	movs	r1, #128	; 0x80
 8004df6:	0049      	lsls	r1, r1, #1
 8004df8:	430a      	orrs	r2, r1
 8004dfa:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004dfc:	f7fe fb62 	bl	80034c4 <HAL_GetTick>
 8004e00:	0003      	movs	r3, r0
 8004e02:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e04:	e008      	b.n	8004e18 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e06:	f7fe fb5d 	bl	80034c4 <HAL_GetTick>
 8004e0a:	0002      	movs	r2, r0
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	1ad3      	subs	r3, r2, r3
 8004e10:	2b02      	cmp	r3, #2
 8004e12:	d901      	bls.n	8004e18 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8004e14:	2303      	movs	r3, #3
 8004e16:	e12d      	b.n	8005074 <HAL_RCC_OscConfig+0x61c>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004e18:	4b99      	ldr	r3, [pc, #612]	; (8005080 <HAL_RCC_OscConfig+0x628>)
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	2380      	movs	r3, #128	; 0x80
 8004e1e:	005b      	lsls	r3, r3, #1
 8004e20:	4013      	ands	r3, r2
 8004e22:	d0f0      	beq.n	8004e06 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d106      	bne.n	8004e3a <HAL_RCC_OscConfig+0x3e2>
 8004e2c:	4b93      	ldr	r3, [pc, #588]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004e2e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004e30:	4b92      	ldr	r3, [pc, #584]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004e32:	2101      	movs	r1, #1
 8004e34:	430a      	orrs	r2, r1
 8004e36:	65da      	str	r2, [r3, #92]	; 0x5c
 8004e38:	e01c      	b.n	8004e74 <HAL_RCC_OscConfig+0x41c>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	2b05      	cmp	r3, #5
 8004e40:	d10c      	bne.n	8004e5c <HAL_RCC_OscConfig+0x404>
 8004e42:	4b8e      	ldr	r3, [pc, #568]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004e44:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004e46:	4b8d      	ldr	r3, [pc, #564]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004e48:	2104      	movs	r1, #4
 8004e4a:	430a      	orrs	r2, r1
 8004e4c:	65da      	str	r2, [r3, #92]	; 0x5c
 8004e4e:	4b8b      	ldr	r3, [pc, #556]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004e50:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004e52:	4b8a      	ldr	r3, [pc, #552]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004e54:	2101      	movs	r1, #1
 8004e56:	430a      	orrs	r2, r1
 8004e58:	65da      	str	r2, [r3, #92]	; 0x5c
 8004e5a:	e00b      	b.n	8004e74 <HAL_RCC_OscConfig+0x41c>
 8004e5c:	4b87      	ldr	r3, [pc, #540]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004e5e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004e60:	4b86      	ldr	r3, [pc, #536]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004e62:	2101      	movs	r1, #1
 8004e64:	438a      	bics	r2, r1
 8004e66:	65da      	str	r2, [r3, #92]	; 0x5c
 8004e68:	4b84      	ldr	r3, [pc, #528]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004e6a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004e6c:	4b83      	ldr	r3, [pc, #524]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004e6e:	2104      	movs	r1, #4
 8004e70:	438a      	bics	r2, r1
 8004e72:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d014      	beq.n	8004ea6 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e7c:	f7fe fb22 	bl	80034c4 <HAL_GetTick>
 8004e80:	0003      	movs	r3, r0
 8004e82:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e84:	e009      	b.n	8004e9a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e86:	f7fe fb1d 	bl	80034c4 <HAL_GetTick>
 8004e8a:	0002      	movs	r2, r0
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	1ad3      	subs	r3, r2, r3
 8004e90:	4a7c      	ldr	r2, [pc, #496]	; (8005084 <HAL_RCC_OscConfig+0x62c>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d901      	bls.n	8004e9a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8004e96:	2303      	movs	r3, #3
 8004e98:	e0ec      	b.n	8005074 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e9a:	4b78      	ldr	r3, [pc, #480]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004e9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e9e:	2202      	movs	r2, #2
 8004ea0:	4013      	ands	r3, r2
 8004ea2:	d0f0      	beq.n	8004e86 <HAL_RCC_OscConfig+0x42e>
 8004ea4:	e013      	b.n	8004ece <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ea6:	f7fe fb0d 	bl	80034c4 <HAL_GetTick>
 8004eaa:	0003      	movs	r3, r0
 8004eac:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004eae:	e009      	b.n	8004ec4 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eb0:	f7fe fb08 	bl	80034c4 <HAL_GetTick>
 8004eb4:	0002      	movs	r2, r0
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	1ad3      	subs	r3, r2, r3
 8004eba:	4a72      	ldr	r2, [pc, #456]	; (8005084 <HAL_RCC_OscConfig+0x62c>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d901      	bls.n	8004ec4 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8004ec0:	2303      	movs	r3, #3
 8004ec2:	e0d7      	b.n	8005074 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004ec4:	4b6d      	ldr	r3, [pc, #436]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004ec6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ec8:	2202      	movs	r2, #2
 8004eca:	4013      	ands	r3, r2
 8004ecc:	d1f0      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004ece:	231f      	movs	r3, #31
 8004ed0:	18fb      	adds	r3, r7, r3
 8004ed2:	781b      	ldrb	r3, [r3, #0]
 8004ed4:	2b01      	cmp	r3, #1
 8004ed6:	d105      	bne.n	8004ee4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004ed8:	4b68      	ldr	r3, [pc, #416]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004eda:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004edc:	4b67      	ldr	r3, [pc, #412]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004ede:	496a      	ldr	r1, [pc, #424]	; (8005088 <HAL_RCC_OscConfig+0x630>)
 8004ee0:	400a      	ands	r2, r1
 8004ee2:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	69db      	ldr	r3, [r3, #28]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d100      	bne.n	8004eee <HAL_RCC_OscConfig+0x496>
 8004eec:	e0c1      	b.n	8005072 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004eee:	4b63      	ldr	r3, [pc, #396]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	2238      	movs	r2, #56	; 0x38
 8004ef4:	4013      	ands	r3, r2
 8004ef6:	2b10      	cmp	r3, #16
 8004ef8:	d100      	bne.n	8004efc <HAL_RCC_OscConfig+0x4a4>
 8004efa:	e081      	b.n	8005000 <HAL_RCC_OscConfig+0x5a8>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	69db      	ldr	r3, [r3, #28]
 8004f00:	2b02      	cmp	r3, #2
 8004f02:	d156      	bne.n	8004fb2 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f04:	4b5d      	ldr	r3, [pc, #372]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	4b5c      	ldr	r3, [pc, #368]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004f0a:	4960      	ldr	r1, [pc, #384]	; (800508c <HAL_RCC_OscConfig+0x634>)
 8004f0c:	400a      	ands	r2, r1
 8004f0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f10:	f7fe fad8 	bl	80034c4 <HAL_GetTick>
 8004f14:	0003      	movs	r3, r0
 8004f16:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f18:	e008      	b.n	8004f2c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f1a:	f7fe fad3 	bl	80034c4 <HAL_GetTick>
 8004f1e:	0002      	movs	r2, r0
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	1ad3      	subs	r3, r2, r3
 8004f24:	2b02      	cmp	r3, #2
 8004f26:	d901      	bls.n	8004f2c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8004f28:	2303      	movs	r3, #3
 8004f2a:	e0a3      	b.n	8005074 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f2c:	4b53      	ldr	r3, [pc, #332]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	2380      	movs	r3, #128	; 0x80
 8004f32:	049b      	lsls	r3, r3, #18
 8004f34:	4013      	ands	r3, r2
 8004f36:	d1f0      	bne.n	8004f1a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f38:	4b50      	ldr	r3, [pc, #320]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004f3a:	68db      	ldr	r3, [r3, #12]
 8004f3c:	4a54      	ldr	r2, [pc, #336]	; (8005090 <HAL_RCC_OscConfig+0x638>)
 8004f3e:	4013      	ands	r3, r2
 8004f40:	0019      	movs	r1, r3
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a1a      	ldr	r2, [r3, #32]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f4a:	431a      	orrs	r2, r3
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f50:	021b      	lsls	r3, r3, #8
 8004f52:	431a      	orrs	r2, r3
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f58:	431a      	orrs	r2, r3
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f5e:	431a      	orrs	r2, r3
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f64:	431a      	orrs	r2, r3
 8004f66:	4b45      	ldr	r3, [pc, #276]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004f68:	430a      	orrs	r2, r1
 8004f6a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f6c:	4b43      	ldr	r3, [pc, #268]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	4b42      	ldr	r3, [pc, #264]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004f72:	2180      	movs	r1, #128	; 0x80
 8004f74:	0449      	lsls	r1, r1, #17
 8004f76:	430a      	orrs	r2, r1
 8004f78:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004f7a:	4b40      	ldr	r3, [pc, #256]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004f7c:	68da      	ldr	r2, [r3, #12]
 8004f7e:	4b3f      	ldr	r3, [pc, #252]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004f80:	2180      	movs	r1, #128	; 0x80
 8004f82:	0549      	lsls	r1, r1, #21
 8004f84:	430a      	orrs	r2, r1
 8004f86:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f88:	f7fe fa9c 	bl	80034c4 <HAL_GetTick>
 8004f8c:	0003      	movs	r3, r0
 8004f8e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f90:	e008      	b.n	8004fa4 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f92:	f7fe fa97 	bl	80034c4 <HAL_GetTick>
 8004f96:	0002      	movs	r2, r0
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	1ad3      	subs	r3, r2, r3
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	d901      	bls.n	8004fa4 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	e067      	b.n	8005074 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fa4:	4b35      	ldr	r3, [pc, #212]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004fa6:	681a      	ldr	r2, [r3, #0]
 8004fa8:	2380      	movs	r3, #128	; 0x80
 8004faa:	049b      	lsls	r3, r3, #18
 8004fac:	4013      	ands	r3, r2
 8004fae:	d0f0      	beq.n	8004f92 <HAL_RCC_OscConfig+0x53a>
 8004fb0:	e05f      	b.n	8005072 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fb2:	4b32      	ldr	r3, [pc, #200]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004fb4:	681a      	ldr	r2, [r3, #0]
 8004fb6:	4b31      	ldr	r3, [pc, #196]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004fb8:	4934      	ldr	r1, [pc, #208]	; (800508c <HAL_RCC_OscConfig+0x634>)
 8004fba:	400a      	ands	r2, r1
 8004fbc:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8004fbe:	4b2f      	ldr	r3, [pc, #188]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004fc0:	68da      	ldr	r2, [r3, #12]
 8004fc2:	4b2e      	ldr	r3, [pc, #184]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004fc4:	2103      	movs	r1, #3
 8004fc6:	438a      	bics	r2, r1
 8004fc8:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8004fca:	4b2c      	ldr	r3, [pc, #176]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004fcc:	68da      	ldr	r2, [r3, #12]
 8004fce:	4b2b      	ldr	r3, [pc, #172]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004fd0:	4930      	ldr	r1, [pc, #192]	; (8005094 <HAL_RCC_OscConfig+0x63c>)
 8004fd2:	400a      	ands	r2, r1
 8004fd4:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fd6:	f7fe fa75 	bl	80034c4 <HAL_GetTick>
 8004fda:	0003      	movs	r3, r0
 8004fdc:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fde:	e008      	b.n	8004ff2 <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fe0:	f7fe fa70 	bl	80034c4 <HAL_GetTick>
 8004fe4:	0002      	movs	r2, r0
 8004fe6:	693b      	ldr	r3, [r7, #16]
 8004fe8:	1ad3      	subs	r3, r2, r3
 8004fea:	2b02      	cmp	r3, #2
 8004fec:	d901      	bls.n	8004ff2 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	e040      	b.n	8005074 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ff2:	4b22      	ldr	r3, [pc, #136]	; (800507c <HAL_RCC_OscConfig+0x624>)
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	2380      	movs	r3, #128	; 0x80
 8004ff8:	049b      	lsls	r3, r3, #18
 8004ffa:	4013      	ands	r3, r2
 8004ffc:	d1f0      	bne.n	8004fe0 <HAL_RCC_OscConfig+0x588>
 8004ffe:	e038      	b.n	8005072 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	69db      	ldr	r3, [r3, #28]
 8005004:	2b01      	cmp	r3, #1
 8005006:	d101      	bne.n	800500c <HAL_RCC_OscConfig+0x5b4>
      {
        return HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	e033      	b.n	8005074 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {   
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800500c:	4b1b      	ldr	r3, [pc, #108]	; (800507c <HAL_RCC_OscConfig+0x624>)
 800500e:	68db      	ldr	r3, [r3, #12]
 8005010:	617b      	str	r3, [r7, #20]
        if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	2203      	movs	r2, #3
 8005016:	401a      	ands	r2, r3
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a1b      	ldr	r3, [r3, #32]
 800501c:	429a      	cmp	r2, r3
 800501e:	d126      	bne.n	800506e <HAL_RCC_OscConfig+0x616>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	2270      	movs	r2, #112	; 0x70
 8005024:	401a      	ands	r2, r3
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800502a:	429a      	cmp	r2, r3
 800502c:	d11f      	bne.n	800506e <HAL_RCC_OscConfig+0x616>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800502e:	697a      	ldr	r2, [r7, #20]
 8005030:	23fe      	movs	r3, #254	; 0xfe
 8005032:	01db      	lsls	r3, r3, #7
 8005034:	401a      	ands	r2, r3
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800503a:	021b      	lsls	r3, r3, #8
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800503c:	429a      	cmp	r2, r3
 800503e:	d116      	bne.n	800506e <HAL_RCC_OscConfig+0x616>
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005040:	697a      	ldr	r2, [r7, #20]
 8005042:	23f8      	movs	r3, #248	; 0xf8
 8005044:	039b      	lsls	r3, r3, #14
 8005046:	401a      	ands	r2, r3
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800504c:	429a      	cmp	r2, r3
 800504e:	d10e      	bne.n	800506e <HAL_RCC_OscConfig+0x616>
#if defined (RCC_PLLQ_SUPPORT)
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005050:	697a      	ldr	r2, [r7, #20]
 8005052:	23e0      	movs	r3, #224	; 0xe0
 8005054:	051b      	lsls	r3, r3, #20
 8005056:	401a      	ands	r2, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800505c:	429a      	cmp	r2, r3
 800505e:	d106      	bne.n	800506e <HAL_RCC_OscConfig+0x616>
#endif
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	0f5b      	lsrs	r3, r3, #29
 8005064:	075a      	lsls	r2, r3, #29
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800506a:	429a      	cmp	r2, r3
 800506c:	d001      	beq.n	8005072 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e000      	b.n	8005074 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }
  return HAL_OK;
 8005072:	2300      	movs	r3, #0
}
 8005074:	0018      	movs	r0, r3
 8005076:	46bd      	mov	sp, r7
 8005078:	b008      	add	sp, #32
 800507a:	bd80      	pop	{r7, pc}
 800507c:	40021000 	.word	0x40021000
 8005080:	40007000 	.word	0x40007000
 8005084:	00001388 	.word	0x00001388
 8005088:	efffffff 	.word	0xefffffff
 800508c:	feffffff 	.word	0xfeffffff
 8005090:	11c1808c 	.word	0x11c1808c
 8005094:	eefeffff 	.word	0xeefeffff

08005098 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b084      	sub	sp, #16
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d101      	bne.n	80050ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	e0e9      	b.n	8005280 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80050ac:	4b76      	ldr	r3, [pc, #472]	; (8005288 <HAL_RCC_ClockConfig+0x1f0>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	2207      	movs	r2, #7
 80050b2:	4013      	ands	r3, r2
 80050b4:	683a      	ldr	r2, [r7, #0]
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d91e      	bls.n	80050f8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050ba:	4b73      	ldr	r3, [pc, #460]	; (8005288 <HAL_RCC_ClockConfig+0x1f0>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	2207      	movs	r2, #7
 80050c0:	4393      	bics	r3, r2
 80050c2:	0019      	movs	r1, r3
 80050c4:	4b70      	ldr	r3, [pc, #448]	; (8005288 <HAL_RCC_ClockConfig+0x1f0>)
 80050c6:	683a      	ldr	r2, [r7, #0]
 80050c8:	430a      	orrs	r2, r1
 80050ca:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80050cc:	f7fe f9fa 	bl	80034c4 <HAL_GetTick>
 80050d0:	0003      	movs	r3, r0
 80050d2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80050d4:	e009      	b.n	80050ea <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050d6:	f7fe f9f5 	bl	80034c4 <HAL_GetTick>
 80050da:	0002      	movs	r2, r0
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	1ad3      	subs	r3, r2, r3
 80050e0:	4a6a      	ldr	r2, [pc, #424]	; (800528c <HAL_RCC_ClockConfig+0x1f4>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d901      	bls.n	80050ea <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80050e6:	2303      	movs	r3, #3
 80050e8:	e0ca      	b.n	8005280 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80050ea:	4b67      	ldr	r3, [pc, #412]	; (8005288 <HAL_RCC_ClockConfig+0x1f0>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	2207      	movs	r2, #7
 80050f0:	4013      	ands	r3, r2
 80050f2:	683a      	ldr	r2, [r7, #0]
 80050f4:	429a      	cmp	r2, r3
 80050f6:	d1ee      	bne.n	80050d6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	2202      	movs	r2, #2
 80050fe:	4013      	ands	r3, r2
 8005100:	d015      	beq.n	800512e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	2204      	movs	r2, #4
 8005108:	4013      	ands	r3, r2
 800510a:	d006      	beq.n	800511a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800510c:	4b60      	ldr	r3, [pc, #384]	; (8005290 <HAL_RCC_ClockConfig+0x1f8>)
 800510e:	689a      	ldr	r2, [r3, #8]
 8005110:	4b5f      	ldr	r3, [pc, #380]	; (8005290 <HAL_RCC_ClockConfig+0x1f8>)
 8005112:	21e0      	movs	r1, #224	; 0xe0
 8005114:	01c9      	lsls	r1, r1, #7
 8005116:	430a      	orrs	r2, r1
 8005118:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800511a:	4b5d      	ldr	r3, [pc, #372]	; (8005290 <HAL_RCC_ClockConfig+0x1f8>)
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	4a5d      	ldr	r2, [pc, #372]	; (8005294 <HAL_RCC_ClockConfig+0x1fc>)
 8005120:	4013      	ands	r3, r2
 8005122:	0019      	movs	r1, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	689a      	ldr	r2, [r3, #8]
 8005128:	4b59      	ldr	r3, [pc, #356]	; (8005290 <HAL_RCC_ClockConfig+0x1f8>)
 800512a:	430a      	orrs	r2, r1
 800512c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	2201      	movs	r2, #1
 8005134:	4013      	ands	r3, r2
 8005136:	d057      	beq.n	80051e8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	2b01      	cmp	r3, #1
 800513e:	d107      	bne.n	8005150 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005140:	4b53      	ldr	r3, [pc, #332]	; (8005290 <HAL_RCC_ClockConfig+0x1f8>)
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	2380      	movs	r3, #128	; 0x80
 8005146:	029b      	lsls	r3, r3, #10
 8005148:	4013      	ands	r3, r2
 800514a:	d12b      	bne.n	80051a4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800514c:	2301      	movs	r3, #1
 800514e:	e097      	b.n	8005280 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	2b02      	cmp	r3, #2
 8005156:	d107      	bne.n	8005168 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005158:	4b4d      	ldr	r3, [pc, #308]	; (8005290 <HAL_RCC_ClockConfig+0x1f8>)
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	2380      	movs	r3, #128	; 0x80
 800515e:	049b      	lsls	r3, r3, #18
 8005160:	4013      	ands	r3, r2
 8005162:	d11f      	bne.n	80051a4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	e08b      	b.n	8005280 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d107      	bne.n	8005180 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005170:	4b47      	ldr	r3, [pc, #284]	; (8005290 <HAL_RCC_ClockConfig+0x1f8>)
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	2380      	movs	r3, #128	; 0x80
 8005176:	00db      	lsls	r3, r3, #3
 8005178:	4013      	ands	r3, r2
 800517a:	d113      	bne.n	80051a4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e07f      	b.n	8005280 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	2b03      	cmp	r3, #3
 8005186:	d106      	bne.n	8005196 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005188:	4b41      	ldr	r3, [pc, #260]	; (8005290 <HAL_RCC_ClockConfig+0x1f8>)
 800518a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800518c:	2202      	movs	r2, #2
 800518e:	4013      	ands	r3, r2
 8005190:	d108      	bne.n	80051a4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	e074      	b.n	8005280 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005196:	4b3e      	ldr	r3, [pc, #248]	; (8005290 <HAL_RCC_ClockConfig+0x1f8>)
 8005198:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800519a:	2202      	movs	r2, #2
 800519c:	4013      	ands	r3, r2
 800519e:	d101      	bne.n	80051a4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e06d      	b.n	8005280 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80051a4:	4b3a      	ldr	r3, [pc, #232]	; (8005290 <HAL_RCC_ClockConfig+0x1f8>)
 80051a6:	689b      	ldr	r3, [r3, #8]
 80051a8:	2207      	movs	r2, #7
 80051aa:	4393      	bics	r3, r2
 80051ac:	0019      	movs	r1, r3
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	685a      	ldr	r2, [r3, #4]
 80051b2:	4b37      	ldr	r3, [pc, #220]	; (8005290 <HAL_RCC_ClockConfig+0x1f8>)
 80051b4:	430a      	orrs	r2, r1
 80051b6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051b8:	f7fe f984 	bl	80034c4 <HAL_GetTick>
 80051bc:	0003      	movs	r3, r0
 80051be:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051c0:	e009      	b.n	80051d6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051c2:	f7fe f97f 	bl	80034c4 <HAL_GetTick>
 80051c6:	0002      	movs	r2, r0
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	1ad3      	subs	r3, r2, r3
 80051cc:	4a2f      	ldr	r2, [pc, #188]	; (800528c <HAL_RCC_ClockConfig+0x1f4>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d901      	bls.n	80051d6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80051d2:	2303      	movs	r3, #3
 80051d4:	e054      	b.n	8005280 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051d6:	4b2e      	ldr	r3, [pc, #184]	; (8005290 <HAL_RCC_ClockConfig+0x1f8>)
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	2238      	movs	r2, #56	; 0x38
 80051dc:	401a      	ands	r2, r3
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	00db      	lsls	r3, r3, #3
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d1ec      	bne.n	80051c2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80051e8:	4b27      	ldr	r3, [pc, #156]	; (8005288 <HAL_RCC_ClockConfig+0x1f0>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2207      	movs	r2, #7
 80051ee:	4013      	ands	r3, r2
 80051f0:	683a      	ldr	r2, [r7, #0]
 80051f2:	429a      	cmp	r2, r3
 80051f4:	d21e      	bcs.n	8005234 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051f6:	4b24      	ldr	r3, [pc, #144]	; (8005288 <HAL_RCC_ClockConfig+0x1f0>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	2207      	movs	r2, #7
 80051fc:	4393      	bics	r3, r2
 80051fe:	0019      	movs	r1, r3
 8005200:	4b21      	ldr	r3, [pc, #132]	; (8005288 <HAL_RCC_ClockConfig+0x1f0>)
 8005202:	683a      	ldr	r2, [r7, #0]
 8005204:	430a      	orrs	r2, r1
 8005206:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005208:	f7fe f95c 	bl	80034c4 <HAL_GetTick>
 800520c:	0003      	movs	r3, r0
 800520e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005210:	e009      	b.n	8005226 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005212:	f7fe f957 	bl	80034c4 <HAL_GetTick>
 8005216:	0002      	movs	r2, r0
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	1ad3      	subs	r3, r2, r3
 800521c:	4a1b      	ldr	r2, [pc, #108]	; (800528c <HAL_RCC_ClockConfig+0x1f4>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d901      	bls.n	8005226 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005222:	2303      	movs	r3, #3
 8005224:	e02c      	b.n	8005280 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005226:	4b18      	ldr	r3, [pc, #96]	; (8005288 <HAL_RCC_ClockConfig+0x1f0>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	2207      	movs	r2, #7
 800522c:	4013      	ands	r3, r2
 800522e:	683a      	ldr	r2, [r7, #0]
 8005230:	429a      	cmp	r2, r3
 8005232:	d1ee      	bne.n	8005212 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	2204      	movs	r2, #4
 800523a:	4013      	ands	r3, r2
 800523c:	d009      	beq.n	8005252 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800523e:	4b14      	ldr	r3, [pc, #80]	; (8005290 <HAL_RCC_ClockConfig+0x1f8>)
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	4a15      	ldr	r2, [pc, #84]	; (8005298 <HAL_RCC_ClockConfig+0x200>)
 8005244:	4013      	ands	r3, r2
 8005246:	0019      	movs	r1, r3
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	68da      	ldr	r2, [r3, #12]
 800524c:	4b10      	ldr	r3, [pc, #64]	; (8005290 <HAL_RCC_ClockConfig+0x1f8>)
 800524e:	430a      	orrs	r2, r1
 8005250:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005252:	f000 f829 	bl	80052a8 <HAL_RCC_GetSysClockFreq>
 8005256:	0001      	movs	r1, r0
 8005258:	4b0d      	ldr	r3, [pc, #52]	; (8005290 <HAL_RCC_ClockConfig+0x1f8>)
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	0a1b      	lsrs	r3, r3, #8
 800525e:	220f      	movs	r2, #15
 8005260:	401a      	ands	r2, r3
 8005262:	4b0e      	ldr	r3, [pc, #56]	; (800529c <HAL_RCC_ClockConfig+0x204>)
 8005264:	0092      	lsls	r2, r2, #2
 8005266:	58d3      	ldr	r3, [r2, r3]
 8005268:	221f      	movs	r2, #31
 800526a:	4013      	ands	r3, r2
 800526c:	000a      	movs	r2, r1
 800526e:	40da      	lsrs	r2, r3
 8005270:	4b0b      	ldr	r3, [pc, #44]	; (80052a0 <HAL_RCC_ClockConfig+0x208>)
 8005272:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005274:	4b0b      	ldr	r3, [pc, #44]	; (80052a4 <HAL_RCC_ClockConfig+0x20c>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	0018      	movs	r0, r3
 800527a:	f7fe f8c9 	bl	8003410 <HAL_InitTick>
 800527e:	0003      	movs	r3, r0
}
 8005280:	0018      	movs	r0, r3
 8005282:	46bd      	mov	sp, r7
 8005284:	b004      	add	sp, #16
 8005286:	bd80      	pop	{r7, pc}
 8005288:	40022000 	.word	0x40022000
 800528c:	00001388 	.word	0x00001388
 8005290:	40021000 	.word	0x40021000
 8005294:	fffff0ff 	.word	0xfffff0ff
 8005298:	ffff8fff 	.word	0xffff8fff
 800529c:	080085b4 	.word	0x080085b4
 80052a0:	20000000 	.word	0x20000000
 80052a4:	20000004 	.word	0x20000004

080052a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80052a8:	b580      	push	{r7, lr}
 80052aa:	b086      	sub	sp, #24
 80052ac:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80052ae:	4b3c      	ldr	r3, [pc, #240]	; (80053a0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	2238      	movs	r2, #56	; 0x38
 80052b4:	4013      	ands	r3, r2
 80052b6:	d10f      	bne.n	80052d8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80052b8:	4b39      	ldr	r3, [pc, #228]	; (80053a0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	0adb      	lsrs	r3, r3, #11
 80052be:	2207      	movs	r2, #7
 80052c0:	4013      	ands	r3, r2
 80052c2:	2201      	movs	r2, #1
 80052c4:	409a      	lsls	r2, r3
 80052c6:	0013      	movs	r3, r2
 80052c8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80052ca:	6839      	ldr	r1, [r7, #0]
 80052cc:	4835      	ldr	r0, [pc, #212]	; (80053a4 <HAL_RCC_GetSysClockFreq+0xfc>)
 80052ce:	f7fa ff19 	bl	8000104 <__udivsi3>
 80052d2:	0003      	movs	r3, r0
 80052d4:	613b      	str	r3, [r7, #16]
 80052d6:	e05d      	b.n	8005394 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80052d8:	4b31      	ldr	r3, [pc, #196]	; (80053a0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	2238      	movs	r2, #56	; 0x38
 80052de:	4013      	ands	r3, r2
 80052e0:	2b08      	cmp	r3, #8
 80052e2:	d102      	bne.n	80052ea <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80052e4:	4b30      	ldr	r3, [pc, #192]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x100>)
 80052e6:	613b      	str	r3, [r7, #16]
 80052e8:	e054      	b.n	8005394 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80052ea:	4b2d      	ldr	r3, [pc, #180]	; (80053a0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	2238      	movs	r2, #56	; 0x38
 80052f0:	4013      	ands	r3, r2
 80052f2:	2b10      	cmp	r3, #16
 80052f4:	d138      	bne.n	8005368 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80052f6:	4b2a      	ldr	r3, [pc, #168]	; (80053a0 <HAL_RCC_GetSysClockFreq+0xf8>)
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	2203      	movs	r2, #3
 80052fc:	4013      	ands	r3, r2
 80052fe:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005300:	4b27      	ldr	r3, [pc, #156]	; (80053a0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	091b      	lsrs	r3, r3, #4
 8005306:	2207      	movs	r2, #7
 8005308:	4013      	ands	r3, r2
 800530a:	3301      	adds	r3, #1
 800530c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2b03      	cmp	r3, #3
 8005312:	d10d      	bne.n	8005330 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco =  (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005314:	68b9      	ldr	r1, [r7, #8]
 8005316:	4824      	ldr	r0, [pc, #144]	; (80053a8 <HAL_RCC_GetSysClockFreq+0x100>)
 8005318:	f7fa fef4 	bl	8000104 <__udivsi3>
 800531c:	0003      	movs	r3, r0
 800531e:	0019      	movs	r1, r3
 8005320:	4b1f      	ldr	r3, [pc, #124]	; (80053a0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	0a1b      	lsrs	r3, r3, #8
 8005326:	227f      	movs	r2, #127	; 0x7f
 8005328:	4013      	ands	r3, r2
 800532a:	434b      	muls	r3, r1
 800532c:	617b      	str	r3, [r7, #20]
        break;
 800532e:	e00d      	b.n	800534c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005330:	68b9      	ldr	r1, [r7, #8]
 8005332:	481c      	ldr	r0, [pc, #112]	; (80053a4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005334:	f7fa fee6 	bl	8000104 <__udivsi3>
 8005338:	0003      	movs	r3, r0
 800533a:	0019      	movs	r1, r3
 800533c:	4b18      	ldr	r3, [pc, #96]	; (80053a0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	0a1b      	lsrs	r3, r3, #8
 8005342:	227f      	movs	r2, #127	; 0x7f
 8005344:	4013      	ands	r3, r2
 8005346:	434b      	muls	r3, r1
 8005348:	617b      	str	r3, [r7, #20]
        break;
 800534a:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800534c:	4b14      	ldr	r3, [pc, #80]	; (80053a0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	0f5b      	lsrs	r3, r3, #29
 8005352:	2207      	movs	r2, #7
 8005354:	4013      	ands	r3, r2
 8005356:	3301      	adds	r3, #1
 8005358:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800535a:	6879      	ldr	r1, [r7, #4]
 800535c:	6978      	ldr	r0, [r7, #20]
 800535e:	f7fa fed1 	bl	8000104 <__udivsi3>
 8005362:	0003      	movs	r3, r0
 8005364:	613b      	str	r3, [r7, #16]
 8005366:	e015      	b.n	8005394 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8005368:	4b0d      	ldr	r3, [pc, #52]	; (80053a0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	2238      	movs	r2, #56	; 0x38
 800536e:	4013      	ands	r3, r2
 8005370:	2b20      	cmp	r3, #32
 8005372:	d103      	bne.n	800537c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005374:	2380      	movs	r3, #128	; 0x80
 8005376:	021b      	lsls	r3, r3, #8
 8005378:	613b      	str	r3, [r7, #16]
 800537a:	e00b      	b.n	8005394 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800537c:	4b08      	ldr	r3, [pc, #32]	; (80053a0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800537e:	689b      	ldr	r3, [r3, #8]
 8005380:	2238      	movs	r2, #56	; 0x38
 8005382:	4013      	ands	r3, r2
 8005384:	2b18      	cmp	r3, #24
 8005386:	d103      	bne.n	8005390 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005388:	23fa      	movs	r3, #250	; 0xfa
 800538a:	01db      	lsls	r3, r3, #7
 800538c:	613b      	str	r3, [r7, #16]
 800538e:	e001      	b.n	8005394 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005390:	2300      	movs	r3, #0
 8005392:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005394:	693b      	ldr	r3, [r7, #16]
}
 8005396:	0018      	movs	r0, r3
 8005398:	46bd      	mov	sp, r7
 800539a:	b006      	add	sp, #24
 800539c:	bd80      	pop	{r7, pc}
 800539e:	46c0      	nop			; (mov r8, r8)
 80053a0:	40021000 	.word	0x40021000
 80053a4:	00f42400 	.word	0x00f42400
 80053a8:	007a1200 	.word	0x007a1200

080053ac <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053b0:	4b02      	ldr	r3, [pc, #8]	; (80053bc <HAL_RCC_GetHCLKFreq+0x10>)
 80053b2:	681b      	ldr	r3, [r3, #0]
}
 80053b4:	0018      	movs	r0, r3
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
 80053ba:	46c0      	nop			; (mov r8, r8)
 80053bc:	20000000 	.word	0x20000000

080053c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053c0:	b5b0      	push	{r4, r5, r7, lr}
 80053c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80053c4:	f7ff fff2 	bl	80053ac <HAL_RCC_GetHCLKFreq>
 80053c8:	0004      	movs	r4, r0
 80053ca:	f7ff fb39 	bl	8004a40 <LL_RCC_GetAPB1Prescaler>
 80053ce:	0003      	movs	r3, r0
 80053d0:	0b1a      	lsrs	r2, r3, #12
 80053d2:	4b05      	ldr	r3, [pc, #20]	; (80053e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80053d4:	0092      	lsls	r2, r2, #2
 80053d6:	58d3      	ldr	r3, [r2, r3]
 80053d8:	221f      	movs	r2, #31
 80053da:	4013      	ands	r3, r2
 80053dc:	40dc      	lsrs	r4, r3
 80053de:	0023      	movs	r3, r4
}
 80053e0:	0018      	movs	r0, r3
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bdb0      	pop	{r4, r5, r7, pc}
 80053e6:	46c0      	nop			; (mov r8, r8)
 80053e8:	080085f4 	.word	0x080085f4

080053ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b086      	sub	sp, #24
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80053f4:	2313      	movs	r3, #19
 80053f6:	18fb      	adds	r3, r7, r3
 80053f8:	2200      	movs	r2, #0
 80053fa:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80053fc:	2312      	movs	r3, #18
 80053fe:	18fb      	adds	r3, r7, r3
 8005400:	2200      	movs	r2, #0
 8005402:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681a      	ldr	r2, [r3, #0]
 8005408:	2380      	movs	r3, #128	; 0x80
 800540a:	029b      	lsls	r3, r3, #10
 800540c:	4013      	ands	r3, r2
 800540e:	d100      	bne.n	8005412 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005410:	e0a4      	b.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005412:	2311      	movs	r3, #17
 8005414:	18fb      	adds	r3, r7, r3
 8005416:	2200      	movs	r2, #0
 8005418:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800541a:	4ba5      	ldr	r3, [pc, #660]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800541c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800541e:	2380      	movs	r3, #128	; 0x80
 8005420:	055b      	lsls	r3, r3, #21
 8005422:	4013      	ands	r3, r2
 8005424:	d111      	bne.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x5e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005426:	4ba2      	ldr	r3, [pc, #648]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005428:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800542a:	4ba1      	ldr	r3, [pc, #644]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800542c:	2180      	movs	r1, #128	; 0x80
 800542e:	0549      	lsls	r1, r1, #21
 8005430:	430a      	orrs	r2, r1
 8005432:	63da      	str	r2, [r3, #60]	; 0x3c
 8005434:	4b9e      	ldr	r3, [pc, #632]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005436:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005438:	2380      	movs	r3, #128	; 0x80
 800543a:	055b      	lsls	r3, r3, #21
 800543c:	4013      	ands	r3, r2
 800543e:	60bb      	str	r3, [r7, #8]
 8005440:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005442:	2311      	movs	r3, #17
 8005444:	18fb      	adds	r3, r7, r3
 8005446:	2201      	movs	r2, #1
 8005448:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800544a:	4b9a      	ldr	r3, [pc, #616]	; (80056b4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	4b99      	ldr	r3, [pc, #612]	; (80056b4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8005450:	2180      	movs	r1, #128	; 0x80
 8005452:	0049      	lsls	r1, r1, #1
 8005454:	430a      	orrs	r2, r1
 8005456:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005458:	f7fe f834 	bl	80034c4 <HAL_GetTick>
 800545c:	0003      	movs	r3, r0
 800545e:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005460:	e00b      	b.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005462:	f7fe f82f 	bl	80034c4 <HAL_GetTick>
 8005466:	0002      	movs	r2, r0
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	1ad3      	subs	r3, r2, r3
 800546c:	2b02      	cmp	r3, #2
 800546e:	d904      	bls.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        ret = HAL_TIMEOUT;
 8005470:	2313      	movs	r3, #19
 8005472:	18fb      	adds	r3, r7, r3
 8005474:	2203      	movs	r2, #3
 8005476:	701a      	strb	r2, [r3, #0]
        break;
 8005478:	e005      	b.n	8005486 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800547a:	4b8e      	ldr	r3, [pc, #568]	; (80056b4 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	2380      	movs	r3, #128	; 0x80
 8005480:	005b      	lsls	r3, r3, #1
 8005482:	4013      	ands	r3, r2
 8005484:	d0ed      	beq.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }

    if (ret == HAL_OK)
 8005486:	2313      	movs	r3, #19
 8005488:	18fb      	adds	r3, r7, r3
 800548a:	781b      	ldrb	r3, [r3, #0]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d154      	bne.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005490:	4b87      	ldr	r3, [pc, #540]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005492:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005494:	23c0      	movs	r3, #192	; 0xc0
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	4013      	ands	r3, r2
 800549a:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800549c:	697b      	ldr	r3, [r7, #20]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d019      	beq.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0xea>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a6:	697a      	ldr	r2, [r7, #20]
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d014      	beq.n	80054d6 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80054ac:	4b80      	ldr	r3, [pc, #512]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80054ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054b0:	4a81      	ldr	r2, [pc, #516]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80054b2:	4013      	ands	r3, r2
 80054b4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80054b6:	4b7e      	ldr	r3, [pc, #504]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80054b8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80054ba:	4b7d      	ldr	r3, [pc, #500]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80054bc:	2180      	movs	r1, #128	; 0x80
 80054be:	0249      	lsls	r1, r1, #9
 80054c0:	430a      	orrs	r2, r1
 80054c2:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80054c4:	4b7a      	ldr	r3, [pc, #488]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80054c6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80054c8:	4b79      	ldr	r3, [pc, #484]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80054ca:	497c      	ldr	r1, [pc, #496]	; (80056bc <HAL_RCCEx_PeriphCLKConfig+0x2d0>)
 80054cc:	400a      	ands	r2, r1
 80054ce:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80054d0:	4b77      	ldr	r3, [pc, #476]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80054d2:	697a      	ldr	r2, [r7, #20]
 80054d4:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80054d6:	697b      	ldr	r3, [r7, #20]
 80054d8:	2201      	movs	r2, #1
 80054da:	4013      	ands	r3, r2
 80054dc:	d016      	beq.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x120>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054de:	f7fd fff1 	bl	80034c4 <HAL_GetTick>
 80054e2:	0003      	movs	r3, r0
 80054e4:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054e6:	e00c      	b.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054e8:	f7fd ffec 	bl	80034c4 <HAL_GetTick>
 80054ec:	0002      	movs	r2, r0
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	4a73      	ldr	r2, [pc, #460]	; (80056c0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d904      	bls.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x116>
          {
            ret = HAL_TIMEOUT;
 80054f8:	2313      	movs	r3, #19
 80054fa:	18fb      	adds	r3, r7, r3
 80054fc:	2203      	movs	r2, #3
 80054fe:	701a      	strb	r2, [r3, #0]
            break;
 8005500:	e004      	b.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x120>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005502:	4b6b      	ldr	r3, [pc, #428]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005504:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005506:	2202      	movs	r2, #2
 8005508:	4013      	ands	r3, r2
 800550a:	d0ed      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0xfc>
          }
        }
      }

      if (ret == HAL_OK)
 800550c:	2313      	movs	r3, #19
 800550e:	18fb      	adds	r3, r7, r3
 8005510:	781b      	ldrb	r3, [r3, #0]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d10a      	bne.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x140>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005516:	4b66      	ldr	r3, [pc, #408]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005518:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800551a:	4a67      	ldr	r2, [pc, #412]	; (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 800551c:	4013      	ands	r3, r2
 800551e:	0019      	movs	r1, r3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005524:	4b62      	ldr	r3, [pc, #392]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005526:	430a      	orrs	r2, r1
 8005528:	65da      	str	r2, [r3, #92]	; 0x5c
 800552a:	e00c      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x15a>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800552c:	2312      	movs	r3, #18
 800552e:	18fb      	adds	r3, r7, r3
 8005530:	2213      	movs	r2, #19
 8005532:	18ba      	adds	r2, r7, r2
 8005534:	7812      	ldrb	r2, [r2, #0]
 8005536:	701a      	strb	r2, [r3, #0]
 8005538:	e005      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x15a>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800553a:	2312      	movs	r3, #18
 800553c:	18fb      	adds	r3, r7, r3
 800553e:	2213      	movs	r2, #19
 8005540:	18ba      	adds	r2, r7, r2
 8005542:	7812      	ldrb	r2, [r2, #0]
 8005544:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005546:	2311      	movs	r3, #17
 8005548:	18fb      	adds	r3, r7, r3
 800554a:	781b      	ldrb	r3, [r3, #0]
 800554c:	2b01      	cmp	r3, #1
 800554e:	d105      	bne.n	800555c <HAL_RCCEx_PeriphCLKConfig+0x170>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005550:	4b57      	ldr	r3, [pc, #348]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005552:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005554:	4b56      	ldr	r3, [pc, #344]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005556:	495b      	ldr	r1, [pc, #364]	; (80056c4 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8005558:	400a      	ands	r2, r1
 800555a:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2201      	movs	r2, #1
 8005562:	4013      	ands	r3, r2
 8005564:	d009      	beq.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005566:	4b52      	ldr	r3, [pc, #328]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005568:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800556a:	2203      	movs	r2, #3
 800556c:	4393      	bics	r3, r2
 800556e:	0019      	movs	r1, r3
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	685a      	ldr	r2, [r3, #4]
 8005574:	4b4e      	ldr	r3, [pc, #312]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005576:	430a      	orrs	r2, r1
 8005578:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_LPUART1SEL)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	2220      	movs	r2, #32
 8005580:	4013      	ands	r3, r2
 8005582:	d009      	beq.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005584:	4b4a      	ldr	r3, [pc, #296]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005586:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005588:	4a4f      	ldr	r2, [pc, #316]	; (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>)
 800558a:	4013      	ands	r3, r2
 800558c:	0019      	movs	r1, r3
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	689a      	ldr	r2, [r3, #8]
 8005592:	4b47      	ldr	r3, [pc, #284]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005594:	430a      	orrs	r2, r1
 8005596:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPUART1SEL */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681a      	ldr	r2, [r3, #0]
 800559c:	2380      	movs	r3, #128	; 0x80
 800559e:	009b      	lsls	r3, r3, #2
 80055a0:	4013      	ands	r3, r2
 80055a2:	d009      	beq.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80055a4:	4b42      	ldr	r3, [pc, #264]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80055a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055a8:	4a48      	ldr	r2, [pc, #288]	; (80056cc <HAL_RCCEx_PeriphCLKConfig+0x2e0>)
 80055aa:	4013      	ands	r3, r2
 80055ac:	0019      	movs	r1, r3
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	695a      	ldr	r2, [r3, #20]
 80055b2:	4b3f      	ldr	r3, [pc, #252]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80055b4:	430a      	orrs	r2, r1
 80055b6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	2380      	movs	r3, #128	; 0x80
 80055be:	00db      	lsls	r3, r3, #3
 80055c0:	4013      	ands	r3, r2
 80055c2:	d009      	beq.n	80055d8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80055c4:	4b3a      	ldr	r3, [pc, #232]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80055c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055c8:	4a41      	ldr	r2, [pc, #260]	; (80056d0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>)
 80055ca:	4013      	ands	r3, r2
 80055cc:	0019      	movs	r1, r3
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	699a      	ldr	r2, [r3, #24]
 80055d2:	4b37      	ldr	r3, [pc, #220]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80055d4:	430a      	orrs	r2, r1
 80055d6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	2240      	movs	r2, #64	; 0x40
 80055de:	4013      	ands	r3, r2
 80055e0:	d009      	beq.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80055e2:	4b33      	ldr	r3, [pc, #204]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80055e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055e6:	4a3b      	ldr	r2, [pc, #236]	; (80056d4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80055e8:	4013      	ands	r3, r2
 80055ea:	0019      	movs	r1, r3
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	68da      	ldr	r2, [r3, #12]
 80055f0:	4b2f      	ldr	r3, [pc, #188]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 80055f2:	430a      	orrs	r2, r1
 80055f4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RCC_CCIPR_RNGSEL */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681a      	ldr	r2, [r3, #0]
 80055fa:	2380      	movs	r3, #128	; 0x80
 80055fc:	01db      	lsls	r3, r3, #7
 80055fe:	4013      	ands	r3, r2
 8005600:	d015      	beq.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x242>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005602:	4b2b      	ldr	r3, [pc, #172]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005604:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	0899      	lsrs	r1, r3, #2
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	69da      	ldr	r2, [r3, #28]
 800560e:	4b28      	ldr	r3, [pc, #160]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005610:	430a      	orrs	r2, r1
 8005612:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	69da      	ldr	r2, [r3, #28]
 8005618:	2380      	movs	r3, #128	; 0x80
 800561a:	05db      	lsls	r3, r3, #23
 800561c:	429a      	cmp	r2, r3
 800561e:	d106      	bne.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x242>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005620:	4b23      	ldr	r3, [pc, #140]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005622:	68da      	ldr	r2, [r3, #12]
 8005624:	4b22      	ldr	r3, [pc, #136]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005626:	2180      	movs	r1, #128	; 0x80
 8005628:	0249      	lsls	r1, r1, #9
 800562a:	430a      	orrs	r2, r1
 800562c:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_CECSEL */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	2380      	movs	r3, #128	; 0x80
 8005634:	039b      	lsls	r3, r3, #14
 8005636:	4013      	ands	r3, r2
 8005638:	d016      	beq.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800563a:	4b1d      	ldr	r3, [pc, #116]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800563c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800563e:	4a26      	ldr	r2, [pc, #152]	; (80056d8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8005640:	4013      	ands	r3, r2
 8005642:	0019      	movs	r1, r3
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6a1a      	ldr	r2, [r3, #32]
 8005648:	4b19      	ldr	r3, [pc, #100]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800564a:	430a      	orrs	r2, r1
 800564c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6a1a      	ldr	r2, [r3, #32]
 8005652:	2380      	movs	r3, #128	; 0x80
 8005654:	03db      	lsls	r3, r3, #15
 8005656:	429a      	cmp	r2, r3
 8005658:	d106      	bne.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800565a:	4b15      	ldr	r3, [pc, #84]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800565c:	68da      	ldr	r2, [r3, #12]
 800565e:	4b14      	ldr	r3, [pc, #80]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005660:	2180      	movs	r1, #128	; 0x80
 8005662:	0449      	lsls	r1, r1, #17
 8005664:	430a      	orrs	r2, r1
 8005666:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	2380      	movs	r3, #128	; 0x80
 800566e:	011b      	lsls	r3, r3, #4
 8005670:	4013      	ands	r3, r2
 8005672:	d016      	beq.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005674:	4b0e      	ldr	r3, [pc, #56]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005676:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005678:	4a18      	ldr	r2, [pc, #96]	; (80056dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800567a:	4013      	ands	r3, r2
 800567c:	0019      	movs	r1, r3
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	691a      	ldr	r2, [r3, #16]
 8005682:	4b0b      	ldr	r3, [pc, #44]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005684:	430a      	orrs	r2, r1
 8005686:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	691a      	ldr	r2, [r3, #16]
 800568c:	2380      	movs	r3, #128	; 0x80
 800568e:	01db      	lsls	r3, r3, #7
 8005690:	429a      	cmp	r2, r3
 8005692:	d106      	bne.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005694:	4b06      	ldr	r3, [pc, #24]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 8005696:	68da      	ldr	r2, [r3, #12]
 8005698:	4b05      	ldr	r3, [pc, #20]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>)
 800569a:	2180      	movs	r1, #128	; 0x80
 800569c:	0249      	lsls	r1, r1, #9
 800569e:	430a      	orrs	r2, r1
 80056a0:	60da      	str	r2, [r3, #12]
    }
  }

  return status;
 80056a2:	2312      	movs	r3, #18
 80056a4:	18fb      	adds	r3, r7, r3
 80056a6:	781b      	ldrb	r3, [r3, #0]
}
 80056a8:	0018      	movs	r0, r3
 80056aa:	46bd      	mov	sp, r7
 80056ac:	b006      	add	sp, #24
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	40021000 	.word	0x40021000
 80056b4:	40007000 	.word	0x40007000
 80056b8:	fffffcff 	.word	0xfffffcff
 80056bc:	fffeffff 	.word	0xfffeffff
 80056c0:	00001388 	.word	0x00001388
 80056c4:	efffffff 	.word	0xefffffff
 80056c8:	fffff3ff 	.word	0xfffff3ff
 80056cc:	fff3ffff 	.word	0xfff3ffff
 80056d0:	ffcfffff 	.word	0xffcfffff
 80056d4:	ffffcfff 	.word	0xffffcfff
 80056d8:	ffbfffff 	.word	0xffbfffff
 80056dc:	ffff3fff 	.word	0xffff3fff

080056e0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80056e0:	b5b0      	push	{r4, r5, r7, lr}
 80056e2:	b084      	sub	sp, #16
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80056e8:	230f      	movs	r3, #15
 80056ea:	18fb      	adds	r3, r7, r3
 80056ec:	2201      	movs	r2, #1
 80056ee:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d100      	bne.n	80056f8 <HAL_RTC_Init+0x18>
 80056f6:	e07f      	b.n	80057f8 <HAL_RTC_Init+0x118>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

  if(hrtc->State == HAL_RTC_STATE_RESET)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2229      	movs	r2, #41	; 0x29
 80056fc:	5c9b      	ldrb	r3, [r3, r2]
 80056fe:	b2db      	uxtb	r3, r3
 8005700:	2b00      	cmp	r3, #0
 8005702:	d10b      	bne.n	800571c <HAL_RTC_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2228      	movs	r2, #40	; 0x28
 8005708:	2100      	movs	r1, #0
 800570a:	5499      	strb	r1, [r3, r2]

    /* Process TAMP peripheral offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2288      	movs	r2, #136	; 0x88
 8005710:	0212      	lsls	r2, r2, #8
 8005712:	605a      	str	r2, [r3, #4]
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
#else
    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	0018      	movs	r0, r3
 8005718:	f7fc fff6 	bl	8002708 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
  }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2229      	movs	r2, #41	; 0x29
 8005720:	2102      	movs	r1, #2
 8005722:	5499      	strb	r1, [r3, r2]

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	22ca      	movs	r2, #202	; 0xca
 800572a:	625a      	str	r2, [r3, #36]	; 0x24
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	2253      	movs	r2, #83	; 0x53
 8005732:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8005734:	250f      	movs	r5, #15
 8005736:	197c      	adds	r4, r7, r5
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	0018      	movs	r0, r3
 800573c:	f000 f9c7 	bl	8005ace <RTC_EnterInitMode>
 8005740:	0003      	movs	r3, r0
 8005742:	7023      	strb	r3, [r4, #0]
    if(status == HAL_OK)
 8005744:	197b      	adds	r3, r7, r5
 8005746:	781b      	ldrb	r3, [r3, #0]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d148      	bne.n	80057de <HAL_RTC_Init+0xfe>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	699a      	ldr	r2, [r3, #24]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	492c      	ldr	r1, [pc, #176]	; (8005808 <HAL_RTC_Init+0x128>)
 8005758:	400a      	ands	r2, r1
 800575a:	619a      	str	r2, [r3, #24]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	6999      	ldr	r1, [r3, #24]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	689a      	ldr	r2, [r3, #8]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	695b      	ldr	r3, [r3, #20]
 800576a:	431a      	orrs	r2, r3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	69db      	ldr	r3, [r3, #28]
 8005770:	431a      	orrs	r2, r3
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	430a      	orrs	r2, r1
 8005778:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	687a      	ldr	r2, [r7, #4]
 8005780:	6912      	ldr	r2, [r2, #16]
 8005782:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	6919      	ldr	r1, [r3, #16]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	68db      	ldr	r3, [r3, #12]
 800578e:	041a      	lsls	r2, r3, #16
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	430a      	orrs	r2, r1
 8005796:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8005798:	250f      	movs	r5, #15
 800579a:	197c      	adds	r4, r7, r5
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	0018      	movs	r0, r3
 80057a0:	f000 f9d8 	bl	8005b54 <RTC_ExitInitMode>
 80057a4:	0003      	movs	r3, r0
 80057a6:	7023      	strb	r3, [r4, #0]
      if (status == HAL_OK)
 80057a8:	197b      	adds	r3, r7, r5
 80057aa:	781b      	ldrb	r3, [r3, #0]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d116      	bne.n	80057de <HAL_RTC_Init+0xfe>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	699a      	ldr	r2, [r3, #24]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	00d2      	lsls	r2, r2, #3
 80057bc:	08d2      	lsrs	r2, r2, #3
 80057be:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	6999      	ldr	r1, [r3, #24]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6a1b      	ldr	r3, [r3, #32]
 80057ce:	431a      	orrs	r2, r3
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	699b      	ldr	r3, [r3, #24]
 80057d4:	431a      	orrs	r2, r3
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	430a      	orrs	r2, r1
 80057dc:	619a      	str	r2, [r3, #24]
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	22ff      	movs	r2, #255	; 0xff
 80057e4:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 80057e6:	230f      	movs	r3, #15
 80057e8:	18fb      	adds	r3, r7, r3
 80057ea:	781b      	ldrb	r3, [r3, #0]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d103      	bne.n	80057f8 <HAL_RTC_Init+0x118>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2229      	movs	r2, #41	; 0x29
 80057f4:	2101      	movs	r1, #1
 80057f6:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80057f8:	230f      	movs	r3, #15
 80057fa:	18fb      	adds	r3, r7, r3
 80057fc:	781b      	ldrb	r3, [r3, #0]
}
 80057fe:	0018      	movs	r0, r3
 8005800:	46bd      	mov	sp, r7
 8005802:	b004      	add	sp, #16
 8005804:	bdb0      	pop	{r4, r5, r7, pc}
 8005806:	46c0      	nop			; (mov r8, r8)
 8005808:	fb8fffbf 	.word	0xfb8fffbf

0800580c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800580c:	b5b0      	push	{r4, r5, r7, lr}
 800580e:	b086      	sub	sp, #24
 8005810:	af00      	add	r7, sp, #0
 8005812:	60f8      	str	r0, [r7, #12]
 8005814:	60b9      	str	r1, [r7, #8]
 8005816:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2228      	movs	r2, #40	; 0x28
 800581c:	5c9b      	ldrb	r3, [r3, r2]
 800581e:	2b01      	cmp	r3, #1
 8005820:	d101      	bne.n	8005826 <HAL_RTC_SetTime+0x1a>
 8005822:	2302      	movs	r3, #2
 8005824:	e092      	b.n	800594c <HAL_RTC_SetTime+0x140>
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	2228      	movs	r2, #40	; 0x28
 800582a:	2101      	movs	r1, #1
 800582c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	2229      	movs	r2, #41	; 0x29
 8005832:	2102      	movs	r1, #2
 8005834:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	22ca      	movs	r2, #202	; 0xca
 800583c:	625a      	str	r2, [r3, #36]	; 0x24
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	2253      	movs	r2, #83	; 0x53
 8005844:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005846:	2513      	movs	r5, #19
 8005848:	197c      	adds	r4, r7, r5
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	0018      	movs	r0, r3
 800584e:	f000 f93e 	bl	8005ace <RTC_EnterInitMode>
 8005852:	0003      	movs	r3, r0
 8005854:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8005856:	197b      	adds	r3, r7, r5
 8005858:	781b      	ldrb	r3, [r3, #0]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d162      	bne.n	8005924 <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d125      	bne.n	80058b0 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	699b      	ldr	r3, [r3, #24]
 800586a:	2240      	movs	r2, #64	; 0x40
 800586c:	4013      	ands	r3, r2
 800586e:	d102      	bne.n	8005876 <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	2200      	movs	r2, #0
 8005874:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	781b      	ldrb	r3, [r3, #0]
 800587a:	0018      	movs	r0, r3
 800587c:	f000 f9b0 	bl	8005be0 <RTC_ByteToBcd2>
 8005880:	0003      	movs	r3, r0
 8005882:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	785b      	ldrb	r3, [r3, #1]
 8005888:	0018      	movs	r0, r3
 800588a:	f000 f9a9 	bl	8005be0 <RTC_ByteToBcd2>
 800588e:	0003      	movs	r3, r0
 8005890:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005892:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	789b      	ldrb	r3, [r3, #2]
 8005898:	0018      	movs	r0, r3
 800589a:	f000 f9a1 	bl	8005be0 <RTC_ByteToBcd2>
 800589e:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80058a0:	0022      	movs	r2, r4
 80058a2:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	78db      	ldrb	r3, [r3, #3]
 80058a8:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80058aa:	4313      	orrs	r3, r2
 80058ac:	617b      	str	r3, [r7, #20]
 80058ae:	e017      	b.n	80058e0 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	699b      	ldr	r3, [r3, #24]
 80058b6:	2240      	movs	r2, #64	; 0x40
 80058b8:	4013      	ands	r3, r2
 80058ba:	d102      	bne.n	80058c2 <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	2200      	movs	r2, #0
 80058c0:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	781b      	ldrb	r3, [r3, #0]
 80058c6:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	785b      	ldrb	r3, [r3, #1]
 80058cc:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80058ce:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80058d0:	68ba      	ldr	r2, [r7, #8]
 80058d2:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80058d4:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	78db      	ldrb	r3, [r3, #3]
 80058da:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80058dc:	4313      	orrs	r3, r2
 80058de:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	697a      	ldr	r2, [r7, #20]
 80058e6:	491b      	ldr	r1, [pc, #108]	; (8005954 <HAL_RTC_SetTime+0x148>)
 80058e8:	400a      	ands	r2, r1
 80058ea:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	699a      	ldr	r2, [r3, #24]
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4918      	ldr	r1, [pc, #96]	; (8005958 <HAL_RTC_SetTime+0x14c>)
 80058f8:	400a      	ands	r2, r1
 80058fa:	619a      	str	r2, [r3, #24]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	6999      	ldr	r1, [r3, #24]
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	68da      	ldr	r2, [r3, #12]
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	691b      	ldr	r3, [r3, #16]
 800590a:	431a      	orrs	r2, r3
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	430a      	orrs	r2, r1
 8005912:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005914:	2313      	movs	r3, #19
 8005916:	18fc      	adds	r4, r7, r3
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	0018      	movs	r0, r3
 800591c:	f000 f91a 	bl	8005b54 <RTC_ExitInitMode>
 8005920:	0003      	movs	r3, r0
 8005922:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	22ff      	movs	r2, #255	; 0xff
 800592a:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 800592c:	2313      	movs	r3, #19
 800592e:	18fb      	adds	r3, r7, r3
 8005930:	781b      	ldrb	r3, [r3, #0]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d103      	bne.n	800593e <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2229      	movs	r2, #41	; 0x29
 800593a:	2101      	movs	r1, #1
 800593c:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2228      	movs	r2, #40	; 0x28
 8005942:	2100      	movs	r1, #0
 8005944:	5499      	strb	r1, [r3, r2]

  return status;
 8005946:	2313      	movs	r3, #19
 8005948:	18fb      	adds	r3, r7, r3
 800594a:	781b      	ldrb	r3, [r3, #0]
}
 800594c:	0018      	movs	r0, r3
 800594e:	46bd      	mov	sp, r7
 8005950:	b006      	add	sp, #24
 8005952:	bdb0      	pop	{r4, r5, r7, pc}
 8005954:	007f7f7f 	.word	0x007f7f7f
 8005958:	fffbffff 	.word	0xfffbffff

0800595c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800595c:	b5b0      	push	{r4, r5, r7, lr}
 800595e:	b086      	sub	sp, #24
 8005960:	af00      	add	r7, sp, #0
 8005962:	60f8      	str	r0, [r7, #12]
 8005964:	60b9      	str	r1, [r7, #8]
 8005966:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2228      	movs	r2, #40	; 0x28
 800596c:	5c9b      	ldrb	r3, [r3, r2]
 800596e:	2b01      	cmp	r3, #1
 8005970:	d101      	bne.n	8005976 <HAL_RTC_SetDate+0x1a>
 8005972:	2302      	movs	r3, #2
 8005974:	e07e      	b.n	8005a74 <HAL_RTC_SetDate+0x118>
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2228      	movs	r2, #40	; 0x28
 800597a:	2101      	movs	r1, #1
 800597c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2229      	movs	r2, #41	; 0x29
 8005982:	2102      	movs	r1, #2
 8005984:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d10e      	bne.n	80059aa <HAL_RTC_SetDate+0x4e>
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	785b      	ldrb	r3, [r3, #1]
 8005990:	001a      	movs	r2, r3
 8005992:	2310      	movs	r3, #16
 8005994:	4013      	ands	r3, r2
 8005996:	d008      	beq.n	80059aa <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	785b      	ldrb	r3, [r3, #1]
 800599c:	2210      	movs	r2, #16
 800599e:	4393      	bics	r3, r2
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	330a      	adds	r3, #10
 80059a4:	b2da      	uxtb	r2, r3
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d11c      	bne.n	80059ea <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	78db      	ldrb	r3, [r3, #3]
 80059b4:	0018      	movs	r0, r3
 80059b6:	f000 f913 	bl	8005be0 <RTC_ByteToBcd2>
 80059ba:	0003      	movs	r3, r0
 80059bc:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	785b      	ldrb	r3, [r3, #1]
 80059c2:	0018      	movs	r0, r3
 80059c4:	f000 f90c 	bl	8005be0 <RTC_ByteToBcd2>
 80059c8:	0003      	movs	r3, r0
 80059ca:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80059cc:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	789b      	ldrb	r3, [r3, #2]
 80059d2:	0018      	movs	r0, r3
 80059d4:	f000 f904 	bl	8005be0 <RTC_ByteToBcd2>
 80059d8:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80059da:	0022      	movs	r2, r4
 80059dc:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	781b      	ldrb	r3, [r3, #0]
 80059e2:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80059e4:	4313      	orrs	r3, r2
 80059e6:	617b      	str	r3, [r7, #20]
 80059e8:	e00e      	b.n	8005a08 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	78db      	ldrb	r3, [r3, #3]
 80059ee:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	785b      	ldrb	r3, [r3, #1]
 80059f4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80059f6:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 80059f8:	68ba      	ldr	r2, [r7, #8]
 80059fa:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80059fc:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	781b      	ldrb	r3, [r3, #0]
 8005a02:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005a04:	4313      	orrs	r3, r2
 8005a06:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	22ca      	movs	r2, #202	; 0xca
 8005a0e:	625a      	str	r2, [r3, #36]	; 0x24
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	2253      	movs	r2, #83	; 0x53
 8005a16:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005a18:	2513      	movs	r5, #19
 8005a1a:	197c      	adds	r4, r7, r5
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	0018      	movs	r0, r3
 8005a20:	f000 f855 	bl	8005ace <RTC_EnterInitMode>
 8005a24:	0003      	movs	r3, r0
 8005a26:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8005a28:	197b      	adds	r3, r7, r5
 8005a2a:	781b      	ldrb	r3, [r3, #0]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d10d      	bne.n	8005a4c <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	697a      	ldr	r2, [r7, #20]
 8005a36:	4911      	ldr	r1, [pc, #68]	; (8005a7c <HAL_RTC_SetDate+0x120>)
 8005a38:	400a      	ands	r2, r1
 8005a3a:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005a3c:	2313      	movs	r3, #19
 8005a3e:	18fc      	adds	r4, r7, r3
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	0018      	movs	r0, r3
 8005a44:	f000 f886 	bl	8005b54 <RTC_ExitInitMode>
 8005a48:	0003      	movs	r3, r0
 8005a4a:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	22ff      	movs	r2, #255	; 0xff
 8005a52:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8005a54:	2313      	movs	r3, #19
 8005a56:	18fb      	adds	r3, r7, r3
 8005a58:	781b      	ldrb	r3, [r3, #0]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d103      	bne.n	8005a66 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	2229      	movs	r2, #41	; 0x29
 8005a62:	2101      	movs	r1, #1
 8005a64:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2228      	movs	r2, #40	; 0x28
 8005a6a:	2100      	movs	r1, #0
 8005a6c:	5499      	strb	r1, [r3, r2]

  return status;
 8005a6e:	2313      	movs	r3, #19
 8005a70:	18fb      	adds	r3, r7, r3
 8005a72:	781b      	ldrb	r3, [r3, #0]
}
 8005a74:	0018      	movs	r0, r3
 8005a76:	46bd      	mov	sp, r7
 8005a78:	b006      	add	sp, #24
 8005a7a:	bdb0      	pop	{r4, r5, r7, pc}
 8005a7c:	00ffff3f 	.word	0x00ffff3f

08005a80 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b084      	sub	sp, #16
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	68da      	ldr	r2, [r3, #12]
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	21a0      	movs	r1, #160	; 0xa0
 8005a94:	438a      	bics	r2, r1
 8005a96:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8005a98:	f7fd fd14 	bl	80034c4 <HAL_GetTick>
 8005a9c:	0003      	movs	r3, r0
 8005a9e:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005aa0:	e00a      	b.n	8005ab8 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005aa2:	f7fd fd0f 	bl	80034c4 <HAL_GetTick>
 8005aa6:	0002      	movs	r2, r0
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	1ad2      	subs	r2, r2, r3
 8005aac:	23fa      	movs	r3, #250	; 0xfa
 8005aae:	009b      	lsls	r3, r3, #2
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	d901      	bls.n	8005ab8 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005ab4:	2303      	movs	r3, #3
 8005ab6:	e006      	b.n	8005ac6 <HAL_RTC_WaitForSynchro+0x46>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	68db      	ldr	r3, [r3, #12]
 8005abe:	2220      	movs	r2, #32
 8005ac0:	4013      	ands	r3, r2
 8005ac2:	d0ee      	beq.n	8005aa2 <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8005ac4:	2300      	movs	r3, #0
}
 8005ac6:	0018      	movs	r0, r3
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	b004      	add	sp, #16
 8005acc:	bd80      	pop	{r7, pc}

08005ace <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005ace:	b580      	push	{r7, lr}
 8005ad0:	b084      	sub	sp, #16
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8005ad6:	230f      	movs	r3, #15
 8005ad8:	18fb      	adds	r3, r7, r3
 8005ada:	2200      	movs	r2, #0
 8005adc:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	68db      	ldr	r3, [r3, #12]
 8005ae4:	2240      	movs	r2, #64	; 0x40
 8005ae6:	4013      	ands	r3, r2
 8005ae8:	d12d      	bne.n	8005b46 <RTC_EnterInitMode+0x78>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	68da      	ldr	r2, [r3, #12]
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	2180      	movs	r1, #128	; 0x80
 8005af6:	430a      	orrs	r2, r1
 8005af8:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005afa:	f7fd fce3 	bl	80034c4 <HAL_GetTick>
 8005afe:	0003      	movs	r3, r0
 8005b00:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005b02:	e015      	b.n	8005b30 <RTC_EnterInitMode+0x62>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8005b04:	f7fd fcde 	bl	80034c4 <HAL_GetTick>
 8005b08:	0002      	movs	r2, r0
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	1ad2      	subs	r2, r2, r3
 8005b0e:	210f      	movs	r1, #15
 8005b10:	187b      	adds	r3, r7, r1
 8005b12:	1879      	adds	r1, r7, r1
 8005b14:	7809      	ldrb	r1, [r1, #0]
 8005b16:	7019      	strb	r1, [r3, #0]
 8005b18:	23fa      	movs	r3, #250	; 0xfa
 8005b1a:	009b      	lsls	r3, r3, #2
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	d907      	bls.n	8005b30 <RTC_EnterInitMode+0x62>
      {
        status = HAL_TIMEOUT;
 8005b20:	230f      	movs	r3, #15
 8005b22:	18fb      	adds	r3, r7, r3
 8005b24:	2203      	movs	r2, #3
 8005b26:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2229      	movs	r2, #41	; 0x29
 8005b2c:	2103      	movs	r1, #3
 8005b2e:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	68db      	ldr	r3, [r3, #12]
 8005b36:	2240      	movs	r2, #64	; 0x40
 8005b38:	4013      	ands	r3, r2
 8005b3a:	d104      	bne.n	8005b46 <RTC_EnterInitMode+0x78>
 8005b3c:	230f      	movs	r3, #15
 8005b3e:	18fb      	adds	r3, r7, r3
 8005b40:	781b      	ldrb	r3, [r3, #0]
 8005b42:	2b03      	cmp	r3, #3
 8005b44:	d1de      	bne.n	8005b04 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005b46:	230f      	movs	r3, #15
 8005b48:	18fb      	adds	r3, r7, r3
 8005b4a:	781b      	ldrb	r3, [r3, #0]
}
 8005b4c:	0018      	movs	r0, r3
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	b004      	add	sp, #16
 8005b52:	bd80      	pop	{r7, pc}

08005b54 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b084      	sub	sp, #16
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b5c:	230f      	movs	r3, #15
 8005b5e:	18fb      	adds	r3, r7, r3
 8005b60:	2200      	movs	r2, #0
 8005b62:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8005b64:	4b1d      	ldr	r3, [pc, #116]	; (8005bdc <RTC_ExitInitMode+0x88>)
 8005b66:	68da      	ldr	r2, [r3, #12]
 8005b68:	4b1c      	ldr	r3, [pc, #112]	; (8005bdc <RTC_ExitInitMode+0x88>)
 8005b6a:	2180      	movs	r1, #128	; 0x80
 8005b6c:	438a      	bics	r2, r1
 8005b6e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8005b70:	4b1a      	ldr	r3, [pc, #104]	; (8005bdc <RTC_ExitInitMode+0x88>)
 8005b72:	699b      	ldr	r3, [r3, #24]
 8005b74:	2220      	movs	r2, #32
 8005b76:	4013      	ands	r3, r2
 8005b78:	d10e      	bne.n	8005b98 <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	0018      	movs	r0, r3
 8005b7e:	f7ff ff7f 	bl	8005a80 <HAL_RTC_WaitForSynchro>
 8005b82:	1e03      	subs	r3, r0, #0
 8005b84:	d022      	beq.n	8005bcc <RTC_ExitInitMode+0x78>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2229      	movs	r2, #41	; 0x29
 8005b8a:	2103      	movs	r1, #3
 8005b8c:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8005b8e:	230f      	movs	r3, #15
 8005b90:	18fb      	adds	r3, r7, r3
 8005b92:	2203      	movs	r2, #3
 8005b94:	701a      	strb	r2, [r3, #0]
 8005b96:	e019      	b.n	8005bcc <RTC_ExitInitMode+0x78>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005b98:	4b10      	ldr	r3, [pc, #64]	; (8005bdc <RTC_ExitInitMode+0x88>)
 8005b9a:	699a      	ldr	r2, [r3, #24]
 8005b9c:	4b0f      	ldr	r3, [pc, #60]	; (8005bdc <RTC_ExitInitMode+0x88>)
 8005b9e:	2120      	movs	r1, #32
 8005ba0:	438a      	bics	r2, r1
 8005ba2:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	0018      	movs	r0, r3
 8005ba8:	f7ff ff6a 	bl	8005a80 <HAL_RTC_WaitForSynchro>
 8005bac:	1e03      	subs	r3, r0, #0
 8005bae:	d007      	beq.n	8005bc0 <RTC_ExitInitMode+0x6c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2229      	movs	r2, #41	; 0x29
 8005bb4:	2103      	movs	r1, #3
 8005bb6:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8005bb8:	230f      	movs	r3, #15
 8005bba:	18fb      	adds	r3, r7, r3
 8005bbc:	2203      	movs	r2, #3
 8005bbe:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8005bc0:	4b06      	ldr	r3, [pc, #24]	; (8005bdc <RTC_ExitInitMode+0x88>)
 8005bc2:	699a      	ldr	r2, [r3, #24]
 8005bc4:	4b05      	ldr	r3, [pc, #20]	; (8005bdc <RTC_ExitInitMode+0x88>)
 8005bc6:	2120      	movs	r1, #32
 8005bc8:	430a      	orrs	r2, r1
 8005bca:	619a      	str	r2, [r3, #24]
  }

  return status;
 8005bcc:	230f      	movs	r3, #15
 8005bce:	18fb      	adds	r3, r7, r3
 8005bd0:	781b      	ldrb	r3, [r3, #0]
}
 8005bd2:	0018      	movs	r0, r3
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	b004      	add	sp, #16
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	46c0      	nop			; (mov r8, r8)
 8005bdc:	40002800 	.word	0x40002800

08005be0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b084      	sub	sp, #16
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	0002      	movs	r2, r0
 8005be8:	1dfb      	adds	r3, r7, #7
 8005bea:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8005bec:	2300      	movs	r3, #0
 8005bee:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8005bf0:	230b      	movs	r3, #11
 8005bf2:	18fb      	adds	r3, r7, r3
 8005bf4:	1dfa      	adds	r2, r7, #7
 8005bf6:	7812      	ldrb	r2, [r2, #0]
 8005bf8:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8005bfa:	e008      	b.n	8005c0e <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	3301      	adds	r3, #1
 8005c00:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8005c02:	220b      	movs	r2, #11
 8005c04:	18bb      	adds	r3, r7, r2
 8005c06:	18ba      	adds	r2, r7, r2
 8005c08:	7812      	ldrb	r2, [r2, #0]
 8005c0a:	3a0a      	subs	r2, #10
 8005c0c:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8005c0e:	230b      	movs	r3, #11
 8005c10:	18fb      	adds	r3, r7, r3
 8005c12:	781b      	ldrb	r3, [r3, #0]
 8005c14:	2b09      	cmp	r3, #9
 8005c16:	d8f1      	bhi.n	8005bfc <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	b2db      	uxtb	r3, r3
 8005c1c:	011b      	lsls	r3, r3, #4
 8005c1e:	b2da      	uxtb	r2, r3
 8005c20:	230b      	movs	r3, #11
 8005c22:	18fb      	adds	r3, r7, r3
 8005c24:	781b      	ldrb	r3, [r3, #0]
 8005c26:	4313      	orrs	r3, r2
 8005c28:	b2db      	uxtb	r3, r3
}
 8005c2a:	0018      	movs	r0, r3
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	b004      	add	sp, #16
 8005c30:	bd80      	pop	{r7, pc}
	...

08005c34 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b084      	sub	sp, #16
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d101      	bne.n	8005c46 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	e08a      	b.n	8005d5c <HAL_SPI_Init+0x128>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	225d      	movs	r2, #93	; 0x5d
 8005c50:	5c9b      	ldrb	r3, [r3, r2]
 8005c52:	b2db      	uxtb	r3, r3
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d107      	bne.n	8005c68 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	225c      	movs	r2, #92	; 0x5c
 8005c5c:	2100      	movs	r1, #0
 8005c5e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	0018      	movs	r0, r3
 8005c64:	f7fc fd76 	bl	8002754 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	225d      	movs	r2, #93	; 0x5d
 8005c6c:	2102      	movs	r1, #2
 8005c6e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	2140      	movs	r1, #64	; 0x40
 8005c7c:	438a      	bics	r2, r1
 8005c7e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	68da      	ldr	r2, [r3, #12]
 8005c84:	23e0      	movs	r3, #224	; 0xe0
 8005c86:	00db      	lsls	r3, r3, #3
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d902      	bls.n	8005c92 <HAL_SPI_Init+0x5e>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	60fb      	str	r3, [r7, #12]
 8005c90:	e002      	b.n	8005c98 <HAL_SPI_Init+0x64>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005c92:	2380      	movs	r3, #128	; 0x80
 8005c94:	015b      	lsls	r3, r3, #5
 8005c96:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	68da      	ldr	r2, [r3, #12]
 8005c9c:	23f0      	movs	r3, #240	; 0xf0
 8005c9e:	011b      	lsls	r3, r3, #4
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d008      	beq.n	8005cb6 <HAL_SPI_Init+0x82>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	68da      	ldr	r2, [r3, #12]
 8005ca8:	23e0      	movs	r3, #224	; 0xe0
 8005caa:	00db      	lsls	r3, r3, #3
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d002      	beq.n	8005cb6 <HAL_SPI_Init+0x82>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d10c      	bne.n	8005cd8 <HAL_SPI_Init+0xa4>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	68da      	ldr	r2, [r3, #12]
 8005cc2:	23e0      	movs	r3, #224	; 0xe0
 8005cc4:	00db      	lsls	r3, r3, #3
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d903      	bls.n	8005cd2 <HAL_SPI_Init+0x9e>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2202      	movs	r2, #2
 8005cce:	631a      	str	r2, [r3, #48]	; 0x30
 8005cd0:	e002      	b.n	8005cd8 <HAL_SPI_Init+0xa4>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	685a      	ldr	r2, [r3, #4]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	431a      	orrs	r2, r3
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	691b      	ldr	r3, [r3, #16]
 8005ce6:	431a      	orrs	r2, r3
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	695b      	ldr	r3, [r3, #20]
 8005cec:	431a      	orrs	r2, r3
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6999      	ldr	r1, [r3, #24]
 8005cf2:	2380      	movs	r3, #128	; 0x80
 8005cf4:	009b      	lsls	r3, r3, #2
 8005cf6:	400b      	ands	r3, r1
 8005cf8:	431a      	orrs	r2, r3
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	69db      	ldr	r3, [r3, #28]
 8005cfe:	431a      	orrs	r2, r3
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6a1b      	ldr	r3, [r3, #32]
 8005d04:	431a      	orrs	r2, r3
 8005d06:	0011      	movs	r1, r2
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	430a      	orrs	r2, r1
 8005d12:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	699b      	ldr	r3, [r3, #24]
 8005d18:	0c1b      	lsrs	r3, r3, #16
 8005d1a:	2204      	movs	r2, #4
 8005d1c:	401a      	ands	r2, r3
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d22:	431a      	orrs	r2, r3
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d28:	431a      	orrs	r2, r3
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	68db      	ldr	r3, [r3, #12]
 8005d2e:	431a      	orrs	r2, r3
 8005d30:	0011      	movs	r1, r2
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	68fa      	ldr	r2, [r7, #12]
 8005d38:	430a      	orrs	r2, r1
 8005d3a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	69da      	ldr	r2, [r3, #28]
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4907      	ldr	r1, [pc, #28]	; (8005d64 <HAL_SPI_Init+0x130>)
 8005d48:	400a      	ands	r2, r1
 8005d4a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	225d      	movs	r2, #93	; 0x5d
 8005d56:	2101      	movs	r1, #1
 8005d58:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005d5a:	2300      	movs	r3, #0
}
 8005d5c:	0018      	movs	r0, r3
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	b004      	add	sp, #16
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	fffff7ff 	.word	0xfffff7ff

08005d68 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b086      	sub	sp, #24
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	60f8      	str	r0, [r7, #12]
 8005d70:	60b9      	str	r1, [r7, #8]
 8005d72:	1dbb      	adds	r3, r7, #6
 8005d74:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005d76:	2317      	movs	r3, #23
 8005d78:	18fb      	adds	r3, r7, r3
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	225c      	movs	r2, #92	; 0x5c
 8005d82:	5c9b      	ldrb	r3, [r3, r2]
 8005d84:	2b01      	cmp	r3, #1
 8005d86:	d101      	bne.n	8005d8c <HAL_SPI_Transmit_DMA+0x24>
 8005d88:	2302      	movs	r3, #2
 8005d8a:	e0df      	b.n	8005f4c <HAL_SPI_Transmit_DMA+0x1e4>
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	225c      	movs	r2, #92	; 0x5c
 8005d90:	2101      	movs	r1, #1
 8005d92:	5499      	strb	r1, [r3, r2]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	225d      	movs	r2, #93	; 0x5d
 8005d98:	5c9b      	ldrb	r3, [r3, r2]
 8005d9a:	b2db      	uxtb	r3, r3
 8005d9c:	2b01      	cmp	r3, #1
 8005d9e:	d004      	beq.n	8005daa <HAL_SPI_Transmit_DMA+0x42>
  {
    errorcode = HAL_BUSY;
 8005da0:	2317      	movs	r3, #23
 8005da2:	18fb      	adds	r3, r7, r3
 8005da4:	2202      	movs	r2, #2
 8005da6:	701a      	strb	r2, [r3, #0]
    goto error;
 8005da8:	e0c9      	b.n	8005f3e <HAL_SPI_Transmit_DMA+0x1d6>
  }

  if ((pData == NULL) || (Size == 0U))
 8005daa:	68bb      	ldr	r3, [r7, #8]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d003      	beq.n	8005db8 <HAL_SPI_Transmit_DMA+0x50>
 8005db0:	1dbb      	adds	r3, r7, #6
 8005db2:	881b      	ldrh	r3, [r3, #0]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d104      	bne.n	8005dc2 <HAL_SPI_Transmit_DMA+0x5a>
  {
    errorcode = HAL_ERROR;
 8005db8:	2317      	movs	r3, #23
 8005dba:	18fb      	adds	r3, r7, r3
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	701a      	strb	r2, [r3, #0]
    goto error;
 8005dc0:	e0bd      	b.n	8005f3e <HAL_SPI_Transmit_DMA+0x1d6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	225d      	movs	r2, #93	; 0x5d
 8005dc6:	2103      	movs	r1, #3
 8005dc8:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	68ba      	ldr	r2, [r7, #8]
 8005dd4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	1dba      	adds	r2, r7, #6
 8005dda:	8812      	ldrh	r2, [r2, #0]
 8005ddc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	1dba      	adds	r2, r7, #6
 8005de2:	8812      	ldrh	r2, [r2, #0]
 8005de4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2200      	movs	r2, #0
 8005dea:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2200      	movs	r2, #0
 8005df0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2200      	movs	r2, #0
 8005df6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2244      	movs	r2, #68	; 0x44
 8005dfc:	2100      	movs	r1, #0
 8005dfe:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2246      	movs	r2, #70	; 0x46
 8005e04:	2100      	movs	r1, #0
 8005e06:	5299      	strh	r1, [r3, r2]

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	689a      	ldr	r2, [r3, #8]
 8005e0c:	2380      	movs	r3, #128	; 0x80
 8005e0e:	021b      	lsls	r3, r3, #8
 8005e10:	429a      	cmp	r2, r3
 8005e12:	d108      	bne.n	8005e26 <HAL_SPI_Transmit_DMA+0xbe>
  {
    SPI_1LINE_TX(hspi);
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	2180      	movs	r1, #128	; 0x80
 8005e20:	01c9      	lsls	r1, r1, #7
 8005e22:	430a      	orrs	r2, r1
 8005e24:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e2a:	4a4a      	ldr	r2, [pc, #296]	; (8005f54 <HAL_SPI_Transmit_DMA+0x1ec>)
 8005e2c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e32:	4a49      	ldr	r2, [pc, #292]	; (8005f58 <HAL_SPI_Transmit_DMA+0x1f0>)
 8005e34:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e3a:	4a48      	ldr	r2, [pc, #288]	; (8005f5c <HAL_SPI_Transmit_DMA+0x1f4>)
 8005e3c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e42:	2200      	movs	r2, #0
 8005e44:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	685a      	ldr	r2, [r3, #4]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4943      	ldr	r1, [pc, #268]	; (8005f60 <HAL_SPI_Transmit_DMA+0x1f8>)
 8005e52:	400a      	ands	r2, r1
 8005e54:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	68da      	ldr	r2, [r3, #12]
 8005e5a:	23e0      	movs	r3, #224	; 0xe0
 8005e5c:	00db      	lsls	r3, r3, #3
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	d82f      	bhi.n	8005ec2 <HAL_SPI_Transmit_DMA+0x15a>
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e66:	699a      	ldr	r2, [r3, #24]
 8005e68:	2380      	movs	r3, #128	; 0x80
 8005e6a:	00db      	lsls	r3, r3, #3
 8005e6c:	429a      	cmp	r2, r3
 8005e6e:	d128      	bne.n	8005ec2 <HAL_SPI_Transmit_DMA+0x15a>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e74:	b29b      	uxth	r3, r3
 8005e76:	001a      	movs	r2, r3
 8005e78:	2301      	movs	r3, #1
 8005e7a:	4013      	ands	r3, r2
 8005e7c:	d10f      	bne.n	8005e9e <HAL_SPI_Transmit_DMA+0x136>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	685a      	ldr	r2, [r3, #4]
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4935      	ldr	r1, [pc, #212]	; (8005f60 <HAL_SPI_Transmit_DMA+0x1f8>)
 8005e8a:	400a      	ands	r2, r1
 8005e8c:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e92:	b29b      	uxth	r3, r3
 8005e94:	085b      	lsrs	r3, r3, #1
 8005e96:	b29a      	uxth	r2, r3
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005e9c:	e011      	b.n	8005ec2 <HAL_SPI_Transmit_DMA+0x15a>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	685a      	ldr	r2, [r3, #4]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	2180      	movs	r1, #128	; 0x80
 8005eaa:	01c9      	lsls	r1, r1, #7
 8005eac:	430a      	orrs	r2, r1
 8005eae:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	085b      	lsrs	r3, r3, #1
 8005eb8:	b29b      	uxth	r3, r3
 8005eba:	3301      	adds	r3, #1
 8005ebc:	b29a      	uxth	r2, r3
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eca:	0019      	movs	r1, r3
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	330c      	adds	r3, #12
 8005ed2:	001a      	movs	r2, r3
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ed8:	b29b      	uxth	r3, r3
 8005eda:	f7fe f8f7 	bl	80040cc <HAL_DMA_Start_IT>
 8005ede:	1e03      	subs	r3, r0, #0
 8005ee0:	d00e      	beq.n	8005f00 <HAL_SPI_Transmit_DMA+0x198>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ee6:	2210      	movs	r2, #16
 8005ee8:	431a      	orrs	r2, r3
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8005eee:	2317      	movs	r3, #23
 8005ef0:	18fb      	adds	r3, r7, r3
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	701a      	strb	r2, [r3, #0]

    hspi->State = HAL_SPI_STATE_READY;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	225d      	movs	r2, #93	; 0x5d
 8005efa:	2101      	movs	r1, #1
 8005efc:	5499      	strb	r1, [r3, r2]
    goto error;
 8005efe:	e01e      	b.n	8005f3e <HAL_SPI_Transmit_DMA+0x1d6>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	2240      	movs	r2, #64	; 0x40
 8005f08:	4013      	ands	r3, r2
 8005f0a:	2b40      	cmp	r3, #64	; 0x40
 8005f0c:	d007      	beq.n	8005f1e <HAL_SPI_Transmit_DMA+0x1b6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	2140      	movs	r1, #64	; 0x40
 8005f1a:	430a      	orrs	r2, r1
 8005f1c:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	685a      	ldr	r2, [r3, #4]
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	2120      	movs	r1, #32
 8005f2a:	430a      	orrs	r2, r1
 8005f2c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	685a      	ldr	r2, [r3, #4]
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	2102      	movs	r1, #2
 8005f3a:	430a      	orrs	r2, r1
 8005f3c:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	225c      	movs	r2, #92	; 0x5c
 8005f42:	2100      	movs	r1, #0
 8005f44:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8005f46:	2317      	movs	r3, #23
 8005f48:	18fb      	adds	r3, r7, r3
 8005f4a:	781b      	ldrb	r3, [r3, #0]
}
 8005f4c:	0018      	movs	r0, r3
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	b006      	add	sp, #24
 8005f52:	bd80      	pop	{r7, pc}
 8005f54:	08006041 	.word	0x08006041
 8005f58:	08005f95 	.word	0x08005f95
 8005f5c:	0800605f 	.word	0x0800605f
 8005f60:	ffffbfff 	.word	0xffffbfff

08005f64 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b082      	sub	sp, #8
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8005f6c:	46c0      	nop			; (mov r8, r8)
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	b002      	add	sp, #8
 8005f72:	bd80      	pop	{r7, pc}

08005f74 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b082      	sub	sp, #8
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005f7c:	46c0      	nop			; (mov r8, r8)
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	b002      	add	sp, #8
 8005f82:	bd80      	pop	{r7, pc}

08005f84 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b082      	sub	sp, #8
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005f8c:	46c0      	nop			; (mov r8, r8)
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	b002      	add	sp, #8
 8005f92:	bd80      	pop	{r7, pc}

08005f94 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b086      	sub	sp, #24
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fa0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005fa2:	f7fd fa8f 	bl	80034c4 <HAL_GetTick>
 8005fa6:	0003      	movs	r3, r0
 8005fa8:	613b      	str	r3, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	2220      	movs	r2, #32
 8005fb2:	4013      	ands	r3, r2
 8005fb4:	2b20      	cmp	r3, #32
 8005fb6:	d03c      	beq.n	8006032 <SPI_DMATransmitCplt+0x9e>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	685a      	ldr	r2, [r3, #4]
 8005fbe:	697b      	ldr	r3, [r7, #20]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	2120      	movs	r1, #32
 8005fc4:	438a      	bics	r2, r1
 8005fc6:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	685a      	ldr	r2, [r3, #4]
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	2102      	movs	r1, #2
 8005fd4:	438a      	bics	r2, r1
 8005fd6:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005fd8:	693a      	ldr	r2, [r7, #16]
 8005fda:	697b      	ldr	r3, [r7, #20]
 8005fdc:	2164      	movs	r1, #100	; 0x64
 8005fde:	0018      	movs	r0, r3
 8005fe0:	f000 f942 	bl	8006268 <SPI_EndRxTxTransaction>
 8005fe4:	1e03      	subs	r3, r0, #0
 8005fe6:	d005      	beq.n	8005ff4 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005fec:	2220      	movs	r2, #32
 8005fee:	431a      	orrs	r2, r3
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d10a      	bne.n	8006012 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	60fb      	str	r3, [r7, #12]
 8006000:	697b      	ldr	r3, [r7, #20]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	68db      	ldr	r3, [r3, #12]
 8006006:	60fb      	str	r3, [r7, #12]
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	60fb      	str	r3, [r7, #12]
 8006010:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	2200      	movs	r2, #0
 8006016:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	225d      	movs	r2, #93	; 0x5d
 800601c:	2101      	movs	r1, #1
 800601e:	5499      	strb	r1, [r3, r2]

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006024:	2b00      	cmp	r3, #0
 8006026:	d004      	beq.n	8006032 <SPI_DMATransmitCplt+0x9e>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	0018      	movs	r0, r3
 800602c:	f7ff ffaa 	bl	8005f84 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006030:	e003      	b.n	800603a <SPI_DMATransmitCplt+0xa6>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	0018      	movs	r0, r3
 8006036:	f7ff ff95 	bl	8005f64 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800603a:	46bd      	mov	sp, r7
 800603c:	b006      	add	sp, #24
 800603e:	bd80      	pop	{r7, pc}

08006040 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b084      	sub	sp, #16
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800604c:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	0018      	movs	r0, r3
 8006052:	f7ff ff8f 	bl	8005f74 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006056:	46c0      	nop			; (mov r8, r8)
 8006058:	46bd      	mov	sp, r7
 800605a:	b004      	add	sp, #16
 800605c:	bd80      	pop	{r7, pc}

0800605e <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800605e:	b580      	push	{r7, lr}
 8006060:	b084      	sub	sp, #16
 8006062:	af00      	add	r7, sp, #0
 8006064:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800606a:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	685a      	ldr	r2, [r3, #4]
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	2103      	movs	r1, #3
 8006078:	438a      	bics	r2, r1
 800607a:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006080:	2210      	movs	r2, #16
 8006082:	431a      	orrs	r2, r3
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	225d      	movs	r2, #93	; 0x5d
 800608c:	2101      	movs	r1, #1
 800608e:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	0018      	movs	r0, r3
 8006094:	f7ff ff76 	bl	8005f84 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006098:	46c0      	nop			; (mov r8, r8)
 800609a:	46bd      	mov	sp, r7
 800609c:	b004      	add	sp, #16
 800609e:	bd80      	pop	{r7, pc}

080060a0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b084      	sub	sp, #16
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	60f8      	str	r0, [r7, #12]
 80060a8:	60b9      	str	r1, [r7, #8]
 80060aa:	603b      	str	r3, [r7, #0]
 80060ac:	1dfb      	adds	r3, r7, #7
 80060ae:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80060b0:	e050      	b.n	8006154 <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	3301      	adds	r3, #1
 80060b6:	d04d      	beq.n	8006154 <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80060b8:	f7fd fa04 	bl	80034c4 <HAL_GetTick>
 80060bc:	0002      	movs	r2, r0
 80060be:	69bb      	ldr	r3, [r7, #24]
 80060c0:	1ad3      	subs	r3, r2, r3
 80060c2:	683a      	ldr	r2, [r7, #0]
 80060c4:	429a      	cmp	r2, r3
 80060c6:	d902      	bls.n	80060ce <SPI_WaitFlagStateUntilTimeout+0x2e>
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d142      	bne.n	8006154 <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	685a      	ldr	r2, [r3, #4]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	21e0      	movs	r1, #224	; 0xe0
 80060da:	438a      	bics	r2, r1
 80060dc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	685a      	ldr	r2, [r3, #4]
 80060e2:	2382      	movs	r3, #130	; 0x82
 80060e4:	005b      	lsls	r3, r3, #1
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d113      	bne.n	8006112 <SPI_WaitFlagStateUntilTimeout+0x72>
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	689a      	ldr	r2, [r3, #8]
 80060ee:	2380      	movs	r3, #128	; 0x80
 80060f0:	021b      	lsls	r3, r3, #8
 80060f2:	429a      	cmp	r2, r3
 80060f4:	d005      	beq.n	8006102 <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	689a      	ldr	r2, [r3, #8]
 80060fa:	2380      	movs	r3, #128	; 0x80
 80060fc:	00db      	lsls	r3, r3, #3
 80060fe:	429a      	cmp	r2, r3
 8006100:	d107      	bne.n	8006112 <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	2140      	movs	r1, #64	; 0x40
 800610e:	438a      	bics	r2, r1
 8006110:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006116:	2380      	movs	r3, #128	; 0x80
 8006118:	019b      	lsls	r3, r3, #6
 800611a:	429a      	cmp	r2, r3
 800611c:	d110      	bne.n	8006140 <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4914      	ldr	r1, [pc, #80]	; (800617c <SPI_WaitFlagStateUntilTimeout+0xdc>)
 800612a:	400a      	ands	r2, r1
 800612c:	601a      	str	r2, [r3, #0]
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2180      	movs	r1, #128	; 0x80
 800613a:	0189      	lsls	r1, r1, #6
 800613c:	430a      	orrs	r2, r1
 800613e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	225d      	movs	r2, #93	; 0x5d
 8006144:	2101      	movs	r1, #1
 8006146:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	225c      	movs	r2, #92	; 0x5c
 800614c:	2100      	movs	r1, #0
 800614e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006150:	2303      	movs	r3, #3
 8006152:	e00f      	b.n	8006174 <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	68ba      	ldr	r2, [r7, #8]
 800615c:	4013      	ands	r3, r2
 800615e:	68ba      	ldr	r2, [r7, #8]
 8006160:	1ad3      	subs	r3, r2, r3
 8006162:	425a      	negs	r2, r3
 8006164:	4153      	adcs	r3, r2
 8006166:	b2db      	uxtb	r3, r3
 8006168:	001a      	movs	r2, r3
 800616a:	1dfb      	adds	r3, r7, #7
 800616c:	781b      	ldrb	r3, [r3, #0]
 800616e:	429a      	cmp	r2, r3
 8006170:	d19f      	bne.n	80060b2 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8006172:	2300      	movs	r3, #0
}
 8006174:	0018      	movs	r0, r3
 8006176:	46bd      	mov	sp, r7
 8006178:	b004      	add	sp, #16
 800617a:	bd80      	pop	{r7, pc}
 800617c:	ffffdfff 	.word	0xffffdfff

08006180 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006180:	b580      	push	{r7, lr}
 8006182:	b084      	sub	sp, #16
 8006184:	af00      	add	r7, sp, #0
 8006186:	60f8      	str	r0, [r7, #12]
 8006188:	60b9      	str	r1, [r7, #8]
 800618a:	607a      	str	r2, [r7, #4]
 800618c:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 800618e:	e05c      	b.n	800624a <SPI_WaitFifoStateUntilTimeout+0xca>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006190:	68ba      	ldr	r2, [r7, #8]
 8006192:	23c0      	movs	r3, #192	; 0xc0
 8006194:	00db      	lsls	r3, r3, #3
 8006196:	429a      	cmp	r2, r3
 8006198:	d106      	bne.n	80061a8 <SPI_WaitFifoStateUntilTimeout+0x28>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d103      	bne.n	80061a8 <SPI_WaitFifoStateUntilTimeout+0x28>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	330c      	adds	r3, #12
 80061a6:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	3301      	adds	r3, #1
 80061ac:	d04d      	beq.n	800624a <SPI_WaitFifoStateUntilTimeout+0xca>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80061ae:	f7fd f989 	bl	80034c4 <HAL_GetTick>
 80061b2:	0002      	movs	r2, r0
 80061b4:	69bb      	ldr	r3, [r7, #24]
 80061b6:	1ad3      	subs	r3, r2, r3
 80061b8:	683a      	ldr	r2, [r7, #0]
 80061ba:	429a      	cmp	r2, r3
 80061bc:	d902      	bls.n	80061c4 <SPI_WaitFifoStateUntilTimeout+0x44>
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d142      	bne.n	800624a <SPI_WaitFifoStateUntilTimeout+0xca>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	685a      	ldr	r2, [r3, #4]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	21e0      	movs	r1, #224	; 0xe0
 80061d0:	438a      	bics	r2, r1
 80061d2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	685a      	ldr	r2, [r3, #4]
 80061d8:	2382      	movs	r3, #130	; 0x82
 80061da:	005b      	lsls	r3, r3, #1
 80061dc:	429a      	cmp	r2, r3
 80061de:	d113      	bne.n	8006208 <SPI_WaitFifoStateUntilTimeout+0x88>
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	689a      	ldr	r2, [r3, #8]
 80061e4:	2380      	movs	r3, #128	; 0x80
 80061e6:	021b      	lsls	r3, r3, #8
 80061e8:	429a      	cmp	r2, r3
 80061ea:	d005      	beq.n	80061f8 <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	689a      	ldr	r2, [r3, #8]
 80061f0:	2380      	movs	r3, #128	; 0x80
 80061f2:	00db      	lsls	r3, r3, #3
 80061f4:	429a      	cmp	r2, r3
 80061f6:	d107      	bne.n	8006208 <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	681a      	ldr	r2, [r3, #0]
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2140      	movs	r1, #64	; 0x40
 8006204:	438a      	bics	r2, r1
 8006206:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800620c:	2380      	movs	r3, #128	; 0x80
 800620e:	019b      	lsls	r3, r3, #6
 8006210:	429a      	cmp	r2, r3
 8006212:	d110      	bne.n	8006236 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          SPI_RESET_CRC(hspi);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	681a      	ldr	r2, [r3, #0]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4911      	ldr	r1, [pc, #68]	; (8006264 <SPI_WaitFifoStateUntilTimeout+0xe4>)
 8006220:	400a      	ands	r2, r1
 8006222:	601a      	str	r2, [r3, #0]
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	681a      	ldr	r2, [r3, #0]
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	2180      	movs	r1, #128	; 0x80
 8006230:	0189      	lsls	r1, r1, #6
 8006232:	430a      	orrs	r2, r1
 8006234:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	225d      	movs	r2, #93	; 0x5d
 800623a:	2101      	movs	r1, #1
 800623c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	225c      	movs	r2, #92	; 0x5c
 8006242:	2100      	movs	r1, #0
 8006244:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006246:	2303      	movs	r3, #3
 8006248:	e008      	b.n	800625c <SPI_WaitFifoStateUntilTimeout+0xdc>
  while ((hspi->Instance->SR & Fifo) != State)
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	68ba      	ldr	r2, [r7, #8]
 8006252:	4013      	ands	r3, r2
 8006254:	687a      	ldr	r2, [r7, #4]
 8006256:	429a      	cmp	r2, r3
 8006258:	d19a      	bne.n	8006190 <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 800625a:	2300      	movs	r3, #0
}
 800625c:	0018      	movs	r0, r3
 800625e:	46bd      	mov	sp, r7
 8006260:	b004      	add	sp, #16
 8006262:	bd80      	pop	{r7, pc}
 8006264:	ffffdfff 	.word	0xffffdfff

08006268 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b086      	sub	sp, #24
 800626c:	af02      	add	r7, sp, #8
 800626e:	60f8      	str	r0, [r7, #12]
 8006270:	60b9      	str	r1, [r7, #8]
 8006272:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006274:	68ba      	ldr	r2, [r7, #8]
 8006276:	23c0      	movs	r3, #192	; 0xc0
 8006278:	0159      	lsls	r1, r3, #5
 800627a:	68f8      	ldr	r0, [r7, #12]
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	9300      	str	r3, [sp, #0]
 8006280:	0013      	movs	r3, r2
 8006282:	2200      	movs	r2, #0
 8006284:	f7ff ff7c 	bl	8006180 <SPI_WaitFifoStateUntilTimeout>
 8006288:	1e03      	subs	r3, r0, #0
 800628a:	d007      	beq.n	800629c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006290:	2220      	movs	r2, #32
 8006292:	431a      	orrs	r2, r3
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8006298:	2303      	movs	r3, #3
 800629a:	e027      	b.n	80062ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800629c:	68ba      	ldr	r2, [r7, #8]
 800629e:	68f8      	ldr	r0, [r7, #12]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	9300      	str	r3, [sp, #0]
 80062a4:	0013      	movs	r3, r2
 80062a6:	2200      	movs	r2, #0
 80062a8:	2180      	movs	r1, #128	; 0x80
 80062aa:	f7ff fef9 	bl	80060a0 <SPI_WaitFlagStateUntilTimeout>
 80062ae:	1e03      	subs	r3, r0, #0
 80062b0:	d007      	beq.n	80062c2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062b6:	2220      	movs	r2, #32
 80062b8:	431a      	orrs	r2, r3
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80062be:	2303      	movs	r3, #3
 80062c0:	e014      	b.n	80062ec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80062c2:	68ba      	ldr	r2, [r7, #8]
 80062c4:	23c0      	movs	r3, #192	; 0xc0
 80062c6:	00d9      	lsls	r1, r3, #3
 80062c8:	68f8      	ldr	r0, [r7, #12]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	9300      	str	r3, [sp, #0]
 80062ce:	0013      	movs	r3, r2
 80062d0:	2200      	movs	r2, #0
 80062d2:	f7ff ff55 	bl	8006180 <SPI_WaitFifoStateUntilTimeout>
 80062d6:	1e03      	subs	r3, r0, #0
 80062d8:	d007      	beq.n	80062ea <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062de:	2220      	movs	r2, #32
 80062e0:	431a      	orrs	r2, r3
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80062e6:	2303      	movs	r3, #3
 80062e8:	e000      	b.n	80062ec <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80062ea:	2300      	movs	r3, #0
}
 80062ec:	0018      	movs	r0, r3
 80062ee:	46bd      	mov	sp, r7
 80062f0:	b004      	add	sp, #16
 80062f2:	bd80      	pop	{r7, pc}

080062f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b082      	sub	sp, #8
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d101      	bne.n	8006306 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006302:	2301      	movs	r3, #1
 8006304:	e046      	b.n	8006394 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2280      	movs	r2, #128	; 0x80
 800630a:	589b      	ldr	r3, [r3, r2]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d107      	bne.n	8006320 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	227c      	movs	r2, #124	; 0x7c
 8006314:	2100      	movs	r1, #0
 8006316:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	0018      	movs	r0, r3
 800631c:	f7fc facc 	bl	80028b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2280      	movs	r2, #128	; 0x80
 8006324:	2124      	movs	r1, #36	; 0x24
 8006326:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	681a      	ldr	r2, [r3, #0]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	2101      	movs	r1, #1
 8006334:	438a      	bics	r2, r1
 8006336:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	0018      	movs	r0, r3
 800633c:	f000 f8dc 	bl	80064f8 <UART_SetConfig>
 8006340:	0003      	movs	r3, r0
 8006342:	2b01      	cmp	r3, #1
 8006344:	d101      	bne.n	800634a <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	e024      	b.n	8006394 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800634e:	2b00      	cmp	r3, #0
 8006350:	d003      	beq.n	800635a <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	0018      	movs	r0, r3
 8006356:	f001 f97d 	bl	8007654 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	685a      	ldr	r2, [r3, #4]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	490d      	ldr	r1, [pc, #52]	; (800639c <HAL_UART_Init+0xa8>)
 8006366:	400a      	ands	r2, r1
 8006368:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	689a      	ldr	r2, [r3, #8]
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	212a      	movs	r1, #42	; 0x2a
 8006376:	438a      	bics	r2, r1
 8006378:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	681a      	ldr	r2, [r3, #0]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	2101      	movs	r1, #1
 8006386:	430a      	orrs	r2, r1
 8006388:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	0018      	movs	r0, r3
 800638e:	f001 fa15 	bl	80077bc <UART_CheckIdleState>
 8006392:	0003      	movs	r3, r0
}
 8006394:	0018      	movs	r0, r3
 8006396:	46bd      	mov	sp, r7
 8006398:	b002      	add	sp, #8
 800639a:	bd80      	pop	{r7, pc}
 800639c:	ffffb7ff 	.word	0xffffb7ff

080063a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b08a      	sub	sp, #40	; 0x28
 80063a4:	af02      	add	r7, sp, #8
 80063a6:	60f8      	str	r0, [r7, #12]
 80063a8:	60b9      	str	r1, [r7, #8]
 80063aa:	603b      	str	r3, [r7, #0]
 80063ac:	1dbb      	adds	r3, r7, #6
 80063ae:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	2280      	movs	r2, #128	; 0x80
 80063b4:	589b      	ldr	r3, [r3, r2]
 80063b6:	2b20      	cmp	r3, #32
 80063b8:	d000      	beq.n	80063bc <HAL_UART_Transmit+0x1c>
 80063ba:	e097      	b.n	80064ec <HAL_UART_Transmit+0x14c>
  {
    if ((pData == NULL) || (Size == 0U))
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d003      	beq.n	80063ca <HAL_UART_Transmit+0x2a>
 80063c2:	1dbb      	adds	r3, r7, #6
 80063c4:	881b      	ldrh	r3, [r3, #0]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d101      	bne.n	80063ce <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	e08f      	b.n	80064ee <HAL_UART_Transmit+0x14e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	689a      	ldr	r2, [r3, #8]
 80063d2:	2380      	movs	r3, #128	; 0x80
 80063d4:	015b      	lsls	r3, r3, #5
 80063d6:	429a      	cmp	r2, r3
 80063d8:	d109      	bne.n	80063ee <HAL_UART_Transmit+0x4e>
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	691b      	ldr	r3, [r3, #16]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d105      	bne.n	80063ee <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	2201      	movs	r2, #1
 80063e6:	4013      	ands	r3, r2
 80063e8:	d001      	beq.n	80063ee <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	e07f      	b.n	80064ee <HAL_UART_Transmit+0x14e>
      }
    }

    __HAL_LOCK(huart);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	227c      	movs	r2, #124	; 0x7c
 80063f2:	5c9b      	ldrb	r3, [r3, r2]
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d101      	bne.n	80063fc <HAL_UART_Transmit+0x5c>
 80063f8:	2302      	movs	r3, #2
 80063fa:	e078      	b.n	80064ee <HAL_UART_Transmit+0x14e>
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	227c      	movs	r2, #124	; 0x7c
 8006400:	2101      	movs	r1, #1
 8006402:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2288      	movs	r2, #136	; 0x88
 8006408:	2100      	movs	r1, #0
 800640a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2280      	movs	r2, #128	; 0x80
 8006410:	2121      	movs	r1, #33	; 0x21
 8006412:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8006414:	f7fd f856 	bl	80034c4 <HAL_GetTick>
 8006418:	0003      	movs	r3, r0
 800641a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	1dba      	adds	r2, r7, #6
 8006420:	2154      	movs	r1, #84	; 0x54
 8006422:	8812      	ldrh	r2, [r2, #0]
 8006424:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	1dba      	adds	r2, r7, #6
 800642a:	2156      	movs	r1, #86	; 0x56
 800642c:	8812      	ldrh	r2, [r2, #0]
 800642e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	689a      	ldr	r2, [r3, #8]
 8006434:	2380      	movs	r3, #128	; 0x80
 8006436:	015b      	lsls	r3, r3, #5
 8006438:	429a      	cmp	r2, r3
 800643a:	d108      	bne.n	800644e <HAL_UART_Transmit+0xae>
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	691b      	ldr	r3, [r3, #16]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d104      	bne.n	800644e <HAL_UART_Transmit+0xae>
    {
      pdata8bits  = NULL;
 8006444:	2300      	movs	r3, #0
 8006446:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	61bb      	str	r3, [r7, #24]
 800644c:	e003      	b.n	8006456 <HAL_UART_Transmit+0xb6>
    }
    else
    {
      pdata8bits  = pData;
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006452:	2300      	movs	r3, #0
 8006454:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006456:	e02c      	b.n	80064b2 <HAL_UART_Transmit+0x112>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006458:	697a      	ldr	r2, [r7, #20]
 800645a:	68f8      	ldr	r0, [r7, #12]
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	9300      	str	r3, [sp, #0]
 8006460:	0013      	movs	r3, r2
 8006462:	2200      	movs	r2, #0
 8006464:	2180      	movs	r1, #128	; 0x80
 8006466:	f001 f9f3 	bl	8007850 <UART_WaitOnFlagUntilTimeout>
 800646a:	1e03      	subs	r3, r0, #0
 800646c:	d001      	beq.n	8006472 <HAL_UART_Transmit+0xd2>
      {
        return HAL_TIMEOUT;
 800646e:	2303      	movs	r3, #3
 8006470:	e03d      	b.n	80064ee <HAL_UART_Transmit+0x14e>
      }
      if (pdata8bits == NULL)
 8006472:	69fb      	ldr	r3, [r7, #28]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d10b      	bne.n	8006490 <HAL_UART_Transmit+0xf0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006478:	69bb      	ldr	r3, [r7, #24]
 800647a:	881b      	ldrh	r3, [r3, #0]
 800647c:	001a      	movs	r2, r3
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	05d2      	lsls	r2, r2, #23
 8006484:	0dd2      	lsrs	r2, r2, #23
 8006486:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006488:	69bb      	ldr	r3, [r7, #24]
 800648a:	3302      	adds	r3, #2
 800648c:	61bb      	str	r3, [r7, #24]
 800648e:	e007      	b.n	80064a0 <HAL_UART_Transmit+0x100>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006490:	69fb      	ldr	r3, [r7, #28]
 8006492:	781a      	ldrb	r2, [r3, #0]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800649a:	69fb      	ldr	r3, [r7, #28]
 800649c:	3301      	adds	r3, #1
 800649e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2256      	movs	r2, #86	; 0x56
 80064a4:	5a9b      	ldrh	r3, [r3, r2]
 80064a6:	b29b      	uxth	r3, r3
 80064a8:	3b01      	subs	r3, #1
 80064aa:	b299      	uxth	r1, r3
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	2256      	movs	r2, #86	; 0x56
 80064b0:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	2256      	movs	r2, #86	; 0x56
 80064b6:	5a9b      	ldrh	r3, [r3, r2]
 80064b8:	b29b      	uxth	r3, r3
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d1cc      	bne.n	8006458 <HAL_UART_Transmit+0xb8>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064be:	697a      	ldr	r2, [r7, #20]
 80064c0:	68f8      	ldr	r0, [r7, #12]
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	9300      	str	r3, [sp, #0]
 80064c6:	0013      	movs	r3, r2
 80064c8:	2200      	movs	r2, #0
 80064ca:	2140      	movs	r1, #64	; 0x40
 80064cc:	f001 f9c0 	bl	8007850 <UART_WaitOnFlagUntilTimeout>
 80064d0:	1e03      	subs	r3, r0, #0
 80064d2:	d001      	beq.n	80064d8 <HAL_UART_Transmit+0x138>
    {
      return HAL_TIMEOUT;
 80064d4:	2303      	movs	r3, #3
 80064d6:	e00a      	b.n	80064ee <HAL_UART_Transmit+0x14e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	2280      	movs	r2, #128	; 0x80
 80064dc:	2120      	movs	r1, #32
 80064de:	5099      	str	r1, [r3, r2]

    __HAL_UNLOCK(huart);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	227c      	movs	r2, #124	; 0x7c
 80064e4:	2100      	movs	r1, #0
 80064e6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80064e8:	2300      	movs	r3, #0
 80064ea:	e000      	b.n	80064ee <HAL_UART_Transmit+0x14e>
  }
  else
  {
    return HAL_BUSY;
 80064ec:	2302      	movs	r3, #2
  }
}
 80064ee:	0018      	movs	r0, r3
 80064f0:	46bd      	mov	sp, r7
 80064f2:	b008      	add	sp, #32
 80064f4:	bd80      	pop	{r7, pc}
	...

080064f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80064f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064fa:	b0a1      	sub	sp, #132	; 0x84
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	65f8      	str	r0, [r7, #92]	; 0x5c
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8006500:	2300      	movs	r3, #0
 8006502:	677b      	str	r3, [r7, #116]	; 0x74
  HAL_StatusTypeDef ret               = HAL_OK;
 8006504:	231b      	movs	r3, #27
 8006506:	2258      	movs	r2, #88	; 0x58
 8006508:	18ba      	adds	r2, r7, r2
 800650a:	18d2      	adds	r2, r2, r3
 800650c:	2300      	movs	r3, #0
 800650e:	7013      	strb	r3, [r2, #0]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8006510:	2300      	movs	r3, #0
 8006512:	66fb      	str	r3, [r7, #108]	; 0x6c
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006514:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006516:	689a      	ldr	r2, [r3, #8]
 8006518:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800651a:	691b      	ldr	r3, [r3, #16]
 800651c:	431a      	orrs	r2, r3
 800651e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006520:	695b      	ldr	r3, [r3, #20]
 8006522:	431a      	orrs	r2, r3
 8006524:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006526:	69db      	ldr	r3, [r3, #28]
 8006528:	4313      	orrs	r3, r2
 800652a:	67fb      	str	r3, [r7, #124]	; 0x7c
  tmpreg |= (uint32_t)huart->FifoMode;
 800652c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800652e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8006530:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006532:	4313      	orrs	r3, r2
 8006534:	67fb      	str	r3, [r7, #124]	; 0x7c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006536:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	4bbe      	ldr	r3, [pc, #760]	; (8006838 <UART_SetConfig+0x340>)
 800653e:	401a      	ands	r2, r3
 8006540:	0011      	movs	r1, r2
 8006542:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006544:	681a      	ldr	r2, [r3, #0]
 8006546:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006548:	430b      	orrs	r3, r1
 800654a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800654c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	685a      	ldr	r2, [r3, #4]
 8006552:	4bba      	ldr	r3, [pc, #744]	; (800683c <UART_SetConfig+0x344>)
 8006554:	401a      	ands	r2, r3
 8006556:	0010      	movs	r0, r2
 8006558:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800655a:	68d9      	ldr	r1, [r3, #12]
 800655c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800655e:	681a      	ldr	r2, [r3, #0]
 8006560:	0003      	movs	r3, r0
 8006562:	430b      	orrs	r3, r1
 8006564:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006566:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006568:	699b      	ldr	r3, [r3, #24]
 800656a:	67fb      	str	r3, [r7, #124]	; 0x7c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800656c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	4bb3      	ldr	r3, [pc, #716]	; (8006840 <UART_SetConfig+0x348>)
 8006572:	429a      	cmp	r2, r3
 8006574:	d004      	beq.n	8006580 <UART_SetConfig+0x88>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006576:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006578:	6a1a      	ldr	r2, [r3, #32]
 800657a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800657c:	4313      	orrs	r3, r2
 800657e:	67fb      	str	r3, [r7, #124]	; 0x7c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006580:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	689a      	ldr	r2, [r3, #8]
 8006586:	4baf      	ldr	r3, [pc, #700]	; (8006844 <UART_SetConfig+0x34c>)
 8006588:	401a      	ands	r2, r3
 800658a:	0011      	movs	r1, r2
 800658c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006592:	430b      	orrs	r3, r1
 8006594:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006596:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800659c:	230f      	movs	r3, #15
 800659e:	439a      	bics	r2, r3
 80065a0:	0010      	movs	r0, r2
 80065a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80065a4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80065a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	0003      	movs	r3, r0
 80065ac:	430b      	orrs	r3, r1
 80065ae:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80065b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	4ba4      	ldr	r3, [pc, #656]	; (8006848 <UART_SetConfig+0x350>)
 80065b6:	429a      	cmp	r2, r3
 80065b8:	d12f      	bne.n	800661a <UART_SetConfig+0x122>
 80065ba:	4ba4      	ldr	r3, [pc, #656]	; (800684c <UART_SetConfig+0x354>)
 80065bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80065be:	2303      	movs	r3, #3
 80065c0:	4013      	ands	r3, r2
 80065c2:	2b01      	cmp	r3, #1
 80065c4:	d013      	beq.n	80065ee <UART_SetConfig+0xf6>
 80065c6:	d304      	bcc.n	80065d2 <UART_SetConfig+0xda>
 80065c8:	2b02      	cmp	r3, #2
 80065ca:	d009      	beq.n	80065e0 <UART_SetConfig+0xe8>
 80065cc:	2b03      	cmp	r3, #3
 80065ce:	d015      	beq.n	80065fc <UART_SetConfig+0x104>
 80065d0:	e01b      	b.n	800660a <UART_SetConfig+0x112>
 80065d2:	2323      	movs	r3, #35	; 0x23
 80065d4:	2258      	movs	r2, #88	; 0x58
 80065d6:	18ba      	adds	r2, r7, r2
 80065d8:	18d2      	adds	r2, r2, r3
 80065da:	2300      	movs	r3, #0
 80065dc:	7013      	strb	r3, [r2, #0]
 80065de:	e070      	b.n	80066c2 <UART_SetConfig+0x1ca>
 80065e0:	2323      	movs	r3, #35	; 0x23
 80065e2:	2258      	movs	r2, #88	; 0x58
 80065e4:	18ba      	adds	r2, r7, r2
 80065e6:	18d2      	adds	r2, r2, r3
 80065e8:	2302      	movs	r3, #2
 80065ea:	7013      	strb	r3, [r2, #0]
 80065ec:	e069      	b.n	80066c2 <UART_SetConfig+0x1ca>
 80065ee:	2323      	movs	r3, #35	; 0x23
 80065f0:	2258      	movs	r2, #88	; 0x58
 80065f2:	18ba      	adds	r2, r7, r2
 80065f4:	18d2      	adds	r2, r2, r3
 80065f6:	2304      	movs	r3, #4
 80065f8:	7013      	strb	r3, [r2, #0]
 80065fa:	e062      	b.n	80066c2 <UART_SetConfig+0x1ca>
 80065fc:	2323      	movs	r3, #35	; 0x23
 80065fe:	2258      	movs	r2, #88	; 0x58
 8006600:	18ba      	adds	r2, r7, r2
 8006602:	18d2      	adds	r2, r2, r3
 8006604:	2308      	movs	r3, #8
 8006606:	7013      	strb	r3, [r2, #0]
 8006608:	e05b      	b.n	80066c2 <UART_SetConfig+0x1ca>
 800660a:	2323      	movs	r3, #35	; 0x23
 800660c:	2258      	movs	r2, #88	; 0x58
 800660e:	18ba      	adds	r2, r7, r2
 8006610:	18d2      	adds	r2, r2, r3
 8006612:	2310      	movs	r3, #16
 8006614:	7013      	strb	r3, [r2, #0]
 8006616:	46c0      	nop			; (mov r8, r8)
 8006618:	e053      	b.n	80066c2 <UART_SetConfig+0x1ca>
 800661a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800661c:	681a      	ldr	r2, [r3, #0]
 800661e:	4b8c      	ldr	r3, [pc, #560]	; (8006850 <UART_SetConfig+0x358>)
 8006620:	429a      	cmp	r2, r3
 8006622:	d106      	bne.n	8006632 <UART_SetConfig+0x13a>
 8006624:	2323      	movs	r3, #35	; 0x23
 8006626:	2258      	movs	r2, #88	; 0x58
 8006628:	18ba      	adds	r2, r7, r2
 800662a:	18d2      	adds	r2, r2, r3
 800662c:	2300      	movs	r3, #0
 800662e:	7013      	strb	r3, [r2, #0]
 8006630:	e047      	b.n	80066c2 <UART_SetConfig+0x1ca>
 8006632:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006634:	681a      	ldr	r2, [r3, #0]
 8006636:	4b82      	ldr	r3, [pc, #520]	; (8006840 <UART_SetConfig+0x348>)
 8006638:	429a      	cmp	r2, r3
 800663a:	d13c      	bne.n	80066b6 <UART_SetConfig+0x1be>
 800663c:	4b83      	ldr	r3, [pc, #524]	; (800684c <UART_SetConfig+0x354>)
 800663e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006640:	23c0      	movs	r3, #192	; 0xc0
 8006642:	011b      	lsls	r3, r3, #4
 8006644:	401a      	ands	r2, r3
 8006646:	2380      	movs	r3, #128	; 0x80
 8006648:	00db      	lsls	r3, r3, #3
 800664a:	429a      	cmp	r2, r3
 800664c:	d01d      	beq.n	800668a <UART_SetConfig+0x192>
 800664e:	2380      	movs	r3, #128	; 0x80
 8006650:	00db      	lsls	r3, r3, #3
 8006652:	429a      	cmp	r2, r3
 8006654:	d802      	bhi.n	800665c <UART_SetConfig+0x164>
 8006656:	2a00      	cmp	r2, #0
 8006658:	d009      	beq.n	800666e <UART_SetConfig+0x176>
 800665a:	e024      	b.n	80066a6 <UART_SetConfig+0x1ae>
 800665c:	2380      	movs	r3, #128	; 0x80
 800665e:	011b      	lsls	r3, r3, #4
 8006660:	429a      	cmp	r2, r3
 8006662:	d00b      	beq.n	800667c <UART_SetConfig+0x184>
 8006664:	23c0      	movs	r3, #192	; 0xc0
 8006666:	011b      	lsls	r3, r3, #4
 8006668:	429a      	cmp	r2, r3
 800666a:	d015      	beq.n	8006698 <UART_SetConfig+0x1a0>
 800666c:	e01b      	b.n	80066a6 <UART_SetConfig+0x1ae>
 800666e:	2323      	movs	r3, #35	; 0x23
 8006670:	2258      	movs	r2, #88	; 0x58
 8006672:	18ba      	adds	r2, r7, r2
 8006674:	18d2      	adds	r2, r2, r3
 8006676:	2300      	movs	r3, #0
 8006678:	7013      	strb	r3, [r2, #0]
 800667a:	e022      	b.n	80066c2 <UART_SetConfig+0x1ca>
 800667c:	2323      	movs	r3, #35	; 0x23
 800667e:	2258      	movs	r2, #88	; 0x58
 8006680:	18ba      	adds	r2, r7, r2
 8006682:	18d2      	adds	r2, r2, r3
 8006684:	2302      	movs	r3, #2
 8006686:	7013      	strb	r3, [r2, #0]
 8006688:	e01b      	b.n	80066c2 <UART_SetConfig+0x1ca>
 800668a:	2323      	movs	r3, #35	; 0x23
 800668c:	2258      	movs	r2, #88	; 0x58
 800668e:	18ba      	adds	r2, r7, r2
 8006690:	18d2      	adds	r2, r2, r3
 8006692:	2304      	movs	r3, #4
 8006694:	7013      	strb	r3, [r2, #0]
 8006696:	e014      	b.n	80066c2 <UART_SetConfig+0x1ca>
 8006698:	2323      	movs	r3, #35	; 0x23
 800669a:	2258      	movs	r2, #88	; 0x58
 800669c:	18ba      	adds	r2, r7, r2
 800669e:	18d2      	adds	r2, r2, r3
 80066a0:	2308      	movs	r3, #8
 80066a2:	7013      	strb	r3, [r2, #0]
 80066a4:	e00d      	b.n	80066c2 <UART_SetConfig+0x1ca>
 80066a6:	2323      	movs	r3, #35	; 0x23
 80066a8:	2258      	movs	r2, #88	; 0x58
 80066aa:	18ba      	adds	r2, r7, r2
 80066ac:	18d2      	adds	r2, r2, r3
 80066ae:	2310      	movs	r3, #16
 80066b0:	7013      	strb	r3, [r2, #0]
 80066b2:	46c0      	nop			; (mov r8, r8)
 80066b4:	e005      	b.n	80066c2 <UART_SetConfig+0x1ca>
 80066b6:	2323      	movs	r3, #35	; 0x23
 80066b8:	2258      	movs	r2, #88	; 0x58
 80066ba:	18ba      	adds	r2, r7, r2
 80066bc:	18d2      	adds	r2, r2, r3
 80066be:	2310      	movs	r3, #16
 80066c0:	7013      	strb	r3, [r2, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80066c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80066c4:	681a      	ldr	r2, [r3, #0]
 80066c6:	4b5e      	ldr	r3, [pc, #376]	; (8006840 <UART_SetConfig+0x348>)
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d001      	beq.n	80066d0 <UART_SetConfig+0x1d8>
 80066cc:	f000 fbe8 	bl	8006ea0 <UART_SetConfig+0x9a8>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80066d0:	2323      	movs	r3, #35	; 0x23
 80066d2:	2258      	movs	r2, #88	; 0x58
 80066d4:	4694      	mov	ip, r2
 80066d6:	44bc      	add	ip, r7
 80066d8:	4463      	add	r3, ip
 80066da:	781b      	ldrb	r3, [r3, #0]
 80066dc:	2b02      	cmp	r3, #2
 80066de:	d100      	bne.n	80066e2 <UART_SetConfig+0x1ea>
 80066e0:	e05e      	b.n	80067a0 <UART_SetConfig+0x2a8>
 80066e2:	dc02      	bgt.n	80066ea <UART_SetConfig+0x1f2>
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d007      	beq.n	80066f8 <UART_SetConfig+0x200>
 80066e8:	e174      	b.n	80069d4 <UART_SetConfig+0x4dc>
 80066ea:	2b04      	cmp	r3, #4
 80066ec:	d100      	bne.n	80066f0 <UART_SetConfig+0x1f8>
 80066ee:	e0c9      	b.n	8006884 <UART_SetConfig+0x38c>
 80066f0:	2b08      	cmp	r3, #8
 80066f2:	d100      	bne.n	80066f6 <UART_SetConfig+0x1fe>
 80066f4:	e11a      	b.n	800692c <UART_SetConfig+0x434>
 80066f6:	e16d      	b.n	80069d4 <UART_SetConfig+0x4dc>
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80066f8:	f7fe fe62 	bl	80053c0 <HAL_RCC_GetPCLK1Freq>
 80066fc:	0002      	movs	r2, r0
 80066fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006702:	2b00      	cmp	r3, #0
 8006704:	d044      	beq.n	8006790 <UART_SetConfig+0x298>
 8006706:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800670a:	2b01      	cmp	r3, #1
 800670c:	d03e      	beq.n	800678c <UART_SetConfig+0x294>
 800670e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006712:	2b02      	cmp	r3, #2
 8006714:	d038      	beq.n	8006788 <UART_SetConfig+0x290>
 8006716:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800671a:	2b03      	cmp	r3, #3
 800671c:	d032      	beq.n	8006784 <UART_SetConfig+0x28c>
 800671e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006722:	2b04      	cmp	r3, #4
 8006724:	d02c      	beq.n	8006780 <UART_SetConfig+0x288>
 8006726:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800672a:	2b05      	cmp	r3, #5
 800672c:	d026      	beq.n	800677c <UART_SetConfig+0x284>
 800672e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006732:	2b06      	cmp	r3, #6
 8006734:	d020      	beq.n	8006778 <UART_SetConfig+0x280>
 8006736:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800673a:	2b07      	cmp	r3, #7
 800673c:	d01a      	beq.n	8006774 <UART_SetConfig+0x27c>
 800673e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006742:	2b08      	cmp	r3, #8
 8006744:	d014      	beq.n	8006770 <UART_SetConfig+0x278>
 8006746:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800674a:	2b09      	cmp	r3, #9
 800674c:	d00e      	beq.n	800676c <UART_SetConfig+0x274>
 800674e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006752:	2b0a      	cmp	r3, #10
 8006754:	d008      	beq.n	8006768 <UART_SetConfig+0x270>
 8006756:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800675a:	2b0b      	cmp	r3, #11
 800675c:	d102      	bne.n	8006764 <UART_SetConfig+0x26c>
 800675e:	2380      	movs	r3, #128	; 0x80
 8006760:	005b      	lsls	r3, r3, #1
 8006762:	e016      	b.n	8006792 <UART_SetConfig+0x29a>
 8006764:	2301      	movs	r3, #1
 8006766:	e014      	b.n	8006792 <UART_SetConfig+0x29a>
 8006768:	2380      	movs	r3, #128	; 0x80
 800676a:	e012      	b.n	8006792 <UART_SetConfig+0x29a>
 800676c:	2340      	movs	r3, #64	; 0x40
 800676e:	e010      	b.n	8006792 <UART_SetConfig+0x29a>
 8006770:	2320      	movs	r3, #32
 8006772:	e00e      	b.n	8006792 <UART_SetConfig+0x29a>
 8006774:	2310      	movs	r3, #16
 8006776:	e00c      	b.n	8006792 <UART_SetConfig+0x29a>
 8006778:	230c      	movs	r3, #12
 800677a:	e00a      	b.n	8006792 <UART_SetConfig+0x29a>
 800677c:	230a      	movs	r3, #10
 800677e:	e008      	b.n	8006792 <UART_SetConfig+0x29a>
 8006780:	2308      	movs	r3, #8
 8006782:	e006      	b.n	8006792 <UART_SetConfig+0x29a>
 8006784:	2306      	movs	r3, #6
 8006786:	e004      	b.n	8006792 <UART_SetConfig+0x29a>
 8006788:	2304      	movs	r3, #4
 800678a:	e002      	b.n	8006792 <UART_SetConfig+0x29a>
 800678c:	2302      	movs	r3, #2
 800678e:	e000      	b.n	8006792 <UART_SetConfig+0x29a>
 8006790:	2301      	movs	r3, #1
 8006792:	0019      	movs	r1, r3
 8006794:	0010      	movs	r0, r2
 8006796:	f7f9 fcb5 	bl	8000104 <__udivsi3>
 800679a:	0003      	movs	r3, r0
 800679c:	66fb      	str	r3, [r7, #108]	; 0x6c
        break;
 800679e:	e120      	b.n	80069e2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80067a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80067a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d043      	beq.n	8006830 <UART_SetConfig+0x338>
 80067a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80067aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d03d      	beq.n	800682c <UART_SetConfig+0x334>
 80067b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80067b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b4:	2b02      	cmp	r3, #2
 80067b6:	d037      	beq.n	8006828 <UART_SetConfig+0x330>
 80067b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80067ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067bc:	2b03      	cmp	r3, #3
 80067be:	d031      	beq.n	8006824 <UART_SetConfig+0x32c>
 80067c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80067c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067c4:	2b04      	cmp	r3, #4
 80067c6:	d02b      	beq.n	8006820 <UART_SetConfig+0x328>
 80067c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80067ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067cc:	2b05      	cmp	r3, #5
 80067ce:	d025      	beq.n	800681c <UART_SetConfig+0x324>
 80067d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80067d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067d4:	2b06      	cmp	r3, #6
 80067d6:	d01f      	beq.n	8006818 <UART_SetConfig+0x320>
 80067d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80067da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067dc:	2b07      	cmp	r3, #7
 80067de:	d019      	beq.n	8006814 <UART_SetConfig+0x31c>
 80067e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80067e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067e4:	2b08      	cmp	r3, #8
 80067e6:	d013      	beq.n	8006810 <UART_SetConfig+0x318>
 80067e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80067ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ec:	2b09      	cmp	r3, #9
 80067ee:	d00d      	beq.n	800680c <UART_SetConfig+0x314>
 80067f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80067f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f4:	2b0a      	cmp	r3, #10
 80067f6:	d007      	beq.n	8006808 <UART_SetConfig+0x310>
 80067f8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80067fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067fc:	2b0b      	cmp	r3, #11
 80067fe:	d101      	bne.n	8006804 <UART_SetConfig+0x30c>
 8006800:	4b14      	ldr	r3, [pc, #80]	; (8006854 <UART_SetConfig+0x35c>)
 8006802:	e016      	b.n	8006832 <UART_SetConfig+0x33a>
 8006804:	4b14      	ldr	r3, [pc, #80]	; (8006858 <UART_SetConfig+0x360>)
 8006806:	e014      	b.n	8006832 <UART_SetConfig+0x33a>
 8006808:	4b14      	ldr	r3, [pc, #80]	; (800685c <UART_SetConfig+0x364>)
 800680a:	e012      	b.n	8006832 <UART_SetConfig+0x33a>
 800680c:	4b14      	ldr	r3, [pc, #80]	; (8006860 <UART_SetConfig+0x368>)
 800680e:	e010      	b.n	8006832 <UART_SetConfig+0x33a>
 8006810:	4b14      	ldr	r3, [pc, #80]	; (8006864 <UART_SetConfig+0x36c>)
 8006812:	e00e      	b.n	8006832 <UART_SetConfig+0x33a>
 8006814:	4b14      	ldr	r3, [pc, #80]	; (8006868 <UART_SetConfig+0x370>)
 8006816:	e00c      	b.n	8006832 <UART_SetConfig+0x33a>
 8006818:	4b14      	ldr	r3, [pc, #80]	; (800686c <UART_SetConfig+0x374>)
 800681a:	e00a      	b.n	8006832 <UART_SetConfig+0x33a>
 800681c:	4b14      	ldr	r3, [pc, #80]	; (8006870 <UART_SetConfig+0x378>)
 800681e:	e008      	b.n	8006832 <UART_SetConfig+0x33a>
 8006820:	4b14      	ldr	r3, [pc, #80]	; (8006874 <UART_SetConfig+0x37c>)
 8006822:	e006      	b.n	8006832 <UART_SetConfig+0x33a>
 8006824:	4b14      	ldr	r3, [pc, #80]	; (8006878 <UART_SetConfig+0x380>)
 8006826:	e004      	b.n	8006832 <UART_SetConfig+0x33a>
 8006828:	4b14      	ldr	r3, [pc, #80]	; (800687c <UART_SetConfig+0x384>)
 800682a:	e002      	b.n	8006832 <UART_SetConfig+0x33a>
 800682c:	4b14      	ldr	r3, [pc, #80]	; (8006880 <UART_SetConfig+0x388>)
 800682e:	e000      	b.n	8006832 <UART_SetConfig+0x33a>
 8006830:	4b09      	ldr	r3, [pc, #36]	; (8006858 <UART_SetConfig+0x360>)
 8006832:	66fb      	str	r3, [r7, #108]	; 0x6c
        break;
 8006834:	e0d5      	b.n	80069e2 <UART_SetConfig+0x4ea>
 8006836:	46c0      	nop			; (mov r8, r8)
 8006838:	cfff69f3 	.word	0xcfff69f3
 800683c:	ffffcfff 	.word	0xffffcfff
 8006840:	40008000 	.word	0x40008000
 8006844:	11fff4ff 	.word	0x11fff4ff
 8006848:	40013800 	.word	0x40013800
 800684c:	40021000 	.word	0x40021000
 8006850:	40004400 	.word	0x40004400
 8006854:	0000f424 	.word	0x0000f424
 8006858:	00f42400 	.word	0x00f42400
 800685c:	0001e848 	.word	0x0001e848
 8006860:	0003d090 	.word	0x0003d090
 8006864:	0007a120 	.word	0x0007a120
 8006868:	000f4240 	.word	0x000f4240
 800686c:	00145855 	.word	0x00145855
 8006870:	00186a00 	.word	0x00186a00
 8006874:	001e8480 	.word	0x001e8480
 8006878:	0028b0aa 	.word	0x0028b0aa
 800687c:	003d0900 	.word	0x003d0900
 8006880:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8006884:	f7fe fd10 	bl	80052a8 <HAL_RCC_GetSysClockFreq>
 8006888:	0002      	movs	r2, r0
 800688a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800688c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800688e:	2b00      	cmp	r3, #0
 8006890:	d044      	beq.n	800691c <UART_SetConfig+0x424>
 8006892:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006896:	2b01      	cmp	r3, #1
 8006898:	d03e      	beq.n	8006918 <UART_SetConfig+0x420>
 800689a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800689c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800689e:	2b02      	cmp	r3, #2
 80068a0:	d038      	beq.n	8006914 <UART_SetConfig+0x41c>
 80068a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80068a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068a6:	2b03      	cmp	r3, #3
 80068a8:	d032      	beq.n	8006910 <UART_SetConfig+0x418>
 80068aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80068ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ae:	2b04      	cmp	r3, #4
 80068b0:	d02c      	beq.n	800690c <UART_SetConfig+0x414>
 80068b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80068b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068b6:	2b05      	cmp	r3, #5
 80068b8:	d026      	beq.n	8006908 <UART_SetConfig+0x410>
 80068ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80068bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068be:	2b06      	cmp	r3, #6
 80068c0:	d020      	beq.n	8006904 <UART_SetConfig+0x40c>
 80068c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80068c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c6:	2b07      	cmp	r3, #7
 80068c8:	d01a      	beq.n	8006900 <UART_SetConfig+0x408>
 80068ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80068cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ce:	2b08      	cmp	r3, #8
 80068d0:	d014      	beq.n	80068fc <UART_SetConfig+0x404>
 80068d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80068d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068d6:	2b09      	cmp	r3, #9
 80068d8:	d00e      	beq.n	80068f8 <UART_SetConfig+0x400>
 80068da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80068dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068de:	2b0a      	cmp	r3, #10
 80068e0:	d008      	beq.n	80068f4 <UART_SetConfig+0x3fc>
 80068e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80068e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068e6:	2b0b      	cmp	r3, #11
 80068e8:	d102      	bne.n	80068f0 <UART_SetConfig+0x3f8>
 80068ea:	2380      	movs	r3, #128	; 0x80
 80068ec:	005b      	lsls	r3, r3, #1
 80068ee:	e016      	b.n	800691e <UART_SetConfig+0x426>
 80068f0:	2301      	movs	r3, #1
 80068f2:	e014      	b.n	800691e <UART_SetConfig+0x426>
 80068f4:	2380      	movs	r3, #128	; 0x80
 80068f6:	e012      	b.n	800691e <UART_SetConfig+0x426>
 80068f8:	2340      	movs	r3, #64	; 0x40
 80068fa:	e010      	b.n	800691e <UART_SetConfig+0x426>
 80068fc:	2320      	movs	r3, #32
 80068fe:	e00e      	b.n	800691e <UART_SetConfig+0x426>
 8006900:	2310      	movs	r3, #16
 8006902:	e00c      	b.n	800691e <UART_SetConfig+0x426>
 8006904:	230c      	movs	r3, #12
 8006906:	e00a      	b.n	800691e <UART_SetConfig+0x426>
 8006908:	230a      	movs	r3, #10
 800690a:	e008      	b.n	800691e <UART_SetConfig+0x426>
 800690c:	2308      	movs	r3, #8
 800690e:	e006      	b.n	800691e <UART_SetConfig+0x426>
 8006910:	2306      	movs	r3, #6
 8006912:	e004      	b.n	800691e <UART_SetConfig+0x426>
 8006914:	2304      	movs	r3, #4
 8006916:	e002      	b.n	800691e <UART_SetConfig+0x426>
 8006918:	2302      	movs	r3, #2
 800691a:	e000      	b.n	800691e <UART_SetConfig+0x426>
 800691c:	2301      	movs	r3, #1
 800691e:	0019      	movs	r1, r3
 8006920:	0010      	movs	r0, r2
 8006922:	f7f9 fbef 	bl	8000104 <__udivsi3>
 8006926:	0003      	movs	r3, r0
 8006928:	66fb      	str	r3, [r7, #108]	; 0x6c
        break;
 800692a:	e05a      	b.n	80069e2 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800692c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800692e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006930:	2b00      	cmp	r3, #0
 8006932:	d04b      	beq.n	80069cc <UART_SetConfig+0x4d4>
 8006934:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006938:	2b01      	cmp	r3, #1
 800693a:	d044      	beq.n	80069c6 <UART_SetConfig+0x4ce>
 800693c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800693e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006940:	2b02      	cmp	r3, #2
 8006942:	d03d      	beq.n	80069c0 <UART_SetConfig+0x4c8>
 8006944:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006948:	2b03      	cmp	r3, #3
 800694a:	d037      	beq.n	80069bc <UART_SetConfig+0x4c4>
 800694c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800694e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006950:	2b04      	cmp	r3, #4
 8006952:	d030      	beq.n	80069b6 <UART_SetConfig+0x4be>
 8006954:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006958:	2b05      	cmp	r3, #5
 800695a:	d02a      	beq.n	80069b2 <UART_SetConfig+0x4ba>
 800695c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800695e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006960:	2b06      	cmp	r3, #6
 8006962:	d024      	beq.n	80069ae <UART_SetConfig+0x4b6>
 8006964:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006968:	2b07      	cmp	r3, #7
 800696a:	d01d      	beq.n	80069a8 <UART_SetConfig+0x4b0>
 800696c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800696e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006970:	2b08      	cmp	r3, #8
 8006972:	d016      	beq.n	80069a2 <UART_SetConfig+0x4aa>
 8006974:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006978:	2b09      	cmp	r3, #9
 800697a:	d00f      	beq.n	800699c <UART_SetConfig+0x4a4>
 800697c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800697e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006980:	2b0a      	cmp	r3, #10
 8006982:	d008      	beq.n	8006996 <UART_SetConfig+0x49e>
 8006984:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006988:	2b0b      	cmp	r3, #11
 800698a:	d101      	bne.n	8006990 <UART_SetConfig+0x498>
 800698c:	2380      	movs	r3, #128	; 0x80
 800698e:	e01f      	b.n	80069d0 <UART_SetConfig+0x4d8>
 8006990:	2380      	movs	r3, #128	; 0x80
 8006992:	021b      	lsls	r3, r3, #8
 8006994:	e01c      	b.n	80069d0 <UART_SetConfig+0x4d8>
 8006996:	2380      	movs	r3, #128	; 0x80
 8006998:	005b      	lsls	r3, r3, #1
 800699a:	e019      	b.n	80069d0 <UART_SetConfig+0x4d8>
 800699c:	2380      	movs	r3, #128	; 0x80
 800699e:	009b      	lsls	r3, r3, #2
 80069a0:	e016      	b.n	80069d0 <UART_SetConfig+0x4d8>
 80069a2:	2380      	movs	r3, #128	; 0x80
 80069a4:	00db      	lsls	r3, r3, #3
 80069a6:	e013      	b.n	80069d0 <UART_SetConfig+0x4d8>
 80069a8:	2380      	movs	r3, #128	; 0x80
 80069aa:	011b      	lsls	r3, r3, #4
 80069ac:	e010      	b.n	80069d0 <UART_SetConfig+0x4d8>
 80069ae:	4bbf      	ldr	r3, [pc, #764]	; (8006cac <UART_SetConfig+0x7b4>)
 80069b0:	e00e      	b.n	80069d0 <UART_SetConfig+0x4d8>
 80069b2:	4bbf      	ldr	r3, [pc, #764]	; (8006cb0 <UART_SetConfig+0x7b8>)
 80069b4:	e00c      	b.n	80069d0 <UART_SetConfig+0x4d8>
 80069b6:	2380      	movs	r3, #128	; 0x80
 80069b8:	015b      	lsls	r3, r3, #5
 80069ba:	e009      	b.n	80069d0 <UART_SetConfig+0x4d8>
 80069bc:	4bbd      	ldr	r3, [pc, #756]	; (8006cb4 <UART_SetConfig+0x7bc>)
 80069be:	e007      	b.n	80069d0 <UART_SetConfig+0x4d8>
 80069c0:	2380      	movs	r3, #128	; 0x80
 80069c2:	019b      	lsls	r3, r3, #6
 80069c4:	e004      	b.n	80069d0 <UART_SetConfig+0x4d8>
 80069c6:	2380      	movs	r3, #128	; 0x80
 80069c8:	01db      	lsls	r3, r3, #7
 80069ca:	e001      	b.n	80069d0 <UART_SetConfig+0x4d8>
 80069cc:	2380      	movs	r3, #128	; 0x80
 80069ce:	021b      	lsls	r3, r3, #8
 80069d0:	66fb      	str	r3, [r7, #108]	; 0x6c
        break;
 80069d2:	e006      	b.n	80069e2 <UART_SetConfig+0x4ea>
      default:
        ret = HAL_ERROR;
 80069d4:	231b      	movs	r3, #27
 80069d6:	2258      	movs	r2, #88	; 0x58
 80069d8:	18ba      	adds	r2, r7, r2
 80069da:	18d2      	adds	r2, r2, r3
 80069dc:	2301      	movs	r3, #1
 80069de:	7013      	strb	r3, [r2, #0]
        break;
 80069e0:	46c0      	nop			; (mov r8, r8)
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80069e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d101      	bne.n	80069ec <UART_SetConfig+0x4f4>
 80069e8:	f000 fe14 	bl	8007614 <UART_SetConfig+0x111c>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80069ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80069ee:	685a      	ldr	r2, [r3, #4]
 80069f0:	0013      	movs	r3, r2
 80069f2:	005b      	lsls	r3, r3, #1
 80069f4:	189a      	adds	r2, r3, r2
 80069f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d305      	bcc.n	8006a08 <UART_SetConfig+0x510>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80069fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80069fe:	685b      	ldr	r3, [r3, #4]
 8006a00:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006a02:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d908      	bls.n	8006a1a <UART_SetConfig+0x522>
      {
        ret = HAL_ERROR;
 8006a08:	231b      	movs	r3, #27
 8006a0a:	2258      	movs	r2, #88	; 0x58
 8006a0c:	4694      	mov	ip, r2
 8006a0e:	44bc      	add	ip, r7
 8006a10:	4463      	add	r3, ip
 8006a12:	2201      	movs	r2, #1
 8006a14:	701a      	strb	r2, [r3, #0]
 8006a16:	f000 fdfd 	bl	8007614 <UART_SetConfig+0x111c>
      }
      else
      {
        switch (clocksource)
 8006a1a:	2323      	movs	r3, #35	; 0x23
 8006a1c:	2258      	movs	r2, #88	; 0x58
 8006a1e:	4694      	mov	ip, r2
 8006a20:	44bc      	add	ip, r7
 8006a22:	4463      	add	r3, ip
 8006a24:	781b      	ldrb	r3, [r3, #0]
 8006a26:	2b02      	cmp	r3, #2
 8006a28:	d100      	bne.n	8006a2c <UART_SetConfig+0x534>
 8006a2a:	e08c      	b.n	8006b46 <UART_SetConfig+0x64e>
 8006a2c:	dc02      	bgt.n	8006a34 <UART_SetConfig+0x53c>
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d007      	beq.n	8006a42 <UART_SetConfig+0x54a>
 8006a32:	e216      	b.n	8006e62 <UART_SetConfig+0x96a>
 8006a34:	2b04      	cmp	r3, #4
 8006a36:	d100      	bne.n	8006a3a <UART_SetConfig+0x542>
 8006a38:	e0f2      	b.n	8006c20 <UART_SetConfig+0x728>
 8006a3a:	2b08      	cmp	r3, #8
 8006a3c:	d100      	bne.n	8006a40 <UART_SetConfig+0x548>
 8006a3e:	e199      	b.n	8006d74 <UART_SetConfig+0x87c>
 8006a40:	e20f      	b.n	8006e62 <UART_SetConfig+0x96a>
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 8006a42:	f7fe fcbd 	bl	80053c0 <HAL_RCC_GetPCLK1Freq>
 8006a46:	0003      	movs	r3, r0
 8006a48:	66bb      	str	r3, [r7, #104]	; 0x68
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006a4a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006a4c:	64bb      	str	r3, [r7, #72]	; 0x48
 8006a4e:	2300      	movs	r3, #0
 8006a50:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a52:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d050      	beq.n	8006afc <UART_SetConfig+0x604>
 8006a5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a5e:	2b01      	cmp	r3, #1
 8006a60:	d049      	beq.n	8006af6 <UART_SetConfig+0x5fe>
 8006a62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a66:	2b02      	cmp	r3, #2
 8006a68:	d042      	beq.n	8006af0 <UART_SetConfig+0x5f8>
 8006a6a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a6e:	2b03      	cmp	r3, #3
 8006a70:	d03b      	beq.n	8006aea <UART_SetConfig+0x5f2>
 8006a72:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a76:	2b04      	cmp	r3, #4
 8006a78:	d034      	beq.n	8006ae4 <UART_SetConfig+0x5ec>
 8006a7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a7e:	2b05      	cmp	r3, #5
 8006a80:	d02d      	beq.n	8006ade <UART_SetConfig+0x5e6>
 8006a82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a86:	2b06      	cmp	r3, #6
 8006a88:	d026      	beq.n	8006ad8 <UART_SetConfig+0x5e0>
 8006a8a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a8e:	2b07      	cmp	r3, #7
 8006a90:	d01f      	beq.n	8006ad2 <UART_SetConfig+0x5da>
 8006a92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a96:	2b08      	cmp	r3, #8
 8006a98:	d018      	beq.n	8006acc <UART_SetConfig+0x5d4>
 8006a9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a9e:	2b09      	cmp	r3, #9
 8006aa0:	d011      	beq.n	8006ac6 <UART_SetConfig+0x5ce>
 8006aa2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aa6:	2b0a      	cmp	r3, #10
 8006aa8:	d00a      	beq.n	8006ac0 <UART_SetConfig+0x5c8>
 8006aaa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006aac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aae:	2b0b      	cmp	r3, #11
 8006ab0:	d103      	bne.n	8006aba <UART_SetConfig+0x5c2>
 8006ab2:	2380      	movs	r3, #128	; 0x80
 8006ab4:	005b      	lsls	r3, r3, #1
 8006ab6:	2400      	movs	r4, #0
 8006ab8:	e022      	b.n	8006b00 <UART_SetConfig+0x608>
 8006aba:	2301      	movs	r3, #1
 8006abc:	2400      	movs	r4, #0
 8006abe:	e01f      	b.n	8006b00 <UART_SetConfig+0x608>
 8006ac0:	2380      	movs	r3, #128	; 0x80
 8006ac2:	2400      	movs	r4, #0
 8006ac4:	e01c      	b.n	8006b00 <UART_SetConfig+0x608>
 8006ac6:	2340      	movs	r3, #64	; 0x40
 8006ac8:	2400      	movs	r4, #0
 8006aca:	e019      	b.n	8006b00 <UART_SetConfig+0x608>
 8006acc:	2320      	movs	r3, #32
 8006ace:	2400      	movs	r4, #0
 8006ad0:	e016      	b.n	8006b00 <UART_SetConfig+0x608>
 8006ad2:	2310      	movs	r3, #16
 8006ad4:	2400      	movs	r4, #0
 8006ad6:	e013      	b.n	8006b00 <UART_SetConfig+0x608>
 8006ad8:	230c      	movs	r3, #12
 8006ada:	2400      	movs	r4, #0
 8006adc:	e010      	b.n	8006b00 <UART_SetConfig+0x608>
 8006ade:	230a      	movs	r3, #10
 8006ae0:	2400      	movs	r4, #0
 8006ae2:	e00d      	b.n	8006b00 <UART_SetConfig+0x608>
 8006ae4:	2308      	movs	r3, #8
 8006ae6:	2400      	movs	r4, #0
 8006ae8:	e00a      	b.n	8006b00 <UART_SetConfig+0x608>
 8006aea:	2306      	movs	r3, #6
 8006aec:	2400      	movs	r4, #0
 8006aee:	e007      	b.n	8006b00 <UART_SetConfig+0x608>
 8006af0:	2304      	movs	r3, #4
 8006af2:	2400      	movs	r4, #0
 8006af4:	e004      	b.n	8006b00 <UART_SetConfig+0x608>
 8006af6:	2302      	movs	r3, #2
 8006af8:	2400      	movs	r4, #0
 8006afa:	e001      	b.n	8006b00 <UART_SetConfig+0x608>
 8006afc:	2301      	movs	r3, #1
 8006afe:	2400      	movs	r4, #0
 8006b00:	001a      	movs	r2, r3
 8006b02:	0023      	movs	r3, r4
 8006b04:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8006b06:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8006b08:	f7f9 fcea 	bl	80004e0 <__aeabi_uldivmod>
 8006b0c:	0003      	movs	r3, r0
 8006b0e:	000c      	movs	r4, r1
 8006b10:	0e1a      	lsrs	r2, r3, #24
 8006b12:	0226      	lsls	r6, r4, #8
 8006b14:	4316      	orrs	r6, r2
 8006b16:	021d      	lsls	r5, r3, #8
 8006b18:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	085b      	lsrs	r3, r3, #1
 8006b1e:	643b      	str	r3, [r7, #64]	; 0x40
 8006b20:	2300      	movs	r3, #0
 8006b22:	647b      	str	r3, [r7, #68]	; 0x44
 8006b24:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8006b26:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006b28:	1940      	adds	r0, r0, r5
 8006b2a:	4171      	adcs	r1, r6
 8006b2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	63bb      	str	r3, [r7, #56]	; 0x38
 8006b32:	2300      	movs	r3, #0
 8006b34:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b36:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006b38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b3a:	f7f9 fcd1 	bl	80004e0 <__aeabi_uldivmod>
 8006b3e:	0003      	movs	r3, r0
 8006b40:	000c      	movs	r4, r1
 8006b42:	677b      	str	r3, [r7, #116]	; 0x74
            break;
 8006b44:	e195      	b.n	8006e72 <UART_SetConfig+0x97a>
          case UART_CLOCKSOURCE_HSI:
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006b46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d04f      	beq.n	8006bee <UART_SetConfig+0x6f6>
 8006b4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b52:	2b01      	cmp	r3, #1
 8006b54:	d048      	beq.n	8006be8 <UART_SetConfig+0x6f0>
 8006b56:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b5a:	2b02      	cmp	r3, #2
 8006b5c:	d041      	beq.n	8006be2 <UART_SetConfig+0x6ea>
 8006b5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b62:	2b03      	cmp	r3, #3
 8006b64:	d03a      	beq.n	8006bdc <UART_SetConfig+0x6e4>
 8006b66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b6a:	2b04      	cmp	r3, #4
 8006b6c:	d033      	beq.n	8006bd6 <UART_SetConfig+0x6de>
 8006b6e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b72:	2b05      	cmp	r3, #5
 8006b74:	d02c      	beq.n	8006bd0 <UART_SetConfig+0x6d8>
 8006b76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b7a:	2b06      	cmp	r3, #6
 8006b7c:	d025      	beq.n	8006bca <UART_SetConfig+0x6d2>
 8006b7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b82:	2b07      	cmp	r3, #7
 8006b84:	d01e      	beq.n	8006bc4 <UART_SetConfig+0x6cc>
 8006b86:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b8a:	2b08      	cmp	r3, #8
 8006b8c:	d017      	beq.n	8006bbe <UART_SetConfig+0x6c6>
 8006b8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b92:	2b09      	cmp	r3, #9
 8006b94:	d010      	beq.n	8006bb8 <UART_SetConfig+0x6c0>
 8006b96:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006b98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b9a:	2b0a      	cmp	r3, #10
 8006b9c:	d009      	beq.n	8006bb2 <UART_SetConfig+0x6ba>
 8006b9e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ba2:	2b0b      	cmp	r3, #11
 8006ba4:	d102      	bne.n	8006bac <UART_SetConfig+0x6b4>
 8006ba6:	4b44      	ldr	r3, [pc, #272]	; (8006cb8 <UART_SetConfig+0x7c0>)
 8006ba8:	2400      	movs	r4, #0
 8006baa:	e022      	b.n	8006bf2 <UART_SetConfig+0x6fa>
 8006bac:	4b43      	ldr	r3, [pc, #268]	; (8006cbc <UART_SetConfig+0x7c4>)
 8006bae:	2400      	movs	r4, #0
 8006bb0:	e01f      	b.n	8006bf2 <UART_SetConfig+0x6fa>
 8006bb2:	4b43      	ldr	r3, [pc, #268]	; (8006cc0 <UART_SetConfig+0x7c8>)
 8006bb4:	2400      	movs	r4, #0
 8006bb6:	e01c      	b.n	8006bf2 <UART_SetConfig+0x6fa>
 8006bb8:	4b42      	ldr	r3, [pc, #264]	; (8006cc4 <UART_SetConfig+0x7cc>)
 8006bba:	2400      	movs	r4, #0
 8006bbc:	e019      	b.n	8006bf2 <UART_SetConfig+0x6fa>
 8006bbe:	4b42      	ldr	r3, [pc, #264]	; (8006cc8 <UART_SetConfig+0x7d0>)
 8006bc0:	2400      	movs	r4, #0
 8006bc2:	e016      	b.n	8006bf2 <UART_SetConfig+0x6fa>
 8006bc4:	4b41      	ldr	r3, [pc, #260]	; (8006ccc <UART_SetConfig+0x7d4>)
 8006bc6:	2400      	movs	r4, #0
 8006bc8:	e013      	b.n	8006bf2 <UART_SetConfig+0x6fa>
 8006bca:	4b41      	ldr	r3, [pc, #260]	; (8006cd0 <UART_SetConfig+0x7d8>)
 8006bcc:	2400      	movs	r4, #0
 8006bce:	e010      	b.n	8006bf2 <UART_SetConfig+0x6fa>
 8006bd0:	4b40      	ldr	r3, [pc, #256]	; (8006cd4 <UART_SetConfig+0x7dc>)
 8006bd2:	2400      	movs	r4, #0
 8006bd4:	e00d      	b.n	8006bf2 <UART_SetConfig+0x6fa>
 8006bd6:	4b40      	ldr	r3, [pc, #256]	; (8006cd8 <UART_SetConfig+0x7e0>)
 8006bd8:	2400      	movs	r4, #0
 8006bda:	e00a      	b.n	8006bf2 <UART_SetConfig+0x6fa>
 8006bdc:	4b3f      	ldr	r3, [pc, #252]	; (8006cdc <UART_SetConfig+0x7e4>)
 8006bde:	2400      	movs	r4, #0
 8006be0:	e007      	b.n	8006bf2 <UART_SetConfig+0x6fa>
 8006be2:	4b3f      	ldr	r3, [pc, #252]	; (8006ce0 <UART_SetConfig+0x7e8>)
 8006be4:	2400      	movs	r4, #0
 8006be6:	e004      	b.n	8006bf2 <UART_SetConfig+0x6fa>
 8006be8:	4b3e      	ldr	r3, [pc, #248]	; (8006ce4 <UART_SetConfig+0x7ec>)
 8006bea:	2400      	movs	r4, #0
 8006bec:	e001      	b.n	8006bf2 <UART_SetConfig+0x6fa>
 8006bee:	4b33      	ldr	r3, [pc, #204]	; (8006cbc <UART_SetConfig+0x7c4>)
 8006bf0:	2400      	movs	r4, #0
 8006bf2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006bf4:	6852      	ldr	r2, [r2, #4]
 8006bf6:	0852      	lsrs	r2, r2, #1
 8006bf8:	633a      	str	r2, [r7, #48]	; 0x30
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	637a      	str	r2, [r7, #52]	; 0x34
 8006bfe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006c00:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006c02:	18c0      	adds	r0, r0, r3
 8006c04:	4161      	adcs	r1, r4
 8006c06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c08:	685b      	ldr	r3, [r3, #4]
 8006c0a:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006c10:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c14:	f7f9 fc64 	bl	80004e0 <__aeabi_uldivmod>
 8006c18:	0003      	movs	r3, r0
 8006c1a:	000c      	movs	r4, r1
 8006c1c:	677b      	str	r3, [r7, #116]	; 0x74
            break;
 8006c1e:	e128      	b.n	8006e72 <UART_SetConfig+0x97a>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 8006c20:	f7fe fb42 	bl	80052a8 <HAL_RCC_GetSysClockFreq>
 8006c24:	0003      	movs	r3, r0
 8006c26:	66bb      	str	r3, [r7, #104]	; 0x68
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c28:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006c2a:	623b      	str	r3, [r7, #32]
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	627b      	str	r3, [r7, #36]	; 0x24
 8006c30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d100      	bne.n	8006c3a <UART_SetConfig+0x742>
 8006c38:	e071      	b.n	8006d1e <UART_SetConfig+0x826>
 8006c3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c3e:	2b01      	cmp	r3, #1
 8006c40:	d100      	bne.n	8006c44 <UART_SetConfig+0x74c>
 8006c42:	e069      	b.n	8006d18 <UART_SetConfig+0x820>
 8006c44:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c48:	2b02      	cmp	r3, #2
 8006c4a:	d100      	bne.n	8006c4e <UART_SetConfig+0x756>
 8006c4c:	e061      	b.n	8006d12 <UART_SetConfig+0x81a>
 8006c4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c52:	2b03      	cmp	r3, #3
 8006c54:	d05a      	beq.n	8006d0c <UART_SetConfig+0x814>
 8006c56:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5a:	2b04      	cmp	r3, #4
 8006c5c:	d053      	beq.n	8006d06 <UART_SetConfig+0x80e>
 8006c5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c62:	2b05      	cmp	r3, #5
 8006c64:	d04c      	beq.n	8006d00 <UART_SetConfig+0x808>
 8006c66:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c6a:	2b06      	cmp	r3, #6
 8006c6c:	d045      	beq.n	8006cfa <UART_SetConfig+0x802>
 8006c6e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c72:	2b07      	cmp	r3, #7
 8006c74:	d03e      	beq.n	8006cf4 <UART_SetConfig+0x7fc>
 8006c76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c7a:	2b08      	cmp	r3, #8
 8006c7c:	d037      	beq.n	8006cee <UART_SetConfig+0x7f6>
 8006c7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c82:	2b09      	cmp	r3, #9
 8006c84:	d030      	beq.n	8006ce8 <UART_SetConfig+0x7f0>
 8006c86:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c8a:	2b0a      	cmp	r3, #10
 8006c8c:	d00a      	beq.n	8006ca4 <UART_SetConfig+0x7ac>
 8006c8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c92:	2b0b      	cmp	r3, #11
 8006c94:	d103      	bne.n	8006c9e <UART_SetConfig+0x7a6>
 8006c96:	2380      	movs	r3, #128	; 0x80
 8006c98:	005b      	lsls	r3, r3, #1
 8006c9a:	2400      	movs	r4, #0
 8006c9c:	e041      	b.n	8006d22 <UART_SetConfig+0x82a>
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	2400      	movs	r4, #0
 8006ca2:	e03e      	b.n	8006d22 <UART_SetConfig+0x82a>
 8006ca4:	2380      	movs	r3, #128	; 0x80
 8006ca6:	2400      	movs	r4, #0
 8006ca8:	e03b      	b.n	8006d22 <UART_SetConfig+0x82a>
 8006caa:	46c0      	nop			; (mov r8, r8)
 8006cac:	00000aaa 	.word	0x00000aaa
 8006cb0:	00000ccc 	.word	0x00000ccc
 8006cb4:	00001555 	.word	0x00001555
 8006cb8:	00f42400 	.word	0x00f42400
 8006cbc:	f4240000 	.word	0xf4240000
 8006cc0:	01e84800 	.word	0x01e84800
 8006cc4:	03d09000 	.word	0x03d09000
 8006cc8:	07a12000 	.word	0x07a12000
 8006ccc:	0f424000 	.word	0x0f424000
 8006cd0:	14585500 	.word	0x14585500
 8006cd4:	186a0000 	.word	0x186a0000
 8006cd8:	1e848000 	.word	0x1e848000
 8006cdc:	28b0aa00 	.word	0x28b0aa00
 8006ce0:	3d090000 	.word	0x3d090000
 8006ce4:	7a120000 	.word	0x7a120000
 8006ce8:	2340      	movs	r3, #64	; 0x40
 8006cea:	2400      	movs	r4, #0
 8006cec:	e019      	b.n	8006d22 <UART_SetConfig+0x82a>
 8006cee:	2320      	movs	r3, #32
 8006cf0:	2400      	movs	r4, #0
 8006cf2:	e016      	b.n	8006d22 <UART_SetConfig+0x82a>
 8006cf4:	2310      	movs	r3, #16
 8006cf6:	2400      	movs	r4, #0
 8006cf8:	e013      	b.n	8006d22 <UART_SetConfig+0x82a>
 8006cfa:	230c      	movs	r3, #12
 8006cfc:	2400      	movs	r4, #0
 8006cfe:	e010      	b.n	8006d22 <UART_SetConfig+0x82a>
 8006d00:	230a      	movs	r3, #10
 8006d02:	2400      	movs	r4, #0
 8006d04:	e00d      	b.n	8006d22 <UART_SetConfig+0x82a>
 8006d06:	2308      	movs	r3, #8
 8006d08:	2400      	movs	r4, #0
 8006d0a:	e00a      	b.n	8006d22 <UART_SetConfig+0x82a>
 8006d0c:	2306      	movs	r3, #6
 8006d0e:	2400      	movs	r4, #0
 8006d10:	e007      	b.n	8006d22 <UART_SetConfig+0x82a>
 8006d12:	2304      	movs	r3, #4
 8006d14:	2400      	movs	r4, #0
 8006d16:	e004      	b.n	8006d22 <UART_SetConfig+0x82a>
 8006d18:	2302      	movs	r3, #2
 8006d1a:	2400      	movs	r4, #0
 8006d1c:	e001      	b.n	8006d22 <UART_SetConfig+0x82a>
 8006d1e:	2301      	movs	r3, #1
 8006d20:	2400      	movs	r4, #0
 8006d22:	001a      	movs	r2, r3
 8006d24:	0023      	movs	r3, r4
 8006d26:	6a38      	ldr	r0, [r7, #32]
 8006d28:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006d2a:	f7f9 fbd9 	bl	80004e0 <__aeabi_uldivmod>
 8006d2e:	0003      	movs	r3, r0
 8006d30:	000c      	movs	r4, r1
 8006d32:	0e1a      	lsrs	r2, r3, #24
 8006d34:	0221      	lsls	r1, r4, #8
 8006d36:	6579      	str	r1, [r7, #84]	; 0x54
 8006d38:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006d3a:	4311      	orrs	r1, r2
 8006d3c:	6579      	str	r1, [r7, #84]	; 0x54
 8006d3e:	021b      	lsls	r3, r3, #8
 8006d40:	653b      	str	r3, [r7, #80]	; 0x50
 8006d42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d44:	685b      	ldr	r3, [r3, #4]
 8006d46:	085b      	lsrs	r3, r3, #1
 8006d48:	61bb      	str	r3, [r7, #24]
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	61fb      	str	r3, [r7, #28]
 8006d4e:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8006d50:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006d52:	69bb      	ldr	r3, [r7, #24]
 8006d54:	69fc      	ldr	r4, [r7, #28]
 8006d56:	18c0      	adds	r0, r0, r3
 8006d58:	4161      	adcs	r1, r4
 8006d5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d5c:	685b      	ldr	r3, [r3, #4]
 8006d5e:	613b      	str	r3, [r7, #16]
 8006d60:	2300      	movs	r3, #0
 8006d62:	617b      	str	r3, [r7, #20]
 8006d64:	693a      	ldr	r2, [r7, #16]
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	f7f9 fbba 	bl	80004e0 <__aeabi_uldivmod>
 8006d6c:	0003      	movs	r3, r0
 8006d6e:	000c      	movs	r4, r1
 8006d70:	677b      	str	r3, [r7, #116]	; 0x74
            break;
 8006d72:	e07e      	b.n	8006e72 <UART_SetConfig+0x97a>
          case UART_CLOCKSOURCE_LSE:
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d74:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d058      	beq.n	8006e2e <UART_SetConfig+0x936>
 8006d7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	d050      	beq.n	8006e26 <UART_SetConfig+0x92e>
 8006d84:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d88:	2b02      	cmp	r3, #2
 8006d8a:	d048      	beq.n	8006e1e <UART_SetConfig+0x926>
 8006d8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d90:	2b03      	cmp	r3, #3
 8006d92:	d041      	beq.n	8006e18 <UART_SetConfig+0x920>
 8006d94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d98:	2b04      	cmp	r3, #4
 8006d9a:	d039      	beq.n	8006e10 <UART_SetConfig+0x918>
 8006d9c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da0:	2b05      	cmp	r3, #5
 8006da2:	d032      	beq.n	8006e0a <UART_SetConfig+0x912>
 8006da4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da8:	2b06      	cmp	r3, #6
 8006daa:	d02b      	beq.n	8006e04 <UART_SetConfig+0x90c>
 8006dac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006db0:	2b07      	cmp	r3, #7
 8006db2:	d023      	beq.n	8006dfc <UART_SetConfig+0x904>
 8006db4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006db8:	2b08      	cmp	r3, #8
 8006dba:	d01b      	beq.n	8006df4 <UART_SetConfig+0x8fc>
 8006dbc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dc0:	2b09      	cmp	r3, #9
 8006dc2:	d013      	beq.n	8006dec <UART_SetConfig+0x8f4>
 8006dc4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dc8:	2b0a      	cmp	r3, #10
 8006dca:	d00b      	beq.n	8006de4 <UART_SetConfig+0x8ec>
 8006dcc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd0:	2b0b      	cmp	r3, #11
 8006dd2:	d103      	bne.n	8006ddc <UART_SetConfig+0x8e4>
 8006dd4:	2380      	movs	r3, #128	; 0x80
 8006dd6:	021b      	lsls	r3, r3, #8
 8006dd8:	2400      	movs	r4, #0
 8006dda:	e02b      	b.n	8006e34 <UART_SetConfig+0x93c>
 8006ddc:	2380      	movs	r3, #128	; 0x80
 8006dde:	041b      	lsls	r3, r3, #16
 8006de0:	2400      	movs	r4, #0
 8006de2:	e027      	b.n	8006e34 <UART_SetConfig+0x93c>
 8006de4:	2380      	movs	r3, #128	; 0x80
 8006de6:	025b      	lsls	r3, r3, #9
 8006de8:	2400      	movs	r4, #0
 8006dea:	e023      	b.n	8006e34 <UART_SetConfig+0x93c>
 8006dec:	2380      	movs	r3, #128	; 0x80
 8006dee:	029b      	lsls	r3, r3, #10
 8006df0:	2400      	movs	r4, #0
 8006df2:	e01f      	b.n	8006e34 <UART_SetConfig+0x93c>
 8006df4:	2380      	movs	r3, #128	; 0x80
 8006df6:	02db      	lsls	r3, r3, #11
 8006df8:	2400      	movs	r4, #0
 8006dfa:	e01b      	b.n	8006e34 <UART_SetConfig+0x93c>
 8006dfc:	2380      	movs	r3, #128	; 0x80
 8006dfe:	031b      	lsls	r3, r3, #12
 8006e00:	2400      	movs	r4, #0
 8006e02:	e017      	b.n	8006e34 <UART_SetConfig+0x93c>
 8006e04:	4bb7      	ldr	r3, [pc, #732]	; (80070e4 <UART_SetConfig+0xbec>)
 8006e06:	2400      	movs	r4, #0
 8006e08:	e014      	b.n	8006e34 <UART_SetConfig+0x93c>
 8006e0a:	4bb7      	ldr	r3, [pc, #732]	; (80070e8 <UART_SetConfig+0xbf0>)
 8006e0c:	2400      	movs	r4, #0
 8006e0e:	e011      	b.n	8006e34 <UART_SetConfig+0x93c>
 8006e10:	2380      	movs	r3, #128	; 0x80
 8006e12:	035b      	lsls	r3, r3, #13
 8006e14:	2400      	movs	r4, #0
 8006e16:	e00d      	b.n	8006e34 <UART_SetConfig+0x93c>
 8006e18:	4bb4      	ldr	r3, [pc, #720]	; (80070ec <UART_SetConfig+0xbf4>)
 8006e1a:	2400      	movs	r4, #0
 8006e1c:	e00a      	b.n	8006e34 <UART_SetConfig+0x93c>
 8006e1e:	2380      	movs	r3, #128	; 0x80
 8006e20:	039b      	lsls	r3, r3, #14
 8006e22:	2400      	movs	r4, #0
 8006e24:	e006      	b.n	8006e34 <UART_SetConfig+0x93c>
 8006e26:	2380      	movs	r3, #128	; 0x80
 8006e28:	03db      	lsls	r3, r3, #15
 8006e2a:	2400      	movs	r4, #0
 8006e2c:	e002      	b.n	8006e34 <UART_SetConfig+0x93c>
 8006e2e:	2380      	movs	r3, #128	; 0x80
 8006e30:	041b      	lsls	r3, r3, #16
 8006e32:	2400      	movs	r4, #0
 8006e34:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006e36:	6852      	ldr	r2, [r2, #4]
 8006e38:	0852      	lsrs	r2, r2, #1
 8006e3a:	60ba      	str	r2, [r7, #8]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	60fa      	str	r2, [r7, #12]
 8006e40:	68b8      	ldr	r0, [r7, #8]
 8006e42:	68f9      	ldr	r1, [r7, #12]
 8006e44:	18c0      	adds	r0, r0, r3
 8006e46:	4161      	adcs	r1, r4
 8006e48:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	603b      	str	r3, [r7, #0]
 8006e4e:	2300      	movs	r3, #0
 8006e50:	607b      	str	r3, [r7, #4]
 8006e52:	683a      	ldr	r2, [r7, #0]
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	f7f9 fb43 	bl	80004e0 <__aeabi_uldivmod>
 8006e5a:	0003      	movs	r3, r0
 8006e5c:	000c      	movs	r4, r1
 8006e5e:	677b      	str	r3, [r7, #116]	; 0x74
            break;
 8006e60:	e007      	b.n	8006e72 <UART_SetConfig+0x97a>
          default:
            ret = HAL_ERROR;
 8006e62:	231b      	movs	r3, #27
 8006e64:	2258      	movs	r2, #88	; 0x58
 8006e66:	4694      	mov	ip, r2
 8006e68:	44bc      	add	ip, r7
 8006e6a:	4463      	add	r3, ip
 8006e6c:	2201      	movs	r2, #1
 8006e6e:	701a      	strb	r2, [r3, #0]
            break;
 8006e70:	46c0      	nop			; (mov r8, r8)
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006e72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006e74:	4a9e      	ldr	r2, [pc, #632]	; (80070f0 <UART_SetConfig+0xbf8>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d909      	bls.n	8006e8e <UART_SetConfig+0x996>
 8006e7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006e7c:	4a9d      	ldr	r2, [pc, #628]	; (80070f4 <UART_SetConfig+0xbfc>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d805      	bhi.n	8006e8e <UART_SetConfig+0x996>
        {
          huart->Instance->BRR = usartdiv;
 8006e82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8006e88:	60da      	str	r2, [r3, #12]
 8006e8a:	f000 fbc3 	bl	8007614 <UART_SetConfig+0x111c>
        }
        else
        {
          ret = HAL_ERROR;
 8006e8e:	231b      	movs	r3, #27
 8006e90:	2258      	movs	r2, #88	; 0x58
 8006e92:	4694      	mov	ip, r2
 8006e94:	44bc      	add	ip, r7
 8006e96:	4463      	add	r3, ip
 8006e98:	2201      	movs	r2, #1
 8006e9a:	701a      	strb	r2, [r3, #0]
 8006e9c:	f000 fbba 	bl	8007614 <UART_SetConfig+0x111c>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ea0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ea2:	69da      	ldr	r2, [r3, #28]
 8006ea4:	2380      	movs	r3, #128	; 0x80
 8006ea6:	021b      	lsls	r3, r3, #8
 8006ea8:	429a      	cmp	r2, r3
 8006eaa:	d000      	beq.n	8006eae <UART_SetConfig+0x9b6>
 8006eac:	e1e6      	b.n	800727c <UART_SetConfig+0xd84>
  {
    switch (clocksource)
 8006eae:	2323      	movs	r3, #35	; 0x23
 8006eb0:	2258      	movs	r2, #88	; 0x58
 8006eb2:	4694      	mov	ip, r2
 8006eb4:	44bc      	add	ip, r7
 8006eb6:	4463      	add	r3, ip
 8006eb8:	781b      	ldrb	r3, [r3, #0]
 8006eba:	2b02      	cmp	r3, #2
 8006ebc:	d100      	bne.n	8006ec0 <UART_SetConfig+0x9c8>
 8006ebe:	e06c      	b.n	8006f9a <UART_SetConfig+0xaa2>
 8006ec0:	dc02      	bgt.n	8006ec8 <UART_SetConfig+0x9d0>
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d007      	beq.n	8006ed6 <UART_SetConfig+0x9de>
 8006ec6:	e1a5      	b.n	8007214 <UART_SetConfig+0xd1c>
 8006ec8:	2b04      	cmp	r3, #4
 8006eca:	d100      	bne.n	8006ece <UART_SetConfig+0x9d6>
 8006ecc:	e0bc      	b.n	8007048 <UART_SetConfig+0xb50>
 8006ece:	2b08      	cmp	r3, #8
 8006ed0:	d100      	bne.n	8006ed4 <UART_SetConfig+0x9dc>
 8006ed2:	e13e      	b.n	8007152 <UART_SetConfig+0xc5a>
 8006ed4:	e19e      	b.n	8007214 <UART_SetConfig+0xd1c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ed6:	f7fe fa73 	bl	80053c0 <HAL_RCC_GetPCLK1Freq>
 8006eda:	0003      	movs	r3, r0
 8006edc:	66bb      	str	r3, [r7, #104]	; 0x68
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ede:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d044      	beq.n	8006f70 <UART_SetConfig+0xa78>
 8006ee6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	d03e      	beq.n	8006f6c <UART_SetConfig+0xa74>
 8006eee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ef2:	2b02      	cmp	r3, #2
 8006ef4:	d038      	beq.n	8006f68 <UART_SetConfig+0xa70>
 8006ef6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006efa:	2b03      	cmp	r3, #3
 8006efc:	d032      	beq.n	8006f64 <UART_SetConfig+0xa6c>
 8006efe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f02:	2b04      	cmp	r3, #4
 8006f04:	d02c      	beq.n	8006f60 <UART_SetConfig+0xa68>
 8006f06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f0a:	2b05      	cmp	r3, #5
 8006f0c:	d026      	beq.n	8006f5c <UART_SetConfig+0xa64>
 8006f0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f12:	2b06      	cmp	r3, #6
 8006f14:	d020      	beq.n	8006f58 <UART_SetConfig+0xa60>
 8006f16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f1a:	2b07      	cmp	r3, #7
 8006f1c:	d01a      	beq.n	8006f54 <UART_SetConfig+0xa5c>
 8006f1e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f22:	2b08      	cmp	r3, #8
 8006f24:	d014      	beq.n	8006f50 <UART_SetConfig+0xa58>
 8006f26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f2a:	2b09      	cmp	r3, #9
 8006f2c:	d00e      	beq.n	8006f4c <UART_SetConfig+0xa54>
 8006f2e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f32:	2b0a      	cmp	r3, #10
 8006f34:	d008      	beq.n	8006f48 <UART_SetConfig+0xa50>
 8006f36:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f3a:	2b0b      	cmp	r3, #11
 8006f3c:	d102      	bne.n	8006f44 <UART_SetConfig+0xa4c>
 8006f3e:	2380      	movs	r3, #128	; 0x80
 8006f40:	005b      	lsls	r3, r3, #1
 8006f42:	e016      	b.n	8006f72 <UART_SetConfig+0xa7a>
 8006f44:	2301      	movs	r3, #1
 8006f46:	e014      	b.n	8006f72 <UART_SetConfig+0xa7a>
 8006f48:	2380      	movs	r3, #128	; 0x80
 8006f4a:	e012      	b.n	8006f72 <UART_SetConfig+0xa7a>
 8006f4c:	2340      	movs	r3, #64	; 0x40
 8006f4e:	e010      	b.n	8006f72 <UART_SetConfig+0xa7a>
 8006f50:	2320      	movs	r3, #32
 8006f52:	e00e      	b.n	8006f72 <UART_SetConfig+0xa7a>
 8006f54:	2310      	movs	r3, #16
 8006f56:	e00c      	b.n	8006f72 <UART_SetConfig+0xa7a>
 8006f58:	230c      	movs	r3, #12
 8006f5a:	e00a      	b.n	8006f72 <UART_SetConfig+0xa7a>
 8006f5c:	230a      	movs	r3, #10
 8006f5e:	e008      	b.n	8006f72 <UART_SetConfig+0xa7a>
 8006f60:	2308      	movs	r3, #8
 8006f62:	e006      	b.n	8006f72 <UART_SetConfig+0xa7a>
 8006f64:	2306      	movs	r3, #6
 8006f66:	e004      	b.n	8006f72 <UART_SetConfig+0xa7a>
 8006f68:	2304      	movs	r3, #4
 8006f6a:	e002      	b.n	8006f72 <UART_SetConfig+0xa7a>
 8006f6c:	2302      	movs	r3, #2
 8006f6e:	e000      	b.n	8006f72 <UART_SetConfig+0xa7a>
 8006f70:	2301      	movs	r3, #1
 8006f72:	0019      	movs	r1, r3
 8006f74:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8006f76:	f7f9 f8c5 	bl	8000104 <__udivsi3>
 8006f7a:	0003      	movs	r3, r0
 8006f7c:	005a      	lsls	r2, r3, #1
 8006f7e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	085b      	lsrs	r3, r3, #1
 8006f84:	18d2      	adds	r2, r2, r3
 8006f86:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	0019      	movs	r1, r3
 8006f8c:	0010      	movs	r0, r2
 8006f8e:	f7f9 f8b9 	bl	8000104 <__udivsi3>
 8006f92:	0003      	movs	r3, r0
 8006f94:	b29b      	uxth	r3, r3
 8006f96:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 8006f98:	e144      	b.n	8007224 <UART_SetConfig+0xd2c>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f9a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d043      	beq.n	800702a <UART_SetConfig+0xb32>
 8006fa2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fa6:	2b01      	cmp	r3, #1
 8006fa8:	d03d      	beq.n	8007026 <UART_SetConfig+0xb2e>
 8006faa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fae:	2b02      	cmp	r3, #2
 8006fb0:	d037      	beq.n	8007022 <UART_SetConfig+0xb2a>
 8006fb2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fb6:	2b03      	cmp	r3, #3
 8006fb8:	d031      	beq.n	800701e <UART_SetConfig+0xb26>
 8006fba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fbe:	2b04      	cmp	r3, #4
 8006fc0:	d02b      	beq.n	800701a <UART_SetConfig+0xb22>
 8006fc2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fc6:	2b05      	cmp	r3, #5
 8006fc8:	d025      	beq.n	8007016 <UART_SetConfig+0xb1e>
 8006fca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fce:	2b06      	cmp	r3, #6
 8006fd0:	d01f      	beq.n	8007012 <UART_SetConfig+0xb1a>
 8006fd2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fd6:	2b07      	cmp	r3, #7
 8006fd8:	d019      	beq.n	800700e <UART_SetConfig+0xb16>
 8006fda:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fde:	2b08      	cmp	r3, #8
 8006fe0:	d013      	beq.n	800700a <UART_SetConfig+0xb12>
 8006fe2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fe6:	2b09      	cmp	r3, #9
 8006fe8:	d00d      	beq.n	8007006 <UART_SetConfig+0xb0e>
 8006fea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fee:	2b0a      	cmp	r3, #10
 8006ff0:	d007      	beq.n	8007002 <UART_SetConfig+0xb0a>
 8006ff2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ff6:	2b0b      	cmp	r3, #11
 8006ff8:	d101      	bne.n	8006ffe <UART_SetConfig+0xb06>
 8006ffa:	4b3f      	ldr	r3, [pc, #252]	; (80070f8 <UART_SetConfig+0xc00>)
 8006ffc:	e016      	b.n	800702c <UART_SetConfig+0xb34>
 8006ffe:	4b3f      	ldr	r3, [pc, #252]	; (80070fc <UART_SetConfig+0xc04>)
 8007000:	e014      	b.n	800702c <UART_SetConfig+0xb34>
 8007002:	4b3f      	ldr	r3, [pc, #252]	; (8007100 <UART_SetConfig+0xc08>)
 8007004:	e012      	b.n	800702c <UART_SetConfig+0xb34>
 8007006:	4b3f      	ldr	r3, [pc, #252]	; (8007104 <UART_SetConfig+0xc0c>)
 8007008:	e010      	b.n	800702c <UART_SetConfig+0xb34>
 800700a:	4b3f      	ldr	r3, [pc, #252]	; (8007108 <UART_SetConfig+0xc10>)
 800700c:	e00e      	b.n	800702c <UART_SetConfig+0xb34>
 800700e:	4b3f      	ldr	r3, [pc, #252]	; (800710c <UART_SetConfig+0xc14>)
 8007010:	e00c      	b.n	800702c <UART_SetConfig+0xb34>
 8007012:	4b3f      	ldr	r3, [pc, #252]	; (8007110 <UART_SetConfig+0xc18>)
 8007014:	e00a      	b.n	800702c <UART_SetConfig+0xb34>
 8007016:	4b3f      	ldr	r3, [pc, #252]	; (8007114 <UART_SetConfig+0xc1c>)
 8007018:	e008      	b.n	800702c <UART_SetConfig+0xb34>
 800701a:	4b3f      	ldr	r3, [pc, #252]	; (8007118 <UART_SetConfig+0xc20>)
 800701c:	e006      	b.n	800702c <UART_SetConfig+0xb34>
 800701e:	4b3f      	ldr	r3, [pc, #252]	; (800711c <UART_SetConfig+0xc24>)
 8007020:	e004      	b.n	800702c <UART_SetConfig+0xb34>
 8007022:	4b3f      	ldr	r3, [pc, #252]	; (8007120 <UART_SetConfig+0xc28>)
 8007024:	e002      	b.n	800702c <UART_SetConfig+0xb34>
 8007026:	4b3f      	ldr	r3, [pc, #252]	; (8007124 <UART_SetConfig+0xc2c>)
 8007028:	e000      	b.n	800702c <UART_SetConfig+0xb34>
 800702a:	4b34      	ldr	r3, [pc, #208]	; (80070fc <UART_SetConfig+0xc04>)
 800702c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800702e:	6852      	ldr	r2, [r2, #4]
 8007030:	0852      	lsrs	r2, r2, #1
 8007032:	189a      	adds	r2, r3, r2
 8007034:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	0019      	movs	r1, r3
 800703a:	0010      	movs	r0, r2
 800703c:	f7f9 f862 	bl	8000104 <__udivsi3>
 8007040:	0003      	movs	r3, r0
 8007042:	b29b      	uxth	r3, r3
 8007044:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 8007046:	e0ed      	b.n	8007224 <UART_SetConfig+0xd2c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007048:	f7fe f92e 	bl	80052a8 <HAL_RCC_GetSysClockFreq>
 800704c:	0003      	movs	r3, r0
 800704e:	66bb      	str	r3, [r7, #104]	; 0x68
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007050:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007054:	2b00      	cmp	r3, #0
 8007056:	d100      	bne.n	800705a <UART_SetConfig+0xb62>
 8007058:	e066      	b.n	8007128 <UART_SetConfig+0xc30>
 800705a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800705c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800705e:	2b01      	cmp	r3, #1
 8007060:	d03e      	beq.n	80070e0 <UART_SetConfig+0xbe8>
 8007062:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007066:	2b02      	cmp	r3, #2
 8007068:	d038      	beq.n	80070dc <UART_SetConfig+0xbe4>
 800706a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800706c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800706e:	2b03      	cmp	r3, #3
 8007070:	d032      	beq.n	80070d8 <UART_SetConfig+0xbe0>
 8007072:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007076:	2b04      	cmp	r3, #4
 8007078:	d02c      	beq.n	80070d4 <UART_SetConfig+0xbdc>
 800707a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800707c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800707e:	2b05      	cmp	r3, #5
 8007080:	d026      	beq.n	80070d0 <UART_SetConfig+0xbd8>
 8007082:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007086:	2b06      	cmp	r3, #6
 8007088:	d020      	beq.n	80070cc <UART_SetConfig+0xbd4>
 800708a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800708c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800708e:	2b07      	cmp	r3, #7
 8007090:	d01a      	beq.n	80070c8 <UART_SetConfig+0xbd0>
 8007092:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007096:	2b08      	cmp	r3, #8
 8007098:	d014      	beq.n	80070c4 <UART_SetConfig+0xbcc>
 800709a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800709c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800709e:	2b09      	cmp	r3, #9
 80070a0:	d00e      	beq.n	80070c0 <UART_SetConfig+0xbc8>
 80070a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80070a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070a6:	2b0a      	cmp	r3, #10
 80070a8:	d008      	beq.n	80070bc <UART_SetConfig+0xbc4>
 80070aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80070ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ae:	2b0b      	cmp	r3, #11
 80070b0:	d102      	bne.n	80070b8 <UART_SetConfig+0xbc0>
 80070b2:	2380      	movs	r3, #128	; 0x80
 80070b4:	005b      	lsls	r3, r3, #1
 80070b6:	e038      	b.n	800712a <UART_SetConfig+0xc32>
 80070b8:	2301      	movs	r3, #1
 80070ba:	e036      	b.n	800712a <UART_SetConfig+0xc32>
 80070bc:	2380      	movs	r3, #128	; 0x80
 80070be:	e034      	b.n	800712a <UART_SetConfig+0xc32>
 80070c0:	2340      	movs	r3, #64	; 0x40
 80070c2:	e032      	b.n	800712a <UART_SetConfig+0xc32>
 80070c4:	2320      	movs	r3, #32
 80070c6:	e030      	b.n	800712a <UART_SetConfig+0xc32>
 80070c8:	2310      	movs	r3, #16
 80070ca:	e02e      	b.n	800712a <UART_SetConfig+0xc32>
 80070cc:	230c      	movs	r3, #12
 80070ce:	e02c      	b.n	800712a <UART_SetConfig+0xc32>
 80070d0:	230a      	movs	r3, #10
 80070d2:	e02a      	b.n	800712a <UART_SetConfig+0xc32>
 80070d4:	2308      	movs	r3, #8
 80070d6:	e028      	b.n	800712a <UART_SetConfig+0xc32>
 80070d8:	2306      	movs	r3, #6
 80070da:	e026      	b.n	800712a <UART_SetConfig+0xc32>
 80070dc:	2304      	movs	r3, #4
 80070de:	e024      	b.n	800712a <UART_SetConfig+0xc32>
 80070e0:	2302      	movs	r3, #2
 80070e2:	e022      	b.n	800712a <UART_SetConfig+0xc32>
 80070e4:	000aaa00 	.word	0x000aaa00
 80070e8:	000ccc00 	.word	0x000ccc00
 80070ec:	00155500 	.word	0x00155500
 80070f0:	000002ff 	.word	0x000002ff
 80070f4:	000fffff 	.word	0x000fffff
 80070f8:	0001e848 	.word	0x0001e848
 80070fc:	01e84800 	.word	0x01e84800
 8007100:	0003d090 	.word	0x0003d090
 8007104:	0007a120 	.word	0x0007a120
 8007108:	000f4240 	.word	0x000f4240
 800710c:	001e8480 	.word	0x001e8480
 8007110:	0028b0aa 	.word	0x0028b0aa
 8007114:	0030d400 	.word	0x0030d400
 8007118:	003d0900 	.word	0x003d0900
 800711c:	00516154 	.word	0x00516154
 8007120:	007a1200 	.word	0x007a1200
 8007124:	00f42400 	.word	0x00f42400
 8007128:	2301      	movs	r3, #1
 800712a:	0019      	movs	r1, r3
 800712c:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800712e:	f7f8 ffe9 	bl	8000104 <__udivsi3>
 8007132:	0003      	movs	r3, r0
 8007134:	005a      	lsls	r2, r3, #1
 8007136:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007138:	685b      	ldr	r3, [r3, #4]
 800713a:	085b      	lsrs	r3, r3, #1
 800713c:	18d2      	adds	r2, r2, r3
 800713e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	0019      	movs	r1, r3
 8007144:	0010      	movs	r0, r2
 8007146:	f7f8 ffdd 	bl	8000104 <__udivsi3>
 800714a:	0003      	movs	r3, r0
 800714c:	b29b      	uxth	r3, r3
 800714e:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 8007150:	e068      	b.n	8007224 <UART_SetConfig+0xd2c>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007152:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007156:	2b00      	cmp	r3, #0
 8007158:	d04c      	beq.n	80071f4 <UART_SetConfig+0xcfc>
 800715a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800715c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800715e:	2b01      	cmp	r3, #1
 8007160:	d045      	beq.n	80071ee <UART_SetConfig+0xcf6>
 8007162:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007166:	2b02      	cmp	r3, #2
 8007168:	d03e      	beq.n	80071e8 <UART_SetConfig+0xcf0>
 800716a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800716c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800716e:	2b03      	cmp	r3, #3
 8007170:	d038      	beq.n	80071e4 <UART_SetConfig+0xcec>
 8007172:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007176:	2b04      	cmp	r3, #4
 8007178:	d031      	beq.n	80071de <UART_SetConfig+0xce6>
 800717a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800717c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800717e:	2b05      	cmp	r3, #5
 8007180:	d02b      	beq.n	80071da <UART_SetConfig+0xce2>
 8007182:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007186:	2b06      	cmp	r3, #6
 8007188:	d025      	beq.n	80071d6 <UART_SetConfig+0xcde>
 800718a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800718c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800718e:	2b07      	cmp	r3, #7
 8007190:	d01e      	beq.n	80071d0 <UART_SetConfig+0xcd8>
 8007192:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007196:	2b08      	cmp	r3, #8
 8007198:	d017      	beq.n	80071ca <UART_SetConfig+0xcd2>
 800719a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800719c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800719e:	2b09      	cmp	r3, #9
 80071a0:	d010      	beq.n	80071c4 <UART_SetConfig+0xccc>
 80071a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80071a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071a6:	2b0a      	cmp	r3, #10
 80071a8:	d009      	beq.n	80071be <UART_SetConfig+0xcc6>
 80071aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80071ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ae:	2b0b      	cmp	r3, #11
 80071b0:	d102      	bne.n	80071b8 <UART_SetConfig+0xcc0>
 80071b2:	2380      	movs	r3, #128	; 0x80
 80071b4:	005b      	lsls	r3, r3, #1
 80071b6:	e01f      	b.n	80071f8 <UART_SetConfig+0xd00>
 80071b8:	2380      	movs	r3, #128	; 0x80
 80071ba:	025b      	lsls	r3, r3, #9
 80071bc:	e01c      	b.n	80071f8 <UART_SetConfig+0xd00>
 80071be:	2380      	movs	r3, #128	; 0x80
 80071c0:	009b      	lsls	r3, r3, #2
 80071c2:	e019      	b.n	80071f8 <UART_SetConfig+0xd00>
 80071c4:	2380      	movs	r3, #128	; 0x80
 80071c6:	00db      	lsls	r3, r3, #3
 80071c8:	e016      	b.n	80071f8 <UART_SetConfig+0xd00>
 80071ca:	2380      	movs	r3, #128	; 0x80
 80071cc:	011b      	lsls	r3, r3, #4
 80071ce:	e013      	b.n	80071f8 <UART_SetConfig+0xd00>
 80071d0:	2380      	movs	r3, #128	; 0x80
 80071d2:	015b      	lsls	r3, r3, #5
 80071d4:	e010      	b.n	80071f8 <UART_SetConfig+0xd00>
 80071d6:	4bb7      	ldr	r3, [pc, #732]	; (80074b4 <UART_SetConfig+0xfbc>)
 80071d8:	e00e      	b.n	80071f8 <UART_SetConfig+0xd00>
 80071da:	4bb7      	ldr	r3, [pc, #732]	; (80074b8 <UART_SetConfig+0xfc0>)
 80071dc:	e00c      	b.n	80071f8 <UART_SetConfig+0xd00>
 80071de:	2380      	movs	r3, #128	; 0x80
 80071e0:	019b      	lsls	r3, r3, #6
 80071e2:	e009      	b.n	80071f8 <UART_SetConfig+0xd00>
 80071e4:	4bb5      	ldr	r3, [pc, #724]	; (80074bc <UART_SetConfig+0xfc4>)
 80071e6:	e007      	b.n	80071f8 <UART_SetConfig+0xd00>
 80071e8:	2380      	movs	r3, #128	; 0x80
 80071ea:	01db      	lsls	r3, r3, #7
 80071ec:	e004      	b.n	80071f8 <UART_SetConfig+0xd00>
 80071ee:	2380      	movs	r3, #128	; 0x80
 80071f0:	021b      	lsls	r3, r3, #8
 80071f2:	e001      	b.n	80071f8 <UART_SetConfig+0xd00>
 80071f4:	2380      	movs	r3, #128	; 0x80
 80071f6:	025b      	lsls	r3, r3, #9
 80071f8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80071fa:	6852      	ldr	r2, [r2, #4]
 80071fc:	0852      	lsrs	r2, r2, #1
 80071fe:	189a      	adds	r2, r3, r2
 8007200:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007202:	685b      	ldr	r3, [r3, #4]
 8007204:	0019      	movs	r1, r3
 8007206:	0010      	movs	r0, r2
 8007208:	f7f8 ff7c 	bl	8000104 <__udivsi3>
 800720c:	0003      	movs	r3, r0
 800720e:	b29b      	uxth	r3, r3
 8007210:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 8007212:	e007      	b.n	8007224 <UART_SetConfig+0xd2c>
      default:
        ret = HAL_ERROR;
 8007214:	231b      	movs	r3, #27
 8007216:	2258      	movs	r2, #88	; 0x58
 8007218:	4694      	mov	ip, r2
 800721a:	44bc      	add	ip, r7
 800721c:	4463      	add	r3, ip
 800721e:	2201      	movs	r2, #1
 8007220:	701a      	strb	r2, [r3, #0]
        break;
 8007222:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007224:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007226:	2b0f      	cmp	r3, #15
 8007228:	d920      	bls.n	800726c <UART_SetConfig+0xd74>
 800722a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800722c:	4aa4      	ldr	r2, [pc, #656]	; (80074c0 <UART_SetConfig+0xfc8>)
 800722e:	4293      	cmp	r3, r2
 8007230:	d81c      	bhi.n	800726c <UART_SetConfig+0xd74>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007232:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007234:	b29a      	uxth	r2, r3
 8007236:	200e      	movs	r0, #14
 8007238:	2458      	movs	r4, #88	; 0x58
 800723a:	193b      	adds	r3, r7, r4
 800723c:	181b      	adds	r3, r3, r0
 800723e:	210f      	movs	r1, #15
 8007240:	438a      	bics	r2, r1
 8007242:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007244:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007246:	085b      	lsrs	r3, r3, #1
 8007248:	b29b      	uxth	r3, r3
 800724a:	2207      	movs	r2, #7
 800724c:	4013      	ands	r3, r2
 800724e:	b299      	uxth	r1, r3
 8007250:	193b      	adds	r3, r7, r4
 8007252:	181b      	adds	r3, r3, r0
 8007254:	193a      	adds	r2, r7, r4
 8007256:	1812      	adds	r2, r2, r0
 8007258:	8812      	ldrh	r2, [r2, #0]
 800725a:	430a      	orrs	r2, r1
 800725c:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 800725e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	193a      	adds	r2, r7, r4
 8007264:	1812      	adds	r2, r2, r0
 8007266:	8812      	ldrh	r2, [r2, #0]
 8007268:	60da      	str	r2, [r3, #12]
 800726a:	e1d3      	b.n	8007614 <UART_SetConfig+0x111c>
    }
    else
    {
      ret = HAL_ERROR;
 800726c:	231b      	movs	r3, #27
 800726e:	2258      	movs	r2, #88	; 0x58
 8007270:	4694      	mov	ip, r2
 8007272:	44bc      	add	ip, r7
 8007274:	4463      	add	r3, ip
 8007276:	2201      	movs	r2, #1
 8007278:	701a      	strb	r2, [r3, #0]
 800727a:	e1cb      	b.n	8007614 <UART_SetConfig+0x111c>
    }
  }
  else
  {
    switch (clocksource)
 800727c:	2323      	movs	r3, #35	; 0x23
 800727e:	2258      	movs	r2, #88	; 0x58
 8007280:	4694      	mov	ip, r2
 8007282:	44bc      	add	ip, r7
 8007284:	4463      	add	r3, ip
 8007286:	781b      	ldrb	r3, [r3, #0]
 8007288:	2b02      	cmp	r3, #2
 800728a:	d100      	bne.n	800728e <UART_SetConfig+0xd96>
 800728c:	e06c      	b.n	8007368 <UART_SetConfig+0xe70>
 800728e:	dc02      	bgt.n	8007296 <UART_SetConfig+0xd9e>
 8007290:	2b00      	cmp	r3, #0
 8007292:	d007      	beq.n	80072a4 <UART_SetConfig+0xdac>
 8007294:	e1a3      	b.n	80075de <UART_SetConfig+0x10e6>
 8007296:	2b04      	cmp	r3, #4
 8007298:	d100      	bne.n	800729c <UART_SetConfig+0xda4>
 800729a:	e0bc      	b.n	8007416 <UART_SetConfig+0xf1e>
 800729c:	2b08      	cmp	r3, #8
 800729e:	d100      	bne.n	80072a2 <UART_SetConfig+0xdaa>
 80072a0:	e13d      	b.n	800751e <UART_SetConfig+0x1026>
 80072a2:	e19c      	b.n	80075de <UART_SetConfig+0x10e6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80072a4:	f7fe f88c 	bl	80053c0 <HAL_RCC_GetPCLK1Freq>
 80072a8:	0003      	movs	r3, r0
 80072aa:	66bb      	str	r3, [r7, #104]	; 0x68
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80072ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80072ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d044      	beq.n	800733e <UART_SetConfig+0xe46>
 80072b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80072b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d03e      	beq.n	800733a <UART_SetConfig+0xe42>
 80072bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80072be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072c0:	2b02      	cmp	r3, #2
 80072c2:	d038      	beq.n	8007336 <UART_SetConfig+0xe3e>
 80072c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80072c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072c8:	2b03      	cmp	r3, #3
 80072ca:	d032      	beq.n	8007332 <UART_SetConfig+0xe3a>
 80072cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80072ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072d0:	2b04      	cmp	r3, #4
 80072d2:	d02c      	beq.n	800732e <UART_SetConfig+0xe36>
 80072d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80072d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072d8:	2b05      	cmp	r3, #5
 80072da:	d026      	beq.n	800732a <UART_SetConfig+0xe32>
 80072dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80072de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072e0:	2b06      	cmp	r3, #6
 80072e2:	d020      	beq.n	8007326 <UART_SetConfig+0xe2e>
 80072e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80072e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072e8:	2b07      	cmp	r3, #7
 80072ea:	d01a      	beq.n	8007322 <UART_SetConfig+0xe2a>
 80072ec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80072ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072f0:	2b08      	cmp	r3, #8
 80072f2:	d014      	beq.n	800731e <UART_SetConfig+0xe26>
 80072f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80072f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072f8:	2b09      	cmp	r3, #9
 80072fa:	d00e      	beq.n	800731a <UART_SetConfig+0xe22>
 80072fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80072fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007300:	2b0a      	cmp	r3, #10
 8007302:	d008      	beq.n	8007316 <UART_SetConfig+0xe1e>
 8007304:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007308:	2b0b      	cmp	r3, #11
 800730a:	d102      	bne.n	8007312 <UART_SetConfig+0xe1a>
 800730c:	2380      	movs	r3, #128	; 0x80
 800730e:	005b      	lsls	r3, r3, #1
 8007310:	e016      	b.n	8007340 <UART_SetConfig+0xe48>
 8007312:	2301      	movs	r3, #1
 8007314:	e014      	b.n	8007340 <UART_SetConfig+0xe48>
 8007316:	2380      	movs	r3, #128	; 0x80
 8007318:	e012      	b.n	8007340 <UART_SetConfig+0xe48>
 800731a:	2340      	movs	r3, #64	; 0x40
 800731c:	e010      	b.n	8007340 <UART_SetConfig+0xe48>
 800731e:	2320      	movs	r3, #32
 8007320:	e00e      	b.n	8007340 <UART_SetConfig+0xe48>
 8007322:	2310      	movs	r3, #16
 8007324:	e00c      	b.n	8007340 <UART_SetConfig+0xe48>
 8007326:	230c      	movs	r3, #12
 8007328:	e00a      	b.n	8007340 <UART_SetConfig+0xe48>
 800732a:	230a      	movs	r3, #10
 800732c:	e008      	b.n	8007340 <UART_SetConfig+0xe48>
 800732e:	2308      	movs	r3, #8
 8007330:	e006      	b.n	8007340 <UART_SetConfig+0xe48>
 8007332:	2306      	movs	r3, #6
 8007334:	e004      	b.n	8007340 <UART_SetConfig+0xe48>
 8007336:	2304      	movs	r3, #4
 8007338:	e002      	b.n	8007340 <UART_SetConfig+0xe48>
 800733a:	2302      	movs	r3, #2
 800733c:	e000      	b.n	8007340 <UART_SetConfig+0xe48>
 800733e:	2301      	movs	r3, #1
 8007340:	0019      	movs	r1, r3
 8007342:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8007344:	f7f8 fede 	bl	8000104 <__udivsi3>
 8007348:	0003      	movs	r3, r0
 800734a:	001a      	movs	r2, r3
 800734c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	085b      	lsrs	r3, r3, #1
 8007352:	18d2      	adds	r2, r2, r3
 8007354:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	0019      	movs	r1, r3
 800735a:	0010      	movs	r0, r2
 800735c:	f7f8 fed2 	bl	8000104 <__udivsi3>
 8007360:	0003      	movs	r3, r0
 8007362:	b29b      	uxth	r3, r3
 8007364:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 8007366:	e142      	b.n	80075ee <UART_SetConfig+0x10f6>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007368:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800736a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800736c:	2b00      	cmp	r3, #0
 800736e:	d043      	beq.n	80073f8 <UART_SetConfig+0xf00>
 8007370:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007374:	2b01      	cmp	r3, #1
 8007376:	d03d      	beq.n	80073f4 <UART_SetConfig+0xefc>
 8007378:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800737a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800737c:	2b02      	cmp	r3, #2
 800737e:	d037      	beq.n	80073f0 <UART_SetConfig+0xef8>
 8007380:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007384:	2b03      	cmp	r3, #3
 8007386:	d031      	beq.n	80073ec <UART_SetConfig+0xef4>
 8007388:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800738a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800738c:	2b04      	cmp	r3, #4
 800738e:	d02b      	beq.n	80073e8 <UART_SetConfig+0xef0>
 8007390:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007394:	2b05      	cmp	r3, #5
 8007396:	d025      	beq.n	80073e4 <UART_SetConfig+0xeec>
 8007398:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800739a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800739c:	2b06      	cmp	r3, #6
 800739e:	d01f      	beq.n	80073e0 <UART_SetConfig+0xee8>
 80073a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80073a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073a4:	2b07      	cmp	r3, #7
 80073a6:	d019      	beq.n	80073dc <UART_SetConfig+0xee4>
 80073a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80073aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073ac:	2b08      	cmp	r3, #8
 80073ae:	d013      	beq.n	80073d8 <UART_SetConfig+0xee0>
 80073b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80073b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073b4:	2b09      	cmp	r3, #9
 80073b6:	d00d      	beq.n	80073d4 <UART_SetConfig+0xedc>
 80073b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80073ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073bc:	2b0a      	cmp	r3, #10
 80073be:	d007      	beq.n	80073d0 <UART_SetConfig+0xed8>
 80073c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80073c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c4:	2b0b      	cmp	r3, #11
 80073c6:	d101      	bne.n	80073cc <UART_SetConfig+0xed4>
 80073c8:	4b3e      	ldr	r3, [pc, #248]	; (80074c4 <UART_SetConfig+0xfcc>)
 80073ca:	e016      	b.n	80073fa <UART_SetConfig+0xf02>
 80073cc:	4b3e      	ldr	r3, [pc, #248]	; (80074c8 <UART_SetConfig+0xfd0>)
 80073ce:	e014      	b.n	80073fa <UART_SetConfig+0xf02>
 80073d0:	4b3e      	ldr	r3, [pc, #248]	; (80074cc <UART_SetConfig+0xfd4>)
 80073d2:	e012      	b.n	80073fa <UART_SetConfig+0xf02>
 80073d4:	4b3e      	ldr	r3, [pc, #248]	; (80074d0 <UART_SetConfig+0xfd8>)
 80073d6:	e010      	b.n	80073fa <UART_SetConfig+0xf02>
 80073d8:	4b3e      	ldr	r3, [pc, #248]	; (80074d4 <UART_SetConfig+0xfdc>)
 80073da:	e00e      	b.n	80073fa <UART_SetConfig+0xf02>
 80073dc:	4b3e      	ldr	r3, [pc, #248]	; (80074d8 <UART_SetConfig+0xfe0>)
 80073de:	e00c      	b.n	80073fa <UART_SetConfig+0xf02>
 80073e0:	4b3e      	ldr	r3, [pc, #248]	; (80074dc <UART_SetConfig+0xfe4>)
 80073e2:	e00a      	b.n	80073fa <UART_SetConfig+0xf02>
 80073e4:	4b3e      	ldr	r3, [pc, #248]	; (80074e0 <UART_SetConfig+0xfe8>)
 80073e6:	e008      	b.n	80073fa <UART_SetConfig+0xf02>
 80073e8:	4b3e      	ldr	r3, [pc, #248]	; (80074e4 <UART_SetConfig+0xfec>)
 80073ea:	e006      	b.n	80073fa <UART_SetConfig+0xf02>
 80073ec:	4b3e      	ldr	r3, [pc, #248]	; (80074e8 <UART_SetConfig+0xff0>)
 80073ee:	e004      	b.n	80073fa <UART_SetConfig+0xf02>
 80073f0:	4b3e      	ldr	r3, [pc, #248]	; (80074ec <UART_SetConfig+0xff4>)
 80073f2:	e002      	b.n	80073fa <UART_SetConfig+0xf02>
 80073f4:	4b3e      	ldr	r3, [pc, #248]	; (80074f0 <UART_SetConfig+0xff8>)
 80073f6:	e000      	b.n	80073fa <UART_SetConfig+0xf02>
 80073f8:	4b33      	ldr	r3, [pc, #204]	; (80074c8 <UART_SetConfig+0xfd0>)
 80073fa:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80073fc:	6852      	ldr	r2, [r2, #4]
 80073fe:	0852      	lsrs	r2, r2, #1
 8007400:	189a      	adds	r2, r3, r2
 8007402:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007404:	685b      	ldr	r3, [r3, #4]
 8007406:	0019      	movs	r1, r3
 8007408:	0010      	movs	r0, r2
 800740a:	f7f8 fe7b 	bl	8000104 <__udivsi3>
 800740e:	0003      	movs	r3, r0
 8007410:	b29b      	uxth	r3, r3
 8007412:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 8007414:	e0eb      	b.n	80075ee <UART_SetConfig+0x10f6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007416:	f7fd ff47 	bl	80052a8 <HAL_RCC_GetSysClockFreq>
 800741a:	0003      	movs	r3, r0
 800741c:	66bb      	str	r3, [r7, #104]	; 0x68
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800741e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007422:	2b00      	cmp	r3, #0
 8007424:	d100      	bne.n	8007428 <UART_SetConfig+0xf30>
 8007426:	e065      	b.n	80074f4 <UART_SetConfig+0xffc>
 8007428:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800742a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800742c:	2b01      	cmp	r3, #1
 800742e:	d03e      	beq.n	80074ae <UART_SetConfig+0xfb6>
 8007430:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007434:	2b02      	cmp	r3, #2
 8007436:	d038      	beq.n	80074aa <UART_SetConfig+0xfb2>
 8007438:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800743a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800743c:	2b03      	cmp	r3, #3
 800743e:	d032      	beq.n	80074a6 <UART_SetConfig+0xfae>
 8007440:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007444:	2b04      	cmp	r3, #4
 8007446:	d02c      	beq.n	80074a2 <UART_SetConfig+0xfaa>
 8007448:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800744a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800744c:	2b05      	cmp	r3, #5
 800744e:	d026      	beq.n	800749e <UART_SetConfig+0xfa6>
 8007450:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007454:	2b06      	cmp	r3, #6
 8007456:	d020      	beq.n	800749a <UART_SetConfig+0xfa2>
 8007458:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800745a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800745c:	2b07      	cmp	r3, #7
 800745e:	d01a      	beq.n	8007496 <UART_SetConfig+0xf9e>
 8007460:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007464:	2b08      	cmp	r3, #8
 8007466:	d014      	beq.n	8007492 <UART_SetConfig+0xf9a>
 8007468:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800746a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800746c:	2b09      	cmp	r3, #9
 800746e:	d00e      	beq.n	800748e <UART_SetConfig+0xf96>
 8007470:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007474:	2b0a      	cmp	r3, #10
 8007476:	d008      	beq.n	800748a <UART_SetConfig+0xf92>
 8007478:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800747a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800747c:	2b0b      	cmp	r3, #11
 800747e:	d102      	bne.n	8007486 <UART_SetConfig+0xf8e>
 8007480:	2380      	movs	r3, #128	; 0x80
 8007482:	005b      	lsls	r3, r3, #1
 8007484:	e037      	b.n	80074f6 <UART_SetConfig+0xffe>
 8007486:	2301      	movs	r3, #1
 8007488:	e035      	b.n	80074f6 <UART_SetConfig+0xffe>
 800748a:	2380      	movs	r3, #128	; 0x80
 800748c:	e033      	b.n	80074f6 <UART_SetConfig+0xffe>
 800748e:	2340      	movs	r3, #64	; 0x40
 8007490:	e031      	b.n	80074f6 <UART_SetConfig+0xffe>
 8007492:	2320      	movs	r3, #32
 8007494:	e02f      	b.n	80074f6 <UART_SetConfig+0xffe>
 8007496:	2310      	movs	r3, #16
 8007498:	e02d      	b.n	80074f6 <UART_SetConfig+0xffe>
 800749a:	230c      	movs	r3, #12
 800749c:	e02b      	b.n	80074f6 <UART_SetConfig+0xffe>
 800749e:	230a      	movs	r3, #10
 80074a0:	e029      	b.n	80074f6 <UART_SetConfig+0xffe>
 80074a2:	2308      	movs	r3, #8
 80074a4:	e027      	b.n	80074f6 <UART_SetConfig+0xffe>
 80074a6:	2306      	movs	r3, #6
 80074a8:	e025      	b.n	80074f6 <UART_SetConfig+0xffe>
 80074aa:	2304      	movs	r3, #4
 80074ac:	e023      	b.n	80074f6 <UART_SetConfig+0xffe>
 80074ae:	2302      	movs	r3, #2
 80074b0:	e021      	b.n	80074f6 <UART_SetConfig+0xffe>
 80074b2:	46c0      	nop			; (mov r8, r8)
 80074b4:	00001554 	.word	0x00001554
 80074b8:	00001998 	.word	0x00001998
 80074bc:	00002aaa 	.word	0x00002aaa
 80074c0:	0000ffff 	.word	0x0000ffff
 80074c4:	0000f424 	.word	0x0000f424
 80074c8:	00f42400 	.word	0x00f42400
 80074cc:	0001e848 	.word	0x0001e848
 80074d0:	0003d090 	.word	0x0003d090
 80074d4:	0007a120 	.word	0x0007a120
 80074d8:	000f4240 	.word	0x000f4240
 80074dc:	00145855 	.word	0x00145855
 80074e0:	00186a00 	.word	0x00186a00
 80074e4:	001e8480 	.word	0x001e8480
 80074e8:	0028b0aa 	.word	0x0028b0aa
 80074ec:	003d0900 	.word	0x003d0900
 80074f0:	007a1200 	.word	0x007a1200
 80074f4:	2301      	movs	r3, #1
 80074f6:	0019      	movs	r1, r3
 80074f8:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 80074fa:	f7f8 fe03 	bl	8000104 <__udivsi3>
 80074fe:	0003      	movs	r3, r0
 8007500:	001a      	movs	r2, r3
 8007502:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007504:	685b      	ldr	r3, [r3, #4]
 8007506:	085b      	lsrs	r3, r3, #1
 8007508:	18d2      	adds	r2, r2, r3
 800750a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800750c:	685b      	ldr	r3, [r3, #4]
 800750e:	0019      	movs	r1, r3
 8007510:	0010      	movs	r0, r2
 8007512:	f7f8 fdf7 	bl	8000104 <__udivsi3>
 8007516:	0003      	movs	r3, r0
 8007518:	b29b      	uxth	r3, r3
 800751a:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 800751c:	e067      	b.n	80075ee <UART_SetConfig+0x10f6>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800751e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007522:	2b00      	cmp	r3, #0
 8007524:	d04b      	beq.n	80075be <UART_SetConfig+0x10c6>
 8007526:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800752a:	2b01      	cmp	r3, #1
 800752c:	d044      	beq.n	80075b8 <UART_SetConfig+0x10c0>
 800752e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007532:	2b02      	cmp	r3, #2
 8007534:	d03d      	beq.n	80075b2 <UART_SetConfig+0x10ba>
 8007536:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007538:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800753a:	2b03      	cmp	r3, #3
 800753c:	d037      	beq.n	80075ae <UART_SetConfig+0x10b6>
 800753e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007542:	2b04      	cmp	r3, #4
 8007544:	d030      	beq.n	80075a8 <UART_SetConfig+0x10b0>
 8007546:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800754a:	2b05      	cmp	r3, #5
 800754c:	d02a      	beq.n	80075a4 <UART_SetConfig+0x10ac>
 800754e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007552:	2b06      	cmp	r3, #6
 8007554:	d024      	beq.n	80075a0 <UART_SetConfig+0x10a8>
 8007556:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800755a:	2b07      	cmp	r3, #7
 800755c:	d01d      	beq.n	800759a <UART_SetConfig+0x10a2>
 800755e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007562:	2b08      	cmp	r3, #8
 8007564:	d016      	beq.n	8007594 <UART_SetConfig+0x109c>
 8007566:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800756a:	2b09      	cmp	r3, #9
 800756c:	d00f      	beq.n	800758e <UART_SetConfig+0x1096>
 800756e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007572:	2b0a      	cmp	r3, #10
 8007574:	d008      	beq.n	8007588 <UART_SetConfig+0x1090>
 8007576:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800757a:	2b0b      	cmp	r3, #11
 800757c:	d101      	bne.n	8007582 <UART_SetConfig+0x108a>
 800757e:	2380      	movs	r3, #128	; 0x80
 8007580:	e01f      	b.n	80075c2 <UART_SetConfig+0x10ca>
 8007582:	2380      	movs	r3, #128	; 0x80
 8007584:	021b      	lsls	r3, r3, #8
 8007586:	e01c      	b.n	80075c2 <UART_SetConfig+0x10ca>
 8007588:	2380      	movs	r3, #128	; 0x80
 800758a:	005b      	lsls	r3, r3, #1
 800758c:	e019      	b.n	80075c2 <UART_SetConfig+0x10ca>
 800758e:	2380      	movs	r3, #128	; 0x80
 8007590:	009b      	lsls	r3, r3, #2
 8007592:	e016      	b.n	80075c2 <UART_SetConfig+0x10ca>
 8007594:	2380      	movs	r3, #128	; 0x80
 8007596:	00db      	lsls	r3, r3, #3
 8007598:	e013      	b.n	80075c2 <UART_SetConfig+0x10ca>
 800759a:	2380      	movs	r3, #128	; 0x80
 800759c:	011b      	lsls	r3, r3, #4
 800759e:	e010      	b.n	80075c2 <UART_SetConfig+0x10ca>
 80075a0:	4b28      	ldr	r3, [pc, #160]	; (8007644 <UART_SetConfig+0x114c>)
 80075a2:	e00e      	b.n	80075c2 <UART_SetConfig+0x10ca>
 80075a4:	4b28      	ldr	r3, [pc, #160]	; (8007648 <UART_SetConfig+0x1150>)
 80075a6:	e00c      	b.n	80075c2 <UART_SetConfig+0x10ca>
 80075a8:	2380      	movs	r3, #128	; 0x80
 80075aa:	015b      	lsls	r3, r3, #5
 80075ac:	e009      	b.n	80075c2 <UART_SetConfig+0x10ca>
 80075ae:	4b27      	ldr	r3, [pc, #156]	; (800764c <UART_SetConfig+0x1154>)
 80075b0:	e007      	b.n	80075c2 <UART_SetConfig+0x10ca>
 80075b2:	2380      	movs	r3, #128	; 0x80
 80075b4:	019b      	lsls	r3, r3, #6
 80075b6:	e004      	b.n	80075c2 <UART_SetConfig+0x10ca>
 80075b8:	2380      	movs	r3, #128	; 0x80
 80075ba:	01db      	lsls	r3, r3, #7
 80075bc:	e001      	b.n	80075c2 <UART_SetConfig+0x10ca>
 80075be:	2380      	movs	r3, #128	; 0x80
 80075c0:	021b      	lsls	r3, r3, #8
 80075c2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80075c4:	6852      	ldr	r2, [r2, #4]
 80075c6:	0852      	lsrs	r2, r2, #1
 80075c8:	189a      	adds	r2, r3, r2
 80075ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	0019      	movs	r1, r3
 80075d0:	0010      	movs	r0, r2
 80075d2:	f7f8 fd97 	bl	8000104 <__udivsi3>
 80075d6:	0003      	movs	r3, r0
 80075d8:	b29b      	uxth	r3, r3
 80075da:	677b      	str	r3, [r7, #116]	; 0x74
        break;
 80075dc:	e007      	b.n	80075ee <UART_SetConfig+0x10f6>
      default:
        ret = HAL_ERROR;
 80075de:	231b      	movs	r3, #27
 80075e0:	2258      	movs	r2, #88	; 0x58
 80075e2:	4694      	mov	ip, r2
 80075e4:	44bc      	add	ip, r7
 80075e6:	4463      	add	r3, ip
 80075e8:	2201      	movs	r2, #1
 80075ea:	701a      	strb	r2, [r3, #0]
        break;
 80075ec:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80075ee:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80075f0:	2b0f      	cmp	r3, #15
 80075f2:	d908      	bls.n	8007606 <UART_SetConfig+0x110e>
 80075f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80075f6:	4a16      	ldr	r2, [pc, #88]	; (8007650 <UART_SetConfig+0x1158>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d804      	bhi.n	8007606 <UART_SetConfig+0x110e>
    {
      huart->Instance->BRR = usartdiv;
 80075fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8007602:	60da      	str	r2, [r3, #12]
 8007604:	e006      	b.n	8007614 <UART_SetConfig+0x111c>
    }
    else
    {
      ret = HAL_ERROR;
 8007606:	231b      	movs	r3, #27
 8007608:	2258      	movs	r2, #88	; 0x58
 800760a:	4694      	mov	ip, r2
 800760c:	44bc      	add	ip, r7
 800760e:	4463      	add	r3, ip
 8007610:	2201      	movs	r2, #1
 8007612:	701a      	strb	r2, [r3, #0]
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007614:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007616:	226a      	movs	r2, #106	; 0x6a
 8007618:	2101      	movs	r1, #1
 800761a:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800761c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800761e:	2268      	movs	r2, #104	; 0x68
 8007620:	2101      	movs	r1, #1
 8007622:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007624:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007626:	2200      	movs	r2, #0
 8007628:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 800762a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800762c:	2200      	movs	r2, #0
 800762e:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8007630:	231b      	movs	r3, #27
 8007632:	2258      	movs	r2, #88	; 0x58
 8007634:	4694      	mov	ip, r2
 8007636:	44bc      	add	ip, r7
 8007638:	4463      	add	r3, ip
 800763a:	781b      	ldrb	r3, [r3, #0]
}
 800763c:	0018      	movs	r0, r3
 800763e:	46bd      	mov	sp, r7
 8007640:	b021      	add	sp, #132	; 0x84
 8007642:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007644:	00000aaa 	.word	0x00000aaa
 8007648:	00000ccc 	.word	0x00000ccc
 800764c:	00001555 	.word	0x00001555
 8007650:	0000ffff 	.word	0x0000ffff

08007654 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	b082      	sub	sp, #8
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007660:	2201      	movs	r2, #1
 8007662:	4013      	ands	r3, r2
 8007664:	d00b      	beq.n	800767e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	685b      	ldr	r3, [r3, #4]
 800766c:	4a4a      	ldr	r2, [pc, #296]	; (8007798 <UART_AdvFeatureConfig+0x144>)
 800766e:	4013      	ands	r3, r2
 8007670:	0019      	movs	r1, r3
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	430a      	orrs	r2, r1
 800767c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007682:	2202      	movs	r2, #2
 8007684:	4013      	ands	r3, r2
 8007686:	d00b      	beq.n	80076a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	685b      	ldr	r3, [r3, #4]
 800768e:	4a43      	ldr	r2, [pc, #268]	; (800779c <UART_AdvFeatureConfig+0x148>)
 8007690:	4013      	ands	r3, r2
 8007692:	0019      	movs	r1, r3
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	430a      	orrs	r2, r1
 800769e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076a4:	2204      	movs	r2, #4
 80076a6:	4013      	ands	r3, r2
 80076a8:	d00b      	beq.n	80076c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	685b      	ldr	r3, [r3, #4]
 80076b0:	4a3b      	ldr	r2, [pc, #236]	; (80077a0 <UART_AdvFeatureConfig+0x14c>)
 80076b2:	4013      	ands	r3, r2
 80076b4:	0019      	movs	r1, r3
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	430a      	orrs	r2, r1
 80076c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076c6:	2208      	movs	r2, #8
 80076c8:	4013      	ands	r3, r2
 80076ca:	d00b      	beq.n	80076e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	4a34      	ldr	r2, [pc, #208]	; (80077a4 <UART_AdvFeatureConfig+0x150>)
 80076d4:	4013      	ands	r3, r2
 80076d6:	0019      	movs	r1, r3
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	430a      	orrs	r2, r1
 80076e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076e8:	2210      	movs	r2, #16
 80076ea:	4013      	ands	r3, r2
 80076ec:	d00b      	beq.n	8007706 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	689b      	ldr	r3, [r3, #8]
 80076f4:	4a2c      	ldr	r2, [pc, #176]	; (80077a8 <UART_AdvFeatureConfig+0x154>)
 80076f6:	4013      	ands	r3, r2
 80076f8:	0019      	movs	r1, r3
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	430a      	orrs	r2, r1
 8007704:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800770a:	2220      	movs	r2, #32
 800770c:	4013      	ands	r3, r2
 800770e:	d00b      	beq.n	8007728 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	689b      	ldr	r3, [r3, #8]
 8007716:	4a25      	ldr	r2, [pc, #148]	; (80077ac <UART_AdvFeatureConfig+0x158>)
 8007718:	4013      	ands	r3, r2
 800771a:	0019      	movs	r1, r3
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	430a      	orrs	r2, r1
 8007726:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800772c:	2240      	movs	r2, #64	; 0x40
 800772e:	4013      	ands	r3, r2
 8007730:	d01d      	beq.n	800776e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	4a1d      	ldr	r2, [pc, #116]	; (80077b0 <UART_AdvFeatureConfig+0x15c>)
 800773a:	4013      	ands	r3, r2
 800773c:	0019      	movs	r1, r3
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	430a      	orrs	r2, r1
 8007748:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800774e:	2380      	movs	r3, #128	; 0x80
 8007750:	035b      	lsls	r3, r3, #13
 8007752:	429a      	cmp	r2, r3
 8007754:	d10b      	bne.n	800776e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	685b      	ldr	r3, [r3, #4]
 800775c:	4a15      	ldr	r2, [pc, #84]	; (80077b4 <UART_AdvFeatureConfig+0x160>)
 800775e:	4013      	ands	r3, r2
 8007760:	0019      	movs	r1, r3
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	430a      	orrs	r2, r1
 800776c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007772:	2280      	movs	r2, #128	; 0x80
 8007774:	4013      	ands	r3, r2
 8007776:	d00b      	beq.n	8007790 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	4a0e      	ldr	r2, [pc, #56]	; (80077b8 <UART_AdvFeatureConfig+0x164>)
 8007780:	4013      	ands	r3, r2
 8007782:	0019      	movs	r1, r3
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	430a      	orrs	r2, r1
 800778e:	605a      	str	r2, [r3, #4]
  }
}
 8007790:	46c0      	nop			; (mov r8, r8)
 8007792:	46bd      	mov	sp, r7
 8007794:	b002      	add	sp, #8
 8007796:	bd80      	pop	{r7, pc}
 8007798:	fffdffff 	.word	0xfffdffff
 800779c:	fffeffff 	.word	0xfffeffff
 80077a0:	fffbffff 	.word	0xfffbffff
 80077a4:	ffff7fff 	.word	0xffff7fff
 80077a8:	ffffefff 	.word	0xffffefff
 80077ac:	ffffdfff 	.word	0xffffdfff
 80077b0:	ffefffff 	.word	0xffefffff
 80077b4:	ff9fffff 	.word	0xff9fffff
 80077b8:	fff7ffff 	.word	0xfff7ffff

080077bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b086      	sub	sp, #24
 80077c0:	af02      	add	r7, sp, #8
 80077c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2288      	movs	r2, #136	; 0x88
 80077c8:	2100      	movs	r1, #0
 80077ca:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80077cc:	f7fb fe7a 	bl	80034c4 <HAL_GetTick>
 80077d0:	0003      	movs	r3, r0
 80077d2:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	2208      	movs	r2, #8
 80077dc:	4013      	ands	r3, r2
 80077de:	2b08      	cmp	r3, #8
 80077e0:	d10d      	bne.n	80077fe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80077e2:	68fa      	ldr	r2, [r7, #12]
 80077e4:	2380      	movs	r3, #128	; 0x80
 80077e6:	0399      	lsls	r1, r3, #14
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	4b18      	ldr	r3, [pc, #96]	; (800784c <UART_CheckIdleState+0x90>)
 80077ec:	9300      	str	r3, [sp, #0]
 80077ee:	0013      	movs	r3, r2
 80077f0:	2200      	movs	r2, #0
 80077f2:	f000 f82d 	bl	8007850 <UART_WaitOnFlagUntilTimeout>
 80077f6:	1e03      	subs	r3, r0, #0
 80077f8:	d001      	beq.n	80077fe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80077fa:	2303      	movs	r3, #3
 80077fc:	e021      	b.n	8007842 <UART_CheckIdleState+0x86>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	2204      	movs	r2, #4
 8007806:	4013      	ands	r3, r2
 8007808:	2b04      	cmp	r3, #4
 800780a:	d10d      	bne.n	8007828 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800780c:	68fa      	ldr	r2, [r7, #12]
 800780e:	2380      	movs	r3, #128	; 0x80
 8007810:	03d9      	lsls	r1, r3, #15
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	4b0d      	ldr	r3, [pc, #52]	; (800784c <UART_CheckIdleState+0x90>)
 8007816:	9300      	str	r3, [sp, #0]
 8007818:	0013      	movs	r3, r2
 800781a:	2200      	movs	r2, #0
 800781c:	f000 f818 	bl	8007850 <UART_WaitOnFlagUntilTimeout>
 8007820:	1e03      	subs	r3, r0, #0
 8007822:	d001      	beq.n	8007828 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007824:	2303      	movs	r3, #3
 8007826:	e00c      	b.n	8007842 <UART_CheckIdleState+0x86>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	2280      	movs	r2, #128	; 0x80
 800782c:	2120      	movs	r1, #32
 800782e:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	2284      	movs	r2, #132	; 0x84
 8007834:	2120      	movs	r1, #32
 8007836:	5099      	str	r1, [r3, r2]

  __HAL_UNLOCK(huart);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	227c      	movs	r2, #124	; 0x7c
 800783c:	2100      	movs	r1, #0
 800783e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007840:	2300      	movs	r3, #0
}
 8007842:	0018      	movs	r0, r3
 8007844:	46bd      	mov	sp, r7
 8007846:	b004      	add	sp, #16
 8007848:	bd80      	pop	{r7, pc}
 800784a:	46c0      	nop			; (mov r8, r8)
 800784c:	01ffffff 	.word	0x01ffffff

08007850 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b084      	sub	sp, #16
 8007854:	af00      	add	r7, sp, #0
 8007856:	60f8      	str	r0, [r7, #12]
 8007858:	60b9      	str	r1, [r7, #8]
 800785a:	603b      	str	r3, [r7, #0]
 800785c:	1dfb      	adds	r3, r7, #7
 800785e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007860:	e02b      	b.n	80078ba <UART_WaitOnFlagUntilTimeout+0x6a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007862:	69bb      	ldr	r3, [r7, #24]
 8007864:	3301      	adds	r3, #1
 8007866:	d028      	beq.n	80078ba <UART_WaitOnFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007868:	f7fb fe2c 	bl	80034c4 <HAL_GetTick>
 800786c:	0002      	movs	r2, r0
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	1ad3      	subs	r3, r2, r3
 8007872:	69ba      	ldr	r2, [r7, #24]
 8007874:	429a      	cmp	r2, r3
 8007876:	d302      	bcc.n	800787e <UART_WaitOnFlagUntilTimeout+0x2e>
 8007878:	69bb      	ldr	r3, [r7, #24]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d11d      	bne.n	80078ba <UART_WaitOnFlagUntilTimeout+0x6a>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	681a      	ldr	r2, [r3, #0]
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4916      	ldr	r1, [pc, #88]	; (80078e4 <UART_WaitOnFlagUntilTimeout+0x94>)
 800788a:	400a      	ands	r2, r1
 800788c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	689a      	ldr	r2, [r3, #8]
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	2101      	movs	r1, #1
 800789a:	438a      	bics	r2, r1
 800789c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	2280      	movs	r2, #128	; 0x80
 80078a2:	2120      	movs	r1, #32
 80078a4:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	2284      	movs	r2, #132	; 0x84
 80078aa:	2120      	movs	r1, #32
 80078ac:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	227c      	movs	r2, #124	; 0x7c
 80078b2:	2100      	movs	r1, #0
 80078b4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80078b6:	2303      	movs	r3, #3
 80078b8:	e00f      	b.n	80078da <UART_WaitOnFlagUntilTimeout+0x8a>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	69db      	ldr	r3, [r3, #28]
 80078c0:	68ba      	ldr	r2, [r7, #8]
 80078c2:	4013      	ands	r3, r2
 80078c4:	68ba      	ldr	r2, [r7, #8]
 80078c6:	1ad3      	subs	r3, r2, r3
 80078c8:	425a      	negs	r2, r3
 80078ca:	4153      	adcs	r3, r2
 80078cc:	b2db      	uxtb	r3, r3
 80078ce:	001a      	movs	r2, r3
 80078d0:	1dfb      	adds	r3, r7, #7
 80078d2:	781b      	ldrb	r3, [r3, #0]
 80078d4:	429a      	cmp	r2, r3
 80078d6:	d0c4      	beq.n	8007862 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80078d8:	2300      	movs	r3, #0
}
 80078da:	0018      	movs	r0, r3
 80078dc:	46bd      	mov	sp, r7
 80078de:	b004      	add	sp, #16
 80078e0:	bd80      	pop	{r7, pc}
 80078e2:	46c0      	nop			; (mov r8, r8)
 80078e4:	fffffe5f 	.word	0xfffffe5f

080078e8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b084      	sub	sp, #16
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	227c      	movs	r2, #124	; 0x7c
 80078f4:	5c9b      	ldrb	r3, [r3, r2]
 80078f6:	2b01      	cmp	r3, #1
 80078f8:	d101      	bne.n	80078fe <HAL_UARTEx_DisableFifoMode+0x16>
 80078fa:	2302      	movs	r3, #2
 80078fc:	e027      	b.n	800794e <HAL_UARTEx_DisableFifoMode+0x66>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	227c      	movs	r2, #124	; 0x7c
 8007902:	2101      	movs	r1, #1
 8007904:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2280      	movs	r2, #128	; 0x80
 800790a:	2124      	movs	r1, #36	; 0x24
 800790c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	681a      	ldr	r2, [r3, #0]
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	2101      	movs	r1, #1
 8007922:	438a      	bics	r2, r1
 8007924:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	4a0b      	ldr	r2, [pc, #44]	; (8007958 <HAL_UARTEx_DisableFifoMode+0x70>)
 800792a:	4013      	ands	r3, r2
 800792c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2200      	movs	r2, #0
 8007932:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	68fa      	ldr	r2, [r7, #12]
 800793a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2280      	movs	r2, #128	; 0x80
 8007940:	2120      	movs	r1, #32
 8007942:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	227c      	movs	r2, #124	; 0x7c
 8007948:	2100      	movs	r1, #0
 800794a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800794c:	2300      	movs	r3, #0
}
 800794e:	0018      	movs	r0, r3
 8007950:	46bd      	mov	sp, r7
 8007952:	b004      	add	sp, #16
 8007954:	bd80      	pop	{r7, pc}
 8007956:	46c0      	nop			; (mov r8, r8)
 8007958:	dfffffff 	.word	0xdfffffff

0800795c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b084      	sub	sp, #16
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
 8007964:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	227c      	movs	r2, #124	; 0x7c
 800796a:	5c9b      	ldrb	r3, [r3, r2]
 800796c:	2b01      	cmp	r3, #1
 800796e:	d101      	bne.n	8007974 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007970:	2302      	movs	r3, #2
 8007972:	e02e      	b.n	80079d2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	227c      	movs	r2, #124	; 0x7c
 8007978:	2101      	movs	r1, #1
 800797a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2280      	movs	r2, #128	; 0x80
 8007980:	2124      	movs	r1, #36	; 0x24
 8007982:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	681a      	ldr	r2, [r3, #0]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	2101      	movs	r1, #1
 8007998:	438a      	bics	r2, r1
 800799a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	689b      	ldr	r3, [r3, #8]
 80079a2:	00db      	lsls	r3, r3, #3
 80079a4:	08d9      	lsrs	r1, r3, #3
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	683a      	ldr	r2, [r7, #0]
 80079ac:	430a      	orrs	r2, r1
 80079ae:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	0018      	movs	r0, r3
 80079b4:	f000 f854 	bl	8007a60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	68fa      	ldr	r2, [r7, #12]
 80079be:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2280      	movs	r2, #128	; 0x80
 80079c4:	2120      	movs	r1, #32
 80079c6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	227c      	movs	r2, #124	; 0x7c
 80079cc:	2100      	movs	r1, #0
 80079ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80079d0:	2300      	movs	r3, #0
}
 80079d2:	0018      	movs	r0, r3
 80079d4:	46bd      	mov	sp, r7
 80079d6:	b004      	add	sp, #16
 80079d8:	bd80      	pop	{r7, pc}
	...

080079dc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80079dc:	b580      	push	{r7, lr}
 80079de:	b084      	sub	sp, #16
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
 80079e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	227c      	movs	r2, #124	; 0x7c
 80079ea:	5c9b      	ldrb	r3, [r3, r2]
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	d101      	bne.n	80079f4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80079f0:	2302      	movs	r3, #2
 80079f2:	e02f      	b.n	8007a54 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	227c      	movs	r2, #124	; 0x7c
 80079f8:	2101      	movs	r1, #1
 80079fa:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2280      	movs	r2, #128	; 0x80
 8007a00:	2124      	movs	r1, #36	; 0x24
 8007a02:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	681a      	ldr	r2, [r3, #0]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	2101      	movs	r1, #1
 8007a18:	438a      	bics	r2, r1
 8007a1a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	689b      	ldr	r3, [r3, #8]
 8007a22:	4a0e      	ldr	r2, [pc, #56]	; (8007a5c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8007a24:	4013      	ands	r3, r2
 8007a26:	0019      	movs	r1, r3
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	683a      	ldr	r2, [r7, #0]
 8007a2e:	430a      	orrs	r2, r1
 8007a30:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	0018      	movs	r0, r3
 8007a36:	f000 f813 	bl	8007a60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	68fa      	ldr	r2, [r7, #12]
 8007a40:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2280      	movs	r2, #128	; 0x80
 8007a46:	2120      	movs	r1, #32
 8007a48:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	227c      	movs	r2, #124	; 0x7c
 8007a4e:	2100      	movs	r1, #0
 8007a50:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007a52:	2300      	movs	r3, #0
}
 8007a54:	0018      	movs	r0, r3
 8007a56:	46bd      	mov	sp, r7
 8007a58:	b004      	add	sp, #16
 8007a5a:	bd80      	pop	{r7, pc}
 8007a5c:	f1ffffff 	.word	0xf1ffffff

08007a60 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007a60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a62:	b089      	sub	sp, #36	; 0x24
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8007a68:	2314      	movs	r3, #20
 8007a6a:	18fb      	adds	r3, r7, r3
 8007a6c:	4a2f      	ldr	r2, [pc, #188]	; (8007b2c <UARTEx_SetNbDataToProcess+0xcc>)
 8007a6e:	ca03      	ldmia	r2!, {r0, r1}
 8007a70:	c303      	stmia	r3!, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8007a72:	230c      	movs	r3, #12
 8007a74:	18fb      	adds	r3, r7, r3
 8007a76:	4a2e      	ldr	r2, [pc, #184]	; (8007b30 <UARTEx_SetNbDataToProcess+0xd0>)
 8007a78:	ca03      	ldmia	r2!, {r0, r1}
 8007a7a:	c303      	stmia	r3!, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d108      	bne.n	8007a96 <UARTEx_SetNbDataToProcess+0x36>
  {
    huart->NbTxDataToProcess = 1U;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	226a      	movs	r2, #106	; 0x6a
 8007a88:	2101      	movs	r1, #1
 8007a8a:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2268      	movs	r2, #104	; 0x68
 8007a90:	2101      	movs	r1, #1
 8007a92:	5299      	strh	r1, [r3, r2]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007a94:	e046      	b.n	8007b24 <UARTEx_SetNbDataToProcess+0xc4>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007a96:	261f      	movs	r6, #31
 8007a98:	19bb      	adds	r3, r7, r6
 8007a9a:	2208      	movs	r2, #8
 8007a9c:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007a9e:	201e      	movs	r0, #30
 8007aa0:	183b      	adds	r3, r7, r0
 8007aa2:	2208      	movs	r2, #8
 8007aa4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	689b      	ldr	r3, [r3, #8]
 8007aac:	0e5b      	lsrs	r3, r3, #25
 8007aae:	b2da      	uxtb	r2, r3
 8007ab0:	241d      	movs	r4, #29
 8007ab2:	193b      	adds	r3, r7, r4
 8007ab4:	2107      	movs	r1, #7
 8007ab6:	400a      	ands	r2, r1
 8007ab8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	689b      	ldr	r3, [r3, #8]
 8007ac0:	0f5b      	lsrs	r3, r3, #29
 8007ac2:	b2da      	uxtb	r2, r3
 8007ac4:	251c      	movs	r5, #28
 8007ac6:	197b      	adds	r3, r7, r5
 8007ac8:	2107      	movs	r1, #7
 8007aca:	400a      	ands	r2, r1
 8007acc:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8007ace:	183b      	adds	r3, r7, r0
 8007ad0:	781b      	ldrb	r3, [r3, #0]
 8007ad2:	197a      	adds	r2, r7, r5
 8007ad4:	7812      	ldrb	r2, [r2, #0]
 8007ad6:	2114      	movs	r1, #20
 8007ad8:	1879      	adds	r1, r7, r1
 8007ada:	5c8a      	ldrb	r2, [r1, r2]
 8007adc:	435a      	muls	r2, r3
 8007ade:	0010      	movs	r0, r2
 8007ae0:	197b      	adds	r3, r7, r5
 8007ae2:	781b      	ldrb	r3, [r3, #0]
 8007ae4:	250c      	movs	r5, #12
 8007ae6:	197a      	adds	r2, r7, r5
 8007ae8:	5cd3      	ldrb	r3, [r2, r3]
 8007aea:	0019      	movs	r1, r3
 8007aec:	f7f8 fb94 	bl	8000218 <__divsi3>
 8007af0:	0003      	movs	r3, r0
 8007af2:	b299      	uxth	r1, r3
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	226a      	movs	r2, #106	; 0x6a
 8007af8:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8007afa:	19bb      	adds	r3, r7, r6
 8007afc:	781b      	ldrb	r3, [r3, #0]
 8007afe:	193a      	adds	r2, r7, r4
 8007b00:	7812      	ldrb	r2, [r2, #0]
 8007b02:	2114      	movs	r1, #20
 8007b04:	1879      	adds	r1, r7, r1
 8007b06:	5c8a      	ldrb	r2, [r1, r2]
 8007b08:	435a      	muls	r2, r3
 8007b0a:	0010      	movs	r0, r2
 8007b0c:	193b      	adds	r3, r7, r4
 8007b0e:	781b      	ldrb	r3, [r3, #0]
 8007b10:	197a      	adds	r2, r7, r5
 8007b12:	5cd3      	ldrb	r3, [r2, r3]
 8007b14:	0019      	movs	r1, r3
 8007b16:	f7f8 fb7f 	bl	8000218 <__divsi3>
 8007b1a:	0003      	movs	r3, r0
 8007b1c:	b299      	uxth	r1, r3
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2268      	movs	r2, #104	; 0x68
 8007b22:	5299      	strh	r1, [r3, r2]
}
 8007b24:	46c0      	nop			; (mov r8, r8)
 8007b26:	46bd      	mov	sp, r7
 8007b28:	b009      	add	sp, #36	; 0x24
 8007b2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b2c:	08008524 	.word	0x08008524
 8007b30:	0800852c 	.word	0x0800852c

08007b34 <__errno>:
 8007b34:	4b01      	ldr	r3, [pc, #4]	; (8007b3c <__errno+0x8>)
 8007b36:	6818      	ldr	r0, [r3, #0]
 8007b38:	4770      	bx	lr
 8007b3a:	46c0      	nop			; (mov r8, r8)
 8007b3c:	2000000c 	.word	0x2000000c

08007b40 <__libc_init_array>:
 8007b40:	b570      	push	{r4, r5, r6, lr}
 8007b42:	2600      	movs	r6, #0
 8007b44:	4d0c      	ldr	r5, [pc, #48]	; (8007b78 <__libc_init_array+0x38>)
 8007b46:	4c0d      	ldr	r4, [pc, #52]	; (8007b7c <__libc_init_array+0x3c>)
 8007b48:	1b64      	subs	r4, r4, r5
 8007b4a:	10a4      	asrs	r4, r4, #2
 8007b4c:	42a6      	cmp	r6, r4
 8007b4e:	d109      	bne.n	8007b64 <__libc_init_array+0x24>
 8007b50:	2600      	movs	r6, #0
 8007b52:	f000 fcc9 	bl	80084e8 <_init>
 8007b56:	4d0a      	ldr	r5, [pc, #40]	; (8007b80 <__libc_init_array+0x40>)
 8007b58:	4c0a      	ldr	r4, [pc, #40]	; (8007b84 <__libc_init_array+0x44>)
 8007b5a:	1b64      	subs	r4, r4, r5
 8007b5c:	10a4      	asrs	r4, r4, #2
 8007b5e:	42a6      	cmp	r6, r4
 8007b60:	d105      	bne.n	8007b6e <__libc_init_array+0x2e>
 8007b62:	bd70      	pop	{r4, r5, r6, pc}
 8007b64:	00b3      	lsls	r3, r6, #2
 8007b66:	58eb      	ldr	r3, [r5, r3]
 8007b68:	4798      	blx	r3
 8007b6a:	3601      	adds	r6, #1
 8007b6c:	e7ee      	b.n	8007b4c <__libc_init_array+0xc>
 8007b6e:	00b3      	lsls	r3, r6, #2
 8007b70:	58eb      	ldr	r3, [r5, r3]
 8007b72:	4798      	blx	r3
 8007b74:	3601      	adds	r6, #1
 8007b76:	e7f2      	b.n	8007b5e <__libc_init_array+0x1e>
 8007b78:	08008780 	.word	0x08008780
 8007b7c:	08008780 	.word	0x08008780
 8007b80:	08008780 	.word	0x08008780
 8007b84:	08008784 	.word	0x08008784

08007b88 <memset>:
 8007b88:	0003      	movs	r3, r0
 8007b8a:	1812      	adds	r2, r2, r0
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d100      	bne.n	8007b92 <memset+0xa>
 8007b90:	4770      	bx	lr
 8007b92:	7019      	strb	r1, [r3, #0]
 8007b94:	3301      	adds	r3, #1
 8007b96:	e7f9      	b.n	8007b8c <memset+0x4>

08007b98 <_puts_r>:
 8007b98:	b570      	push	{r4, r5, r6, lr}
 8007b9a:	0005      	movs	r5, r0
 8007b9c:	000e      	movs	r6, r1
 8007b9e:	2800      	cmp	r0, #0
 8007ba0:	d004      	beq.n	8007bac <_puts_r+0x14>
 8007ba2:	6983      	ldr	r3, [r0, #24]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d101      	bne.n	8007bac <_puts_r+0x14>
 8007ba8:	f000 fa24 	bl	8007ff4 <__sinit>
 8007bac:	69ab      	ldr	r3, [r5, #24]
 8007bae:	68ac      	ldr	r4, [r5, #8]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d102      	bne.n	8007bba <_puts_r+0x22>
 8007bb4:	0028      	movs	r0, r5
 8007bb6:	f000 fa1d 	bl	8007ff4 <__sinit>
 8007bba:	4b24      	ldr	r3, [pc, #144]	; (8007c4c <_puts_r+0xb4>)
 8007bbc:	429c      	cmp	r4, r3
 8007bbe:	d10f      	bne.n	8007be0 <_puts_r+0x48>
 8007bc0:	686c      	ldr	r4, [r5, #4]
 8007bc2:	89a3      	ldrh	r3, [r4, #12]
 8007bc4:	071b      	lsls	r3, r3, #28
 8007bc6:	d502      	bpl.n	8007bce <_puts_r+0x36>
 8007bc8:	6923      	ldr	r3, [r4, #16]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d11f      	bne.n	8007c0e <_puts_r+0x76>
 8007bce:	0021      	movs	r1, r4
 8007bd0:	0028      	movs	r0, r5
 8007bd2:	f000 f8a1 	bl	8007d18 <__swsetup_r>
 8007bd6:	2800      	cmp	r0, #0
 8007bd8:	d019      	beq.n	8007c0e <_puts_r+0x76>
 8007bda:	2001      	movs	r0, #1
 8007bdc:	4240      	negs	r0, r0
 8007bde:	bd70      	pop	{r4, r5, r6, pc}
 8007be0:	4b1b      	ldr	r3, [pc, #108]	; (8007c50 <_puts_r+0xb8>)
 8007be2:	429c      	cmp	r4, r3
 8007be4:	d101      	bne.n	8007bea <_puts_r+0x52>
 8007be6:	68ac      	ldr	r4, [r5, #8]
 8007be8:	e7eb      	b.n	8007bc2 <_puts_r+0x2a>
 8007bea:	4b1a      	ldr	r3, [pc, #104]	; (8007c54 <_puts_r+0xbc>)
 8007bec:	429c      	cmp	r4, r3
 8007bee:	d1e8      	bne.n	8007bc2 <_puts_r+0x2a>
 8007bf0:	68ec      	ldr	r4, [r5, #12]
 8007bf2:	e7e6      	b.n	8007bc2 <_puts_r+0x2a>
 8007bf4:	3601      	adds	r6, #1
 8007bf6:	60a3      	str	r3, [r4, #8]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	da04      	bge.n	8007c06 <_puts_r+0x6e>
 8007bfc:	69a2      	ldr	r2, [r4, #24]
 8007bfe:	429a      	cmp	r2, r3
 8007c00:	dc16      	bgt.n	8007c30 <_puts_r+0x98>
 8007c02:	290a      	cmp	r1, #10
 8007c04:	d014      	beq.n	8007c30 <_puts_r+0x98>
 8007c06:	6823      	ldr	r3, [r4, #0]
 8007c08:	1c5a      	adds	r2, r3, #1
 8007c0a:	6022      	str	r2, [r4, #0]
 8007c0c:	7019      	strb	r1, [r3, #0]
 8007c0e:	68a3      	ldr	r3, [r4, #8]
 8007c10:	7831      	ldrb	r1, [r6, #0]
 8007c12:	3b01      	subs	r3, #1
 8007c14:	2900      	cmp	r1, #0
 8007c16:	d1ed      	bne.n	8007bf4 <_puts_r+0x5c>
 8007c18:	60a3      	str	r3, [r4, #8]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	da0f      	bge.n	8007c3e <_puts_r+0xa6>
 8007c1e:	0022      	movs	r2, r4
 8007c20:	310a      	adds	r1, #10
 8007c22:	0028      	movs	r0, r5
 8007c24:	f000 f822 	bl	8007c6c <__swbuf_r>
 8007c28:	1c43      	adds	r3, r0, #1
 8007c2a:	d0d6      	beq.n	8007bda <_puts_r+0x42>
 8007c2c:	200a      	movs	r0, #10
 8007c2e:	e7d6      	b.n	8007bde <_puts_r+0x46>
 8007c30:	0022      	movs	r2, r4
 8007c32:	0028      	movs	r0, r5
 8007c34:	f000 f81a 	bl	8007c6c <__swbuf_r>
 8007c38:	1c43      	adds	r3, r0, #1
 8007c3a:	d1e8      	bne.n	8007c0e <_puts_r+0x76>
 8007c3c:	e7cd      	b.n	8007bda <_puts_r+0x42>
 8007c3e:	200a      	movs	r0, #10
 8007c40:	6823      	ldr	r3, [r4, #0]
 8007c42:	1c5a      	adds	r2, r3, #1
 8007c44:	6022      	str	r2, [r4, #0]
 8007c46:	7018      	strb	r0, [r3, #0]
 8007c48:	e7c9      	b.n	8007bde <_puts_r+0x46>
 8007c4a:	46c0      	nop			; (mov r8, r8)
 8007c4c:	08008738 	.word	0x08008738
 8007c50:	08008758 	.word	0x08008758
 8007c54:	08008718 	.word	0x08008718

08007c58 <puts>:
 8007c58:	b510      	push	{r4, lr}
 8007c5a:	4b03      	ldr	r3, [pc, #12]	; (8007c68 <puts+0x10>)
 8007c5c:	0001      	movs	r1, r0
 8007c5e:	6818      	ldr	r0, [r3, #0]
 8007c60:	f7ff ff9a 	bl	8007b98 <_puts_r>
 8007c64:	bd10      	pop	{r4, pc}
 8007c66:	46c0      	nop			; (mov r8, r8)
 8007c68:	2000000c 	.word	0x2000000c

08007c6c <__swbuf_r>:
 8007c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c6e:	0005      	movs	r5, r0
 8007c70:	000e      	movs	r6, r1
 8007c72:	0014      	movs	r4, r2
 8007c74:	2800      	cmp	r0, #0
 8007c76:	d004      	beq.n	8007c82 <__swbuf_r+0x16>
 8007c78:	6983      	ldr	r3, [r0, #24]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d101      	bne.n	8007c82 <__swbuf_r+0x16>
 8007c7e:	f000 f9b9 	bl	8007ff4 <__sinit>
 8007c82:	4b22      	ldr	r3, [pc, #136]	; (8007d0c <__swbuf_r+0xa0>)
 8007c84:	429c      	cmp	r4, r3
 8007c86:	d12d      	bne.n	8007ce4 <__swbuf_r+0x78>
 8007c88:	686c      	ldr	r4, [r5, #4]
 8007c8a:	69a3      	ldr	r3, [r4, #24]
 8007c8c:	60a3      	str	r3, [r4, #8]
 8007c8e:	89a3      	ldrh	r3, [r4, #12]
 8007c90:	071b      	lsls	r3, r3, #28
 8007c92:	d531      	bpl.n	8007cf8 <__swbuf_r+0x8c>
 8007c94:	6923      	ldr	r3, [r4, #16]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d02e      	beq.n	8007cf8 <__swbuf_r+0x8c>
 8007c9a:	6823      	ldr	r3, [r4, #0]
 8007c9c:	6922      	ldr	r2, [r4, #16]
 8007c9e:	b2f7      	uxtb	r7, r6
 8007ca0:	1a98      	subs	r0, r3, r2
 8007ca2:	6963      	ldr	r3, [r4, #20]
 8007ca4:	b2f6      	uxtb	r6, r6
 8007ca6:	4283      	cmp	r3, r0
 8007ca8:	dc05      	bgt.n	8007cb6 <__swbuf_r+0x4a>
 8007caa:	0021      	movs	r1, r4
 8007cac:	0028      	movs	r0, r5
 8007cae:	f000 f933 	bl	8007f18 <_fflush_r>
 8007cb2:	2800      	cmp	r0, #0
 8007cb4:	d126      	bne.n	8007d04 <__swbuf_r+0x98>
 8007cb6:	68a3      	ldr	r3, [r4, #8]
 8007cb8:	3001      	adds	r0, #1
 8007cba:	3b01      	subs	r3, #1
 8007cbc:	60a3      	str	r3, [r4, #8]
 8007cbe:	6823      	ldr	r3, [r4, #0]
 8007cc0:	1c5a      	adds	r2, r3, #1
 8007cc2:	6022      	str	r2, [r4, #0]
 8007cc4:	701f      	strb	r7, [r3, #0]
 8007cc6:	6963      	ldr	r3, [r4, #20]
 8007cc8:	4283      	cmp	r3, r0
 8007cca:	d004      	beq.n	8007cd6 <__swbuf_r+0x6a>
 8007ccc:	89a3      	ldrh	r3, [r4, #12]
 8007cce:	07db      	lsls	r3, r3, #31
 8007cd0:	d51a      	bpl.n	8007d08 <__swbuf_r+0x9c>
 8007cd2:	2e0a      	cmp	r6, #10
 8007cd4:	d118      	bne.n	8007d08 <__swbuf_r+0x9c>
 8007cd6:	0021      	movs	r1, r4
 8007cd8:	0028      	movs	r0, r5
 8007cda:	f000 f91d 	bl	8007f18 <_fflush_r>
 8007cde:	2800      	cmp	r0, #0
 8007ce0:	d012      	beq.n	8007d08 <__swbuf_r+0x9c>
 8007ce2:	e00f      	b.n	8007d04 <__swbuf_r+0x98>
 8007ce4:	4b0a      	ldr	r3, [pc, #40]	; (8007d10 <__swbuf_r+0xa4>)
 8007ce6:	429c      	cmp	r4, r3
 8007ce8:	d101      	bne.n	8007cee <__swbuf_r+0x82>
 8007cea:	68ac      	ldr	r4, [r5, #8]
 8007cec:	e7cd      	b.n	8007c8a <__swbuf_r+0x1e>
 8007cee:	4b09      	ldr	r3, [pc, #36]	; (8007d14 <__swbuf_r+0xa8>)
 8007cf0:	429c      	cmp	r4, r3
 8007cf2:	d1ca      	bne.n	8007c8a <__swbuf_r+0x1e>
 8007cf4:	68ec      	ldr	r4, [r5, #12]
 8007cf6:	e7c8      	b.n	8007c8a <__swbuf_r+0x1e>
 8007cf8:	0021      	movs	r1, r4
 8007cfa:	0028      	movs	r0, r5
 8007cfc:	f000 f80c 	bl	8007d18 <__swsetup_r>
 8007d00:	2800      	cmp	r0, #0
 8007d02:	d0ca      	beq.n	8007c9a <__swbuf_r+0x2e>
 8007d04:	2601      	movs	r6, #1
 8007d06:	4276      	negs	r6, r6
 8007d08:	0030      	movs	r0, r6
 8007d0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d0c:	08008738 	.word	0x08008738
 8007d10:	08008758 	.word	0x08008758
 8007d14:	08008718 	.word	0x08008718

08007d18 <__swsetup_r>:
 8007d18:	4b36      	ldr	r3, [pc, #216]	; (8007df4 <__swsetup_r+0xdc>)
 8007d1a:	b570      	push	{r4, r5, r6, lr}
 8007d1c:	681d      	ldr	r5, [r3, #0]
 8007d1e:	0006      	movs	r6, r0
 8007d20:	000c      	movs	r4, r1
 8007d22:	2d00      	cmp	r5, #0
 8007d24:	d005      	beq.n	8007d32 <__swsetup_r+0x1a>
 8007d26:	69ab      	ldr	r3, [r5, #24]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d102      	bne.n	8007d32 <__swsetup_r+0x1a>
 8007d2c:	0028      	movs	r0, r5
 8007d2e:	f000 f961 	bl	8007ff4 <__sinit>
 8007d32:	4b31      	ldr	r3, [pc, #196]	; (8007df8 <__swsetup_r+0xe0>)
 8007d34:	429c      	cmp	r4, r3
 8007d36:	d10f      	bne.n	8007d58 <__swsetup_r+0x40>
 8007d38:	686c      	ldr	r4, [r5, #4]
 8007d3a:	230c      	movs	r3, #12
 8007d3c:	5ee2      	ldrsh	r2, [r4, r3]
 8007d3e:	b293      	uxth	r3, r2
 8007d40:	0719      	lsls	r1, r3, #28
 8007d42:	d42d      	bmi.n	8007da0 <__swsetup_r+0x88>
 8007d44:	06d9      	lsls	r1, r3, #27
 8007d46:	d411      	bmi.n	8007d6c <__swsetup_r+0x54>
 8007d48:	2309      	movs	r3, #9
 8007d4a:	2001      	movs	r0, #1
 8007d4c:	6033      	str	r3, [r6, #0]
 8007d4e:	3337      	adds	r3, #55	; 0x37
 8007d50:	4313      	orrs	r3, r2
 8007d52:	81a3      	strh	r3, [r4, #12]
 8007d54:	4240      	negs	r0, r0
 8007d56:	bd70      	pop	{r4, r5, r6, pc}
 8007d58:	4b28      	ldr	r3, [pc, #160]	; (8007dfc <__swsetup_r+0xe4>)
 8007d5a:	429c      	cmp	r4, r3
 8007d5c:	d101      	bne.n	8007d62 <__swsetup_r+0x4a>
 8007d5e:	68ac      	ldr	r4, [r5, #8]
 8007d60:	e7eb      	b.n	8007d3a <__swsetup_r+0x22>
 8007d62:	4b27      	ldr	r3, [pc, #156]	; (8007e00 <__swsetup_r+0xe8>)
 8007d64:	429c      	cmp	r4, r3
 8007d66:	d1e8      	bne.n	8007d3a <__swsetup_r+0x22>
 8007d68:	68ec      	ldr	r4, [r5, #12]
 8007d6a:	e7e6      	b.n	8007d3a <__swsetup_r+0x22>
 8007d6c:	075b      	lsls	r3, r3, #29
 8007d6e:	d513      	bpl.n	8007d98 <__swsetup_r+0x80>
 8007d70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d72:	2900      	cmp	r1, #0
 8007d74:	d008      	beq.n	8007d88 <__swsetup_r+0x70>
 8007d76:	0023      	movs	r3, r4
 8007d78:	3344      	adds	r3, #68	; 0x44
 8007d7a:	4299      	cmp	r1, r3
 8007d7c:	d002      	beq.n	8007d84 <__swsetup_r+0x6c>
 8007d7e:	0030      	movs	r0, r6
 8007d80:	f000 fa38 	bl	80081f4 <_free_r>
 8007d84:	2300      	movs	r3, #0
 8007d86:	6363      	str	r3, [r4, #52]	; 0x34
 8007d88:	2224      	movs	r2, #36	; 0x24
 8007d8a:	89a3      	ldrh	r3, [r4, #12]
 8007d8c:	4393      	bics	r3, r2
 8007d8e:	81a3      	strh	r3, [r4, #12]
 8007d90:	2300      	movs	r3, #0
 8007d92:	6063      	str	r3, [r4, #4]
 8007d94:	6923      	ldr	r3, [r4, #16]
 8007d96:	6023      	str	r3, [r4, #0]
 8007d98:	2308      	movs	r3, #8
 8007d9a:	89a2      	ldrh	r2, [r4, #12]
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	81a3      	strh	r3, [r4, #12]
 8007da0:	6923      	ldr	r3, [r4, #16]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d10b      	bne.n	8007dbe <__swsetup_r+0xa6>
 8007da6:	21a0      	movs	r1, #160	; 0xa0
 8007da8:	2280      	movs	r2, #128	; 0x80
 8007daa:	89a3      	ldrh	r3, [r4, #12]
 8007dac:	0089      	lsls	r1, r1, #2
 8007dae:	0092      	lsls	r2, r2, #2
 8007db0:	400b      	ands	r3, r1
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d003      	beq.n	8007dbe <__swsetup_r+0xa6>
 8007db6:	0021      	movs	r1, r4
 8007db8:	0030      	movs	r0, r6
 8007dba:	f000 f9d7 	bl	800816c <__smakebuf_r>
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	89a2      	ldrh	r2, [r4, #12]
 8007dc2:	4013      	ands	r3, r2
 8007dc4:	d011      	beq.n	8007dea <__swsetup_r+0xd2>
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	60a3      	str	r3, [r4, #8]
 8007dca:	6963      	ldr	r3, [r4, #20]
 8007dcc:	425b      	negs	r3, r3
 8007dce:	61a3      	str	r3, [r4, #24]
 8007dd0:	2000      	movs	r0, #0
 8007dd2:	6923      	ldr	r3, [r4, #16]
 8007dd4:	4283      	cmp	r3, r0
 8007dd6:	d1be      	bne.n	8007d56 <__swsetup_r+0x3e>
 8007dd8:	230c      	movs	r3, #12
 8007dda:	5ee2      	ldrsh	r2, [r4, r3]
 8007ddc:	0613      	lsls	r3, r2, #24
 8007dde:	d5ba      	bpl.n	8007d56 <__swsetup_r+0x3e>
 8007de0:	2340      	movs	r3, #64	; 0x40
 8007de2:	4313      	orrs	r3, r2
 8007de4:	81a3      	strh	r3, [r4, #12]
 8007de6:	3801      	subs	r0, #1
 8007de8:	e7b5      	b.n	8007d56 <__swsetup_r+0x3e>
 8007dea:	0792      	lsls	r2, r2, #30
 8007dec:	d400      	bmi.n	8007df0 <__swsetup_r+0xd8>
 8007dee:	6963      	ldr	r3, [r4, #20]
 8007df0:	60a3      	str	r3, [r4, #8]
 8007df2:	e7ed      	b.n	8007dd0 <__swsetup_r+0xb8>
 8007df4:	2000000c 	.word	0x2000000c
 8007df8:	08008738 	.word	0x08008738
 8007dfc:	08008758 	.word	0x08008758
 8007e00:	08008718 	.word	0x08008718

08007e04 <__sflush_r>:
 8007e04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007e06:	898a      	ldrh	r2, [r1, #12]
 8007e08:	0005      	movs	r5, r0
 8007e0a:	000c      	movs	r4, r1
 8007e0c:	0713      	lsls	r3, r2, #28
 8007e0e:	d460      	bmi.n	8007ed2 <__sflush_r+0xce>
 8007e10:	684b      	ldr	r3, [r1, #4]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	dc04      	bgt.n	8007e20 <__sflush_r+0x1c>
 8007e16:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	dc01      	bgt.n	8007e20 <__sflush_r+0x1c>
 8007e1c:	2000      	movs	r0, #0
 8007e1e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007e20:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8007e22:	2f00      	cmp	r7, #0
 8007e24:	d0fa      	beq.n	8007e1c <__sflush_r+0x18>
 8007e26:	2300      	movs	r3, #0
 8007e28:	682e      	ldr	r6, [r5, #0]
 8007e2a:	602b      	str	r3, [r5, #0]
 8007e2c:	2380      	movs	r3, #128	; 0x80
 8007e2e:	015b      	lsls	r3, r3, #5
 8007e30:	6a21      	ldr	r1, [r4, #32]
 8007e32:	401a      	ands	r2, r3
 8007e34:	d034      	beq.n	8007ea0 <__sflush_r+0x9c>
 8007e36:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007e38:	89a3      	ldrh	r3, [r4, #12]
 8007e3a:	075b      	lsls	r3, r3, #29
 8007e3c:	d506      	bpl.n	8007e4c <__sflush_r+0x48>
 8007e3e:	6863      	ldr	r3, [r4, #4]
 8007e40:	1ac0      	subs	r0, r0, r3
 8007e42:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d001      	beq.n	8007e4c <__sflush_r+0x48>
 8007e48:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007e4a:	1ac0      	subs	r0, r0, r3
 8007e4c:	0002      	movs	r2, r0
 8007e4e:	6a21      	ldr	r1, [r4, #32]
 8007e50:	2300      	movs	r3, #0
 8007e52:	0028      	movs	r0, r5
 8007e54:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8007e56:	47b8      	blx	r7
 8007e58:	89a1      	ldrh	r1, [r4, #12]
 8007e5a:	1c43      	adds	r3, r0, #1
 8007e5c:	d106      	bne.n	8007e6c <__sflush_r+0x68>
 8007e5e:	682b      	ldr	r3, [r5, #0]
 8007e60:	2b1d      	cmp	r3, #29
 8007e62:	d830      	bhi.n	8007ec6 <__sflush_r+0xc2>
 8007e64:	4a2b      	ldr	r2, [pc, #172]	; (8007f14 <__sflush_r+0x110>)
 8007e66:	40da      	lsrs	r2, r3
 8007e68:	07d3      	lsls	r3, r2, #31
 8007e6a:	d52c      	bpl.n	8007ec6 <__sflush_r+0xc2>
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	6063      	str	r3, [r4, #4]
 8007e70:	6923      	ldr	r3, [r4, #16]
 8007e72:	6023      	str	r3, [r4, #0]
 8007e74:	04cb      	lsls	r3, r1, #19
 8007e76:	d505      	bpl.n	8007e84 <__sflush_r+0x80>
 8007e78:	1c43      	adds	r3, r0, #1
 8007e7a:	d102      	bne.n	8007e82 <__sflush_r+0x7e>
 8007e7c:	682b      	ldr	r3, [r5, #0]
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d100      	bne.n	8007e84 <__sflush_r+0x80>
 8007e82:	6560      	str	r0, [r4, #84]	; 0x54
 8007e84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e86:	602e      	str	r6, [r5, #0]
 8007e88:	2900      	cmp	r1, #0
 8007e8a:	d0c7      	beq.n	8007e1c <__sflush_r+0x18>
 8007e8c:	0023      	movs	r3, r4
 8007e8e:	3344      	adds	r3, #68	; 0x44
 8007e90:	4299      	cmp	r1, r3
 8007e92:	d002      	beq.n	8007e9a <__sflush_r+0x96>
 8007e94:	0028      	movs	r0, r5
 8007e96:	f000 f9ad 	bl	80081f4 <_free_r>
 8007e9a:	2000      	movs	r0, #0
 8007e9c:	6360      	str	r0, [r4, #52]	; 0x34
 8007e9e:	e7be      	b.n	8007e1e <__sflush_r+0x1a>
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	0028      	movs	r0, r5
 8007ea4:	47b8      	blx	r7
 8007ea6:	1c43      	adds	r3, r0, #1
 8007ea8:	d1c6      	bne.n	8007e38 <__sflush_r+0x34>
 8007eaa:	682b      	ldr	r3, [r5, #0]
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d0c3      	beq.n	8007e38 <__sflush_r+0x34>
 8007eb0:	2b1d      	cmp	r3, #29
 8007eb2:	d001      	beq.n	8007eb8 <__sflush_r+0xb4>
 8007eb4:	2b16      	cmp	r3, #22
 8007eb6:	d101      	bne.n	8007ebc <__sflush_r+0xb8>
 8007eb8:	602e      	str	r6, [r5, #0]
 8007eba:	e7af      	b.n	8007e1c <__sflush_r+0x18>
 8007ebc:	2340      	movs	r3, #64	; 0x40
 8007ebe:	89a2      	ldrh	r2, [r4, #12]
 8007ec0:	4313      	orrs	r3, r2
 8007ec2:	81a3      	strh	r3, [r4, #12]
 8007ec4:	e7ab      	b.n	8007e1e <__sflush_r+0x1a>
 8007ec6:	2340      	movs	r3, #64	; 0x40
 8007ec8:	430b      	orrs	r3, r1
 8007eca:	2001      	movs	r0, #1
 8007ecc:	81a3      	strh	r3, [r4, #12]
 8007ece:	4240      	negs	r0, r0
 8007ed0:	e7a5      	b.n	8007e1e <__sflush_r+0x1a>
 8007ed2:	690f      	ldr	r7, [r1, #16]
 8007ed4:	2f00      	cmp	r7, #0
 8007ed6:	d0a1      	beq.n	8007e1c <__sflush_r+0x18>
 8007ed8:	680b      	ldr	r3, [r1, #0]
 8007eda:	600f      	str	r7, [r1, #0]
 8007edc:	1bdb      	subs	r3, r3, r7
 8007ede:	9301      	str	r3, [sp, #4]
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	0792      	lsls	r2, r2, #30
 8007ee4:	d100      	bne.n	8007ee8 <__sflush_r+0xe4>
 8007ee6:	694b      	ldr	r3, [r1, #20]
 8007ee8:	60a3      	str	r3, [r4, #8]
 8007eea:	9b01      	ldr	r3, [sp, #4]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	dc00      	bgt.n	8007ef2 <__sflush_r+0xee>
 8007ef0:	e794      	b.n	8007e1c <__sflush_r+0x18>
 8007ef2:	9b01      	ldr	r3, [sp, #4]
 8007ef4:	003a      	movs	r2, r7
 8007ef6:	6a21      	ldr	r1, [r4, #32]
 8007ef8:	0028      	movs	r0, r5
 8007efa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007efc:	47b0      	blx	r6
 8007efe:	2800      	cmp	r0, #0
 8007f00:	dc03      	bgt.n	8007f0a <__sflush_r+0x106>
 8007f02:	2340      	movs	r3, #64	; 0x40
 8007f04:	89a2      	ldrh	r2, [r4, #12]
 8007f06:	4313      	orrs	r3, r2
 8007f08:	e7df      	b.n	8007eca <__sflush_r+0xc6>
 8007f0a:	9b01      	ldr	r3, [sp, #4]
 8007f0c:	183f      	adds	r7, r7, r0
 8007f0e:	1a1b      	subs	r3, r3, r0
 8007f10:	9301      	str	r3, [sp, #4]
 8007f12:	e7ea      	b.n	8007eea <__sflush_r+0xe6>
 8007f14:	20400001 	.word	0x20400001

08007f18 <_fflush_r>:
 8007f18:	690b      	ldr	r3, [r1, #16]
 8007f1a:	b570      	push	{r4, r5, r6, lr}
 8007f1c:	0005      	movs	r5, r0
 8007f1e:	000c      	movs	r4, r1
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d101      	bne.n	8007f28 <_fflush_r+0x10>
 8007f24:	2000      	movs	r0, #0
 8007f26:	bd70      	pop	{r4, r5, r6, pc}
 8007f28:	2800      	cmp	r0, #0
 8007f2a:	d004      	beq.n	8007f36 <_fflush_r+0x1e>
 8007f2c:	6983      	ldr	r3, [r0, #24]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d101      	bne.n	8007f36 <_fflush_r+0x1e>
 8007f32:	f000 f85f 	bl	8007ff4 <__sinit>
 8007f36:	4b0b      	ldr	r3, [pc, #44]	; (8007f64 <_fflush_r+0x4c>)
 8007f38:	429c      	cmp	r4, r3
 8007f3a:	d109      	bne.n	8007f50 <_fflush_r+0x38>
 8007f3c:	686c      	ldr	r4, [r5, #4]
 8007f3e:	220c      	movs	r2, #12
 8007f40:	5ea3      	ldrsh	r3, [r4, r2]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d0ee      	beq.n	8007f24 <_fflush_r+0xc>
 8007f46:	0021      	movs	r1, r4
 8007f48:	0028      	movs	r0, r5
 8007f4a:	f7ff ff5b 	bl	8007e04 <__sflush_r>
 8007f4e:	e7ea      	b.n	8007f26 <_fflush_r+0xe>
 8007f50:	4b05      	ldr	r3, [pc, #20]	; (8007f68 <_fflush_r+0x50>)
 8007f52:	429c      	cmp	r4, r3
 8007f54:	d101      	bne.n	8007f5a <_fflush_r+0x42>
 8007f56:	68ac      	ldr	r4, [r5, #8]
 8007f58:	e7f1      	b.n	8007f3e <_fflush_r+0x26>
 8007f5a:	4b04      	ldr	r3, [pc, #16]	; (8007f6c <_fflush_r+0x54>)
 8007f5c:	429c      	cmp	r4, r3
 8007f5e:	d1ee      	bne.n	8007f3e <_fflush_r+0x26>
 8007f60:	68ec      	ldr	r4, [r5, #12]
 8007f62:	e7ec      	b.n	8007f3e <_fflush_r+0x26>
 8007f64:	08008738 	.word	0x08008738
 8007f68:	08008758 	.word	0x08008758
 8007f6c:	08008718 	.word	0x08008718

08007f70 <std>:
 8007f70:	2300      	movs	r3, #0
 8007f72:	b510      	push	{r4, lr}
 8007f74:	0004      	movs	r4, r0
 8007f76:	6003      	str	r3, [r0, #0]
 8007f78:	6043      	str	r3, [r0, #4]
 8007f7a:	6083      	str	r3, [r0, #8]
 8007f7c:	8181      	strh	r1, [r0, #12]
 8007f7e:	6643      	str	r3, [r0, #100]	; 0x64
 8007f80:	81c2      	strh	r2, [r0, #14]
 8007f82:	6103      	str	r3, [r0, #16]
 8007f84:	6143      	str	r3, [r0, #20]
 8007f86:	6183      	str	r3, [r0, #24]
 8007f88:	0019      	movs	r1, r3
 8007f8a:	2208      	movs	r2, #8
 8007f8c:	305c      	adds	r0, #92	; 0x5c
 8007f8e:	f7ff fdfb 	bl	8007b88 <memset>
 8007f92:	4b05      	ldr	r3, [pc, #20]	; (8007fa8 <std+0x38>)
 8007f94:	6224      	str	r4, [r4, #32]
 8007f96:	6263      	str	r3, [r4, #36]	; 0x24
 8007f98:	4b04      	ldr	r3, [pc, #16]	; (8007fac <std+0x3c>)
 8007f9a:	62a3      	str	r3, [r4, #40]	; 0x28
 8007f9c:	4b04      	ldr	r3, [pc, #16]	; (8007fb0 <std+0x40>)
 8007f9e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007fa0:	4b04      	ldr	r3, [pc, #16]	; (8007fb4 <std+0x44>)
 8007fa2:	6323      	str	r3, [r4, #48]	; 0x30
 8007fa4:	bd10      	pop	{r4, pc}
 8007fa6:	46c0      	nop			; (mov r8, r8)
 8007fa8:	08008369 	.word	0x08008369
 8007fac:	08008391 	.word	0x08008391
 8007fb0:	080083c9 	.word	0x080083c9
 8007fb4:	080083f5 	.word	0x080083f5

08007fb8 <_cleanup_r>:
 8007fb8:	b510      	push	{r4, lr}
 8007fba:	4902      	ldr	r1, [pc, #8]	; (8007fc4 <_cleanup_r+0xc>)
 8007fbc:	f000 f88c 	bl	80080d8 <_fwalk_reent>
 8007fc0:	bd10      	pop	{r4, pc}
 8007fc2:	46c0      	nop			; (mov r8, r8)
 8007fc4:	08007f19 	.word	0x08007f19

08007fc8 <__sfmoreglue>:
 8007fc8:	b570      	push	{r4, r5, r6, lr}
 8007fca:	2568      	movs	r5, #104	; 0x68
 8007fcc:	1e4a      	subs	r2, r1, #1
 8007fce:	4355      	muls	r5, r2
 8007fd0:	000e      	movs	r6, r1
 8007fd2:	0029      	movs	r1, r5
 8007fd4:	3174      	adds	r1, #116	; 0x74
 8007fd6:	f000 f957 	bl	8008288 <_malloc_r>
 8007fda:	1e04      	subs	r4, r0, #0
 8007fdc:	d008      	beq.n	8007ff0 <__sfmoreglue+0x28>
 8007fde:	2100      	movs	r1, #0
 8007fe0:	002a      	movs	r2, r5
 8007fe2:	6001      	str	r1, [r0, #0]
 8007fe4:	6046      	str	r6, [r0, #4]
 8007fe6:	300c      	adds	r0, #12
 8007fe8:	60a0      	str	r0, [r4, #8]
 8007fea:	3268      	adds	r2, #104	; 0x68
 8007fec:	f7ff fdcc 	bl	8007b88 <memset>
 8007ff0:	0020      	movs	r0, r4
 8007ff2:	bd70      	pop	{r4, r5, r6, pc}

08007ff4 <__sinit>:
 8007ff4:	6983      	ldr	r3, [r0, #24]
 8007ff6:	b513      	push	{r0, r1, r4, lr}
 8007ff8:	0004      	movs	r4, r0
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d128      	bne.n	8008050 <__sinit+0x5c>
 8007ffe:	6483      	str	r3, [r0, #72]	; 0x48
 8008000:	64c3      	str	r3, [r0, #76]	; 0x4c
 8008002:	6503      	str	r3, [r0, #80]	; 0x50
 8008004:	4b13      	ldr	r3, [pc, #76]	; (8008054 <__sinit+0x60>)
 8008006:	4a14      	ldr	r2, [pc, #80]	; (8008058 <__sinit+0x64>)
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	6282      	str	r2, [r0, #40]	; 0x28
 800800c:	9301      	str	r3, [sp, #4]
 800800e:	4298      	cmp	r0, r3
 8008010:	d101      	bne.n	8008016 <__sinit+0x22>
 8008012:	2301      	movs	r3, #1
 8008014:	6183      	str	r3, [r0, #24]
 8008016:	0020      	movs	r0, r4
 8008018:	f000 f820 	bl	800805c <__sfp>
 800801c:	6060      	str	r0, [r4, #4]
 800801e:	0020      	movs	r0, r4
 8008020:	f000 f81c 	bl	800805c <__sfp>
 8008024:	60a0      	str	r0, [r4, #8]
 8008026:	0020      	movs	r0, r4
 8008028:	f000 f818 	bl	800805c <__sfp>
 800802c:	2200      	movs	r2, #0
 800802e:	60e0      	str	r0, [r4, #12]
 8008030:	2104      	movs	r1, #4
 8008032:	6860      	ldr	r0, [r4, #4]
 8008034:	f7ff ff9c 	bl	8007f70 <std>
 8008038:	2201      	movs	r2, #1
 800803a:	2109      	movs	r1, #9
 800803c:	68a0      	ldr	r0, [r4, #8]
 800803e:	f7ff ff97 	bl	8007f70 <std>
 8008042:	2202      	movs	r2, #2
 8008044:	2112      	movs	r1, #18
 8008046:	68e0      	ldr	r0, [r4, #12]
 8008048:	f7ff ff92 	bl	8007f70 <std>
 800804c:	2301      	movs	r3, #1
 800804e:	61a3      	str	r3, [r4, #24]
 8008050:	bd13      	pop	{r0, r1, r4, pc}
 8008052:	46c0      	nop			; (mov r8, r8)
 8008054:	08008714 	.word	0x08008714
 8008058:	08007fb9 	.word	0x08007fb9

0800805c <__sfp>:
 800805c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800805e:	4b1c      	ldr	r3, [pc, #112]	; (80080d0 <__sfp+0x74>)
 8008060:	0007      	movs	r7, r0
 8008062:	681e      	ldr	r6, [r3, #0]
 8008064:	69b3      	ldr	r3, [r6, #24]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d102      	bne.n	8008070 <__sfp+0x14>
 800806a:	0030      	movs	r0, r6
 800806c:	f7ff ffc2 	bl	8007ff4 <__sinit>
 8008070:	3648      	adds	r6, #72	; 0x48
 8008072:	68b4      	ldr	r4, [r6, #8]
 8008074:	6873      	ldr	r3, [r6, #4]
 8008076:	3b01      	subs	r3, #1
 8008078:	d504      	bpl.n	8008084 <__sfp+0x28>
 800807a:	6833      	ldr	r3, [r6, #0]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d007      	beq.n	8008090 <__sfp+0x34>
 8008080:	6836      	ldr	r6, [r6, #0]
 8008082:	e7f6      	b.n	8008072 <__sfp+0x16>
 8008084:	220c      	movs	r2, #12
 8008086:	5ea5      	ldrsh	r5, [r4, r2]
 8008088:	2d00      	cmp	r5, #0
 800808a:	d00d      	beq.n	80080a8 <__sfp+0x4c>
 800808c:	3468      	adds	r4, #104	; 0x68
 800808e:	e7f2      	b.n	8008076 <__sfp+0x1a>
 8008090:	2104      	movs	r1, #4
 8008092:	0038      	movs	r0, r7
 8008094:	f7ff ff98 	bl	8007fc8 <__sfmoreglue>
 8008098:	6030      	str	r0, [r6, #0]
 800809a:	2800      	cmp	r0, #0
 800809c:	d1f0      	bne.n	8008080 <__sfp+0x24>
 800809e:	230c      	movs	r3, #12
 80080a0:	0004      	movs	r4, r0
 80080a2:	603b      	str	r3, [r7, #0]
 80080a4:	0020      	movs	r0, r4
 80080a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080a8:	0020      	movs	r0, r4
 80080aa:	4b0a      	ldr	r3, [pc, #40]	; (80080d4 <__sfp+0x78>)
 80080ac:	6665      	str	r5, [r4, #100]	; 0x64
 80080ae:	6025      	str	r5, [r4, #0]
 80080b0:	6065      	str	r5, [r4, #4]
 80080b2:	60a5      	str	r5, [r4, #8]
 80080b4:	60e3      	str	r3, [r4, #12]
 80080b6:	6125      	str	r5, [r4, #16]
 80080b8:	6165      	str	r5, [r4, #20]
 80080ba:	61a5      	str	r5, [r4, #24]
 80080bc:	2208      	movs	r2, #8
 80080be:	0029      	movs	r1, r5
 80080c0:	305c      	adds	r0, #92	; 0x5c
 80080c2:	f7ff fd61 	bl	8007b88 <memset>
 80080c6:	6365      	str	r5, [r4, #52]	; 0x34
 80080c8:	63a5      	str	r5, [r4, #56]	; 0x38
 80080ca:	64a5      	str	r5, [r4, #72]	; 0x48
 80080cc:	64e5      	str	r5, [r4, #76]	; 0x4c
 80080ce:	e7e9      	b.n	80080a4 <__sfp+0x48>
 80080d0:	08008714 	.word	0x08008714
 80080d4:	ffff0001 	.word	0xffff0001

080080d8 <_fwalk_reent>:
 80080d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80080da:	0004      	movs	r4, r0
 80080dc:	0007      	movs	r7, r0
 80080de:	2600      	movs	r6, #0
 80080e0:	9101      	str	r1, [sp, #4]
 80080e2:	3448      	adds	r4, #72	; 0x48
 80080e4:	2c00      	cmp	r4, #0
 80080e6:	d101      	bne.n	80080ec <_fwalk_reent+0x14>
 80080e8:	0030      	movs	r0, r6
 80080ea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80080ec:	6863      	ldr	r3, [r4, #4]
 80080ee:	68a5      	ldr	r5, [r4, #8]
 80080f0:	9300      	str	r3, [sp, #0]
 80080f2:	9b00      	ldr	r3, [sp, #0]
 80080f4:	3b01      	subs	r3, #1
 80080f6:	9300      	str	r3, [sp, #0]
 80080f8:	d501      	bpl.n	80080fe <_fwalk_reent+0x26>
 80080fa:	6824      	ldr	r4, [r4, #0]
 80080fc:	e7f2      	b.n	80080e4 <_fwalk_reent+0xc>
 80080fe:	89ab      	ldrh	r3, [r5, #12]
 8008100:	2b01      	cmp	r3, #1
 8008102:	d908      	bls.n	8008116 <_fwalk_reent+0x3e>
 8008104:	220e      	movs	r2, #14
 8008106:	5eab      	ldrsh	r3, [r5, r2]
 8008108:	3301      	adds	r3, #1
 800810a:	d004      	beq.n	8008116 <_fwalk_reent+0x3e>
 800810c:	0029      	movs	r1, r5
 800810e:	0038      	movs	r0, r7
 8008110:	9b01      	ldr	r3, [sp, #4]
 8008112:	4798      	blx	r3
 8008114:	4306      	orrs	r6, r0
 8008116:	3568      	adds	r5, #104	; 0x68
 8008118:	e7eb      	b.n	80080f2 <_fwalk_reent+0x1a>
	...

0800811c <__swhatbuf_r>:
 800811c:	b570      	push	{r4, r5, r6, lr}
 800811e:	000e      	movs	r6, r1
 8008120:	001d      	movs	r5, r3
 8008122:	230e      	movs	r3, #14
 8008124:	5ec9      	ldrsh	r1, [r1, r3]
 8008126:	b096      	sub	sp, #88	; 0x58
 8008128:	0014      	movs	r4, r2
 800812a:	2900      	cmp	r1, #0
 800812c:	da07      	bge.n	800813e <__swhatbuf_r+0x22>
 800812e:	2300      	movs	r3, #0
 8008130:	602b      	str	r3, [r5, #0]
 8008132:	89b3      	ldrh	r3, [r6, #12]
 8008134:	061b      	lsls	r3, r3, #24
 8008136:	d411      	bmi.n	800815c <__swhatbuf_r+0x40>
 8008138:	2380      	movs	r3, #128	; 0x80
 800813a:	00db      	lsls	r3, r3, #3
 800813c:	e00f      	b.n	800815e <__swhatbuf_r+0x42>
 800813e:	466a      	mov	r2, sp
 8008140:	f000 f984 	bl	800844c <_fstat_r>
 8008144:	2800      	cmp	r0, #0
 8008146:	dbf2      	blt.n	800812e <__swhatbuf_r+0x12>
 8008148:	22f0      	movs	r2, #240	; 0xf0
 800814a:	9b01      	ldr	r3, [sp, #4]
 800814c:	0212      	lsls	r2, r2, #8
 800814e:	4013      	ands	r3, r2
 8008150:	4a05      	ldr	r2, [pc, #20]	; (8008168 <__swhatbuf_r+0x4c>)
 8008152:	189b      	adds	r3, r3, r2
 8008154:	425a      	negs	r2, r3
 8008156:	4153      	adcs	r3, r2
 8008158:	602b      	str	r3, [r5, #0]
 800815a:	e7ed      	b.n	8008138 <__swhatbuf_r+0x1c>
 800815c:	2340      	movs	r3, #64	; 0x40
 800815e:	2000      	movs	r0, #0
 8008160:	6023      	str	r3, [r4, #0]
 8008162:	b016      	add	sp, #88	; 0x58
 8008164:	bd70      	pop	{r4, r5, r6, pc}
 8008166:	46c0      	nop			; (mov r8, r8)
 8008168:	ffffe000 	.word	0xffffe000

0800816c <__smakebuf_r>:
 800816c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800816e:	2602      	movs	r6, #2
 8008170:	898b      	ldrh	r3, [r1, #12]
 8008172:	0005      	movs	r5, r0
 8008174:	000c      	movs	r4, r1
 8008176:	4233      	tst	r3, r6
 8008178:	d006      	beq.n	8008188 <__smakebuf_r+0x1c>
 800817a:	0023      	movs	r3, r4
 800817c:	3347      	adds	r3, #71	; 0x47
 800817e:	6023      	str	r3, [r4, #0]
 8008180:	6123      	str	r3, [r4, #16]
 8008182:	2301      	movs	r3, #1
 8008184:	6163      	str	r3, [r4, #20]
 8008186:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8008188:	ab01      	add	r3, sp, #4
 800818a:	466a      	mov	r2, sp
 800818c:	f7ff ffc6 	bl	800811c <__swhatbuf_r>
 8008190:	9900      	ldr	r1, [sp, #0]
 8008192:	0007      	movs	r7, r0
 8008194:	0028      	movs	r0, r5
 8008196:	f000 f877 	bl	8008288 <_malloc_r>
 800819a:	2800      	cmp	r0, #0
 800819c:	d108      	bne.n	80081b0 <__smakebuf_r+0x44>
 800819e:	220c      	movs	r2, #12
 80081a0:	5ea3      	ldrsh	r3, [r4, r2]
 80081a2:	059a      	lsls	r2, r3, #22
 80081a4:	d4ef      	bmi.n	8008186 <__smakebuf_r+0x1a>
 80081a6:	2203      	movs	r2, #3
 80081a8:	4393      	bics	r3, r2
 80081aa:	431e      	orrs	r6, r3
 80081ac:	81a6      	strh	r6, [r4, #12]
 80081ae:	e7e4      	b.n	800817a <__smakebuf_r+0xe>
 80081b0:	4b0f      	ldr	r3, [pc, #60]	; (80081f0 <__smakebuf_r+0x84>)
 80081b2:	62ab      	str	r3, [r5, #40]	; 0x28
 80081b4:	2380      	movs	r3, #128	; 0x80
 80081b6:	89a2      	ldrh	r2, [r4, #12]
 80081b8:	6020      	str	r0, [r4, #0]
 80081ba:	4313      	orrs	r3, r2
 80081bc:	81a3      	strh	r3, [r4, #12]
 80081be:	9b00      	ldr	r3, [sp, #0]
 80081c0:	6120      	str	r0, [r4, #16]
 80081c2:	6163      	str	r3, [r4, #20]
 80081c4:	9b01      	ldr	r3, [sp, #4]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d00d      	beq.n	80081e6 <__smakebuf_r+0x7a>
 80081ca:	230e      	movs	r3, #14
 80081cc:	5ee1      	ldrsh	r1, [r4, r3]
 80081ce:	0028      	movs	r0, r5
 80081d0:	f000 f94e 	bl	8008470 <_isatty_r>
 80081d4:	2800      	cmp	r0, #0
 80081d6:	d006      	beq.n	80081e6 <__smakebuf_r+0x7a>
 80081d8:	2203      	movs	r2, #3
 80081da:	89a3      	ldrh	r3, [r4, #12]
 80081dc:	4393      	bics	r3, r2
 80081de:	001a      	movs	r2, r3
 80081e0:	2301      	movs	r3, #1
 80081e2:	4313      	orrs	r3, r2
 80081e4:	81a3      	strh	r3, [r4, #12]
 80081e6:	89a0      	ldrh	r0, [r4, #12]
 80081e8:	4338      	orrs	r0, r7
 80081ea:	81a0      	strh	r0, [r4, #12]
 80081ec:	e7cb      	b.n	8008186 <__smakebuf_r+0x1a>
 80081ee:	46c0      	nop			; (mov r8, r8)
 80081f0:	08007fb9 	.word	0x08007fb9

080081f4 <_free_r>:
 80081f4:	b570      	push	{r4, r5, r6, lr}
 80081f6:	0005      	movs	r5, r0
 80081f8:	2900      	cmp	r1, #0
 80081fa:	d010      	beq.n	800821e <_free_r+0x2a>
 80081fc:	1f0c      	subs	r4, r1, #4
 80081fe:	6823      	ldr	r3, [r4, #0]
 8008200:	2b00      	cmp	r3, #0
 8008202:	da00      	bge.n	8008206 <_free_r+0x12>
 8008204:	18e4      	adds	r4, r4, r3
 8008206:	0028      	movs	r0, r5
 8008208:	f000 f958 	bl	80084bc <__malloc_lock>
 800820c:	4a1d      	ldr	r2, [pc, #116]	; (8008284 <_free_r+0x90>)
 800820e:	6813      	ldr	r3, [r2, #0]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d105      	bne.n	8008220 <_free_r+0x2c>
 8008214:	6063      	str	r3, [r4, #4]
 8008216:	6014      	str	r4, [r2, #0]
 8008218:	0028      	movs	r0, r5
 800821a:	f000 f950 	bl	80084be <__malloc_unlock>
 800821e:	bd70      	pop	{r4, r5, r6, pc}
 8008220:	42a3      	cmp	r3, r4
 8008222:	d909      	bls.n	8008238 <_free_r+0x44>
 8008224:	6821      	ldr	r1, [r4, #0]
 8008226:	1860      	adds	r0, r4, r1
 8008228:	4283      	cmp	r3, r0
 800822a:	d1f3      	bne.n	8008214 <_free_r+0x20>
 800822c:	6818      	ldr	r0, [r3, #0]
 800822e:	685b      	ldr	r3, [r3, #4]
 8008230:	1841      	adds	r1, r0, r1
 8008232:	6021      	str	r1, [r4, #0]
 8008234:	e7ee      	b.n	8008214 <_free_r+0x20>
 8008236:	0013      	movs	r3, r2
 8008238:	685a      	ldr	r2, [r3, #4]
 800823a:	2a00      	cmp	r2, #0
 800823c:	d001      	beq.n	8008242 <_free_r+0x4e>
 800823e:	42a2      	cmp	r2, r4
 8008240:	d9f9      	bls.n	8008236 <_free_r+0x42>
 8008242:	6819      	ldr	r1, [r3, #0]
 8008244:	1858      	adds	r0, r3, r1
 8008246:	42a0      	cmp	r0, r4
 8008248:	d10b      	bne.n	8008262 <_free_r+0x6e>
 800824a:	6820      	ldr	r0, [r4, #0]
 800824c:	1809      	adds	r1, r1, r0
 800824e:	1858      	adds	r0, r3, r1
 8008250:	6019      	str	r1, [r3, #0]
 8008252:	4282      	cmp	r2, r0
 8008254:	d1e0      	bne.n	8008218 <_free_r+0x24>
 8008256:	6810      	ldr	r0, [r2, #0]
 8008258:	6852      	ldr	r2, [r2, #4]
 800825a:	1841      	adds	r1, r0, r1
 800825c:	6019      	str	r1, [r3, #0]
 800825e:	605a      	str	r2, [r3, #4]
 8008260:	e7da      	b.n	8008218 <_free_r+0x24>
 8008262:	42a0      	cmp	r0, r4
 8008264:	d902      	bls.n	800826c <_free_r+0x78>
 8008266:	230c      	movs	r3, #12
 8008268:	602b      	str	r3, [r5, #0]
 800826a:	e7d5      	b.n	8008218 <_free_r+0x24>
 800826c:	6821      	ldr	r1, [r4, #0]
 800826e:	1860      	adds	r0, r4, r1
 8008270:	4282      	cmp	r2, r0
 8008272:	d103      	bne.n	800827c <_free_r+0x88>
 8008274:	6810      	ldr	r0, [r2, #0]
 8008276:	6852      	ldr	r2, [r2, #4]
 8008278:	1841      	adds	r1, r0, r1
 800827a:	6021      	str	r1, [r4, #0]
 800827c:	6062      	str	r2, [r4, #4]
 800827e:	605c      	str	r4, [r3, #4]
 8008280:	e7ca      	b.n	8008218 <_free_r+0x24>
 8008282:	46c0      	nop			; (mov r8, r8)
 8008284:	200005bc 	.word	0x200005bc

08008288 <_malloc_r>:
 8008288:	2303      	movs	r3, #3
 800828a:	b570      	push	{r4, r5, r6, lr}
 800828c:	1ccd      	adds	r5, r1, #3
 800828e:	439d      	bics	r5, r3
 8008290:	3508      	adds	r5, #8
 8008292:	0006      	movs	r6, r0
 8008294:	2d0c      	cmp	r5, #12
 8008296:	d21e      	bcs.n	80082d6 <_malloc_r+0x4e>
 8008298:	250c      	movs	r5, #12
 800829a:	42a9      	cmp	r1, r5
 800829c:	d81d      	bhi.n	80082da <_malloc_r+0x52>
 800829e:	0030      	movs	r0, r6
 80082a0:	f000 f90c 	bl	80084bc <__malloc_lock>
 80082a4:	4a25      	ldr	r2, [pc, #148]	; (800833c <_malloc_r+0xb4>)
 80082a6:	6814      	ldr	r4, [r2, #0]
 80082a8:	0021      	movs	r1, r4
 80082aa:	2900      	cmp	r1, #0
 80082ac:	d119      	bne.n	80082e2 <_malloc_r+0x5a>
 80082ae:	4c24      	ldr	r4, [pc, #144]	; (8008340 <_malloc_r+0xb8>)
 80082b0:	6823      	ldr	r3, [r4, #0]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d103      	bne.n	80082be <_malloc_r+0x36>
 80082b6:	0030      	movs	r0, r6
 80082b8:	f000 f844 	bl	8008344 <_sbrk_r>
 80082bc:	6020      	str	r0, [r4, #0]
 80082be:	0029      	movs	r1, r5
 80082c0:	0030      	movs	r0, r6
 80082c2:	f000 f83f 	bl	8008344 <_sbrk_r>
 80082c6:	1c43      	adds	r3, r0, #1
 80082c8:	d12b      	bne.n	8008322 <_malloc_r+0x9a>
 80082ca:	230c      	movs	r3, #12
 80082cc:	0030      	movs	r0, r6
 80082ce:	6033      	str	r3, [r6, #0]
 80082d0:	f000 f8f5 	bl	80084be <__malloc_unlock>
 80082d4:	e003      	b.n	80082de <_malloc_r+0x56>
 80082d6:	2d00      	cmp	r5, #0
 80082d8:	dadf      	bge.n	800829a <_malloc_r+0x12>
 80082da:	230c      	movs	r3, #12
 80082dc:	6033      	str	r3, [r6, #0]
 80082de:	2000      	movs	r0, #0
 80082e0:	bd70      	pop	{r4, r5, r6, pc}
 80082e2:	680b      	ldr	r3, [r1, #0]
 80082e4:	1b5b      	subs	r3, r3, r5
 80082e6:	d419      	bmi.n	800831c <_malloc_r+0x94>
 80082e8:	2b0b      	cmp	r3, #11
 80082ea:	d903      	bls.n	80082f4 <_malloc_r+0x6c>
 80082ec:	600b      	str	r3, [r1, #0]
 80082ee:	18cc      	adds	r4, r1, r3
 80082f0:	6025      	str	r5, [r4, #0]
 80082f2:	e003      	b.n	80082fc <_malloc_r+0x74>
 80082f4:	684b      	ldr	r3, [r1, #4]
 80082f6:	428c      	cmp	r4, r1
 80082f8:	d10d      	bne.n	8008316 <_malloc_r+0x8e>
 80082fa:	6013      	str	r3, [r2, #0]
 80082fc:	0030      	movs	r0, r6
 80082fe:	f000 f8de 	bl	80084be <__malloc_unlock>
 8008302:	0020      	movs	r0, r4
 8008304:	2207      	movs	r2, #7
 8008306:	300b      	adds	r0, #11
 8008308:	1d23      	adds	r3, r4, #4
 800830a:	4390      	bics	r0, r2
 800830c:	1ac3      	subs	r3, r0, r3
 800830e:	d0e7      	beq.n	80082e0 <_malloc_r+0x58>
 8008310:	425a      	negs	r2, r3
 8008312:	50e2      	str	r2, [r4, r3]
 8008314:	e7e4      	b.n	80082e0 <_malloc_r+0x58>
 8008316:	6063      	str	r3, [r4, #4]
 8008318:	000c      	movs	r4, r1
 800831a:	e7ef      	b.n	80082fc <_malloc_r+0x74>
 800831c:	000c      	movs	r4, r1
 800831e:	6849      	ldr	r1, [r1, #4]
 8008320:	e7c3      	b.n	80082aa <_malloc_r+0x22>
 8008322:	2303      	movs	r3, #3
 8008324:	1cc4      	adds	r4, r0, #3
 8008326:	439c      	bics	r4, r3
 8008328:	42a0      	cmp	r0, r4
 800832a:	d0e1      	beq.n	80082f0 <_malloc_r+0x68>
 800832c:	1a21      	subs	r1, r4, r0
 800832e:	0030      	movs	r0, r6
 8008330:	f000 f808 	bl	8008344 <_sbrk_r>
 8008334:	1c43      	adds	r3, r0, #1
 8008336:	d1db      	bne.n	80082f0 <_malloc_r+0x68>
 8008338:	e7c7      	b.n	80082ca <_malloc_r+0x42>
 800833a:	46c0      	nop			; (mov r8, r8)
 800833c:	200005bc 	.word	0x200005bc
 8008340:	200005c0 	.word	0x200005c0

08008344 <_sbrk_r>:
 8008344:	2300      	movs	r3, #0
 8008346:	b570      	push	{r4, r5, r6, lr}
 8008348:	4c06      	ldr	r4, [pc, #24]	; (8008364 <_sbrk_r+0x20>)
 800834a:	0005      	movs	r5, r0
 800834c:	0008      	movs	r0, r1
 800834e:	6023      	str	r3, [r4, #0]
 8008350:	f7fa fbc6 	bl	8002ae0 <_sbrk>
 8008354:	1c43      	adds	r3, r0, #1
 8008356:	d103      	bne.n	8008360 <_sbrk_r+0x1c>
 8008358:	6823      	ldr	r3, [r4, #0]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d000      	beq.n	8008360 <_sbrk_r+0x1c>
 800835e:	602b      	str	r3, [r5, #0]
 8008360:	bd70      	pop	{r4, r5, r6, pc}
 8008362:	46c0      	nop			; (mov r8, r8)
 8008364:	20000e80 	.word	0x20000e80

08008368 <__sread>:
 8008368:	b570      	push	{r4, r5, r6, lr}
 800836a:	000c      	movs	r4, r1
 800836c:	250e      	movs	r5, #14
 800836e:	5f49      	ldrsh	r1, [r1, r5]
 8008370:	f000 f8a6 	bl	80084c0 <_read_r>
 8008374:	2800      	cmp	r0, #0
 8008376:	db03      	blt.n	8008380 <__sread+0x18>
 8008378:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800837a:	181b      	adds	r3, r3, r0
 800837c:	6563      	str	r3, [r4, #84]	; 0x54
 800837e:	bd70      	pop	{r4, r5, r6, pc}
 8008380:	89a3      	ldrh	r3, [r4, #12]
 8008382:	4a02      	ldr	r2, [pc, #8]	; (800838c <__sread+0x24>)
 8008384:	4013      	ands	r3, r2
 8008386:	81a3      	strh	r3, [r4, #12]
 8008388:	e7f9      	b.n	800837e <__sread+0x16>
 800838a:	46c0      	nop			; (mov r8, r8)
 800838c:	ffffefff 	.word	0xffffefff

08008390 <__swrite>:
 8008390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008392:	001f      	movs	r7, r3
 8008394:	898b      	ldrh	r3, [r1, #12]
 8008396:	0005      	movs	r5, r0
 8008398:	000c      	movs	r4, r1
 800839a:	0016      	movs	r6, r2
 800839c:	05db      	lsls	r3, r3, #23
 800839e:	d505      	bpl.n	80083ac <__swrite+0x1c>
 80083a0:	230e      	movs	r3, #14
 80083a2:	5ec9      	ldrsh	r1, [r1, r3]
 80083a4:	2200      	movs	r2, #0
 80083a6:	2302      	movs	r3, #2
 80083a8:	f000 f874 	bl	8008494 <_lseek_r>
 80083ac:	89a3      	ldrh	r3, [r4, #12]
 80083ae:	4a05      	ldr	r2, [pc, #20]	; (80083c4 <__swrite+0x34>)
 80083b0:	0028      	movs	r0, r5
 80083b2:	4013      	ands	r3, r2
 80083b4:	81a3      	strh	r3, [r4, #12]
 80083b6:	0032      	movs	r2, r6
 80083b8:	230e      	movs	r3, #14
 80083ba:	5ee1      	ldrsh	r1, [r4, r3]
 80083bc:	003b      	movs	r3, r7
 80083be:	f000 f81f 	bl	8008400 <_write_r>
 80083c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083c4:	ffffefff 	.word	0xffffefff

080083c8 <__sseek>:
 80083c8:	b570      	push	{r4, r5, r6, lr}
 80083ca:	000c      	movs	r4, r1
 80083cc:	250e      	movs	r5, #14
 80083ce:	5f49      	ldrsh	r1, [r1, r5]
 80083d0:	f000 f860 	bl	8008494 <_lseek_r>
 80083d4:	89a3      	ldrh	r3, [r4, #12]
 80083d6:	1c42      	adds	r2, r0, #1
 80083d8:	d103      	bne.n	80083e2 <__sseek+0x1a>
 80083da:	4a05      	ldr	r2, [pc, #20]	; (80083f0 <__sseek+0x28>)
 80083dc:	4013      	ands	r3, r2
 80083de:	81a3      	strh	r3, [r4, #12]
 80083e0:	bd70      	pop	{r4, r5, r6, pc}
 80083e2:	2280      	movs	r2, #128	; 0x80
 80083e4:	0152      	lsls	r2, r2, #5
 80083e6:	4313      	orrs	r3, r2
 80083e8:	81a3      	strh	r3, [r4, #12]
 80083ea:	6560      	str	r0, [r4, #84]	; 0x54
 80083ec:	e7f8      	b.n	80083e0 <__sseek+0x18>
 80083ee:	46c0      	nop			; (mov r8, r8)
 80083f0:	ffffefff 	.word	0xffffefff

080083f4 <__sclose>:
 80083f4:	b510      	push	{r4, lr}
 80083f6:	230e      	movs	r3, #14
 80083f8:	5ec9      	ldrsh	r1, [r1, r3]
 80083fa:	f000 f815 	bl	8008428 <_close_r>
 80083fe:	bd10      	pop	{r4, pc}

08008400 <_write_r>:
 8008400:	b570      	push	{r4, r5, r6, lr}
 8008402:	0005      	movs	r5, r0
 8008404:	0008      	movs	r0, r1
 8008406:	0011      	movs	r1, r2
 8008408:	2200      	movs	r2, #0
 800840a:	4c06      	ldr	r4, [pc, #24]	; (8008424 <_write_r+0x24>)
 800840c:	6022      	str	r2, [r4, #0]
 800840e:	001a      	movs	r2, r3
 8008410:	f7fa fb1d 	bl	8002a4e <_write>
 8008414:	1c43      	adds	r3, r0, #1
 8008416:	d103      	bne.n	8008420 <_write_r+0x20>
 8008418:	6823      	ldr	r3, [r4, #0]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d000      	beq.n	8008420 <_write_r+0x20>
 800841e:	602b      	str	r3, [r5, #0]
 8008420:	bd70      	pop	{r4, r5, r6, pc}
 8008422:	46c0      	nop			; (mov r8, r8)
 8008424:	20000e80 	.word	0x20000e80

08008428 <_close_r>:
 8008428:	2300      	movs	r3, #0
 800842a:	b570      	push	{r4, r5, r6, lr}
 800842c:	4c06      	ldr	r4, [pc, #24]	; (8008448 <_close_r+0x20>)
 800842e:	0005      	movs	r5, r0
 8008430:	0008      	movs	r0, r1
 8008432:	6023      	str	r3, [r4, #0]
 8008434:	f7fa fb27 	bl	8002a86 <_close>
 8008438:	1c43      	adds	r3, r0, #1
 800843a:	d103      	bne.n	8008444 <_close_r+0x1c>
 800843c:	6823      	ldr	r3, [r4, #0]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d000      	beq.n	8008444 <_close_r+0x1c>
 8008442:	602b      	str	r3, [r5, #0]
 8008444:	bd70      	pop	{r4, r5, r6, pc}
 8008446:	46c0      	nop			; (mov r8, r8)
 8008448:	20000e80 	.word	0x20000e80

0800844c <_fstat_r>:
 800844c:	2300      	movs	r3, #0
 800844e:	b570      	push	{r4, r5, r6, lr}
 8008450:	4c06      	ldr	r4, [pc, #24]	; (800846c <_fstat_r+0x20>)
 8008452:	0005      	movs	r5, r0
 8008454:	0008      	movs	r0, r1
 8008456:	0011      	movs	r1, r2
 8008458:	6023      	str	r3, [r4, #0]
 800845a:	f7fa fb1e 	bl	8002a9a <_fstat>
 800845e:	1c43      	adds	r3, r0, #1
 8008460:	d103      	bne.n	800846a <_fstat_r+0x1e>
 8008462:	6823      	ldr	r3, [r4, #0]
 8008464:	2b00      	cmp	r3, #0
 8008466:	d000      	beq.n	800846a <_fstat_r+0x1e>
 8008468:	602b      	str	r3, [r5, #0]
 800846a:	bd70      	pop	{r4, r5, r6, pc}
 800846c:	20000e80 	.word	0x20000e80

08008470 <_isatty_r>:
 8008470:	2300      	movs	r3, #0
 8008472:	b570      	push	{r4, r5, r6, lr}
 8008474:	4c06      	ldr	r4, [pc, #24]	; (8008490 <_isatty_r+0x20>)
 8008476:	0005      	movs	r5, r0
 8008478:	0008      	movs	r0, r1
 800847a:	6023      	str	r3, [r4, #0]
 800847c:	f7fa fb1b 	bl	8002ab6 <_isatty>
 8008480:	1c43      	adds	r3, r0, #1
 8008482:	d103      	bne.n	800848c <_isatty_r+0x1c>
 8008484:	6823      	ldr	r3, [r4, #0]
 8008486:	2b00      	cmp	r3, #0
 8008488:	d000      	beq.n	800848c <_isatty_r+0x1c>
 800848a:	602b      	str	r3, [r5, #0]
 800848c:	bd70      	pop	{r4, r5, r6, pc}
 800848e:	46c0      	nop			; (mov r8, r8)
 8008490:	20000e80 	.word	0x20000e80

08008494 <_lseek_r>:
 8008494:	b570      	push	{r4, r5, r6, lr}
 8008496:	0005      	movs	r5, r0
 8008498:	0008      	movs	r0, r1
 800849a:	0011      	movs	r1, r2
 800849c:	2200      	movs	r2, #0
 800849e:	4c06      	ldr	r4, [pc, #24]	; (80084b8 <_lseek_r+0x24>)
 80084a0:	6022      	str	r2, [r4, #0]
 80084a2:	001a      	movs	r2, r3
 80084a4:	f7fa fb10 	bl	8002ac8 <_lseek>
 80084a8:	1c43      	adds	r3, r0, #1
 80084aa:	d103      	bne.n	80084b4 <_lseek_r+0x20>
 80084ac:	6823      	ldr	r3, [r4, #0]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d000      	beq.n	80084b4 <_lseek_r+0x20>
 80084b2:	602b      	str	r3, [r5, #0]
 80084b4:	bd70      	pop	{r4, r5, r6, pc}
 80084b6:	46c0      	nop			; (mov r8, r8)
 80084b8:	20000e80 	.word	0x20000e80

080084bc <__malloc_lock>:
 80084bc:	4770      	bx	lr

080084be <__malloc_unlock>:
 80084be:	4770      	bx	lr

080084c0 <_read_r>:
 80084c0:	b570      	push	{r4, r5, r6, lr}
 80084c2:	0005      	movs	r5, r0
 80084c4:	0008      	movs	r0, r1
 80084c6:	0011      	movs	r1, r2
 80084c8:	2200      	movs	r2, #0
 80084ca:	4c06      	ldr	r4, [pc, #24]	; (80084e4 <_read_r+0x24>)
 80084cc:	6022      	str	r2, [r4, #0]
 80084ce:	001a      	movs	r2, r3
 80084d0:	f7fa faa0 	bl	8002a14 <_read>
 80084d4:	1c43      	adds	r3, r0, #1
 80084d6:	d103      	bne.n	80084e0 <_read_r+0x20>
 80084d8:	6823      	ldr	r3, [r4, #0]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d000      	beq.n	80084e0 <_read_r+0x20>
 80084de:	602b      	str	r3, [r5, #0]
 80084e0:	bd70      	pop	{r4, r5, r6, pc}
 80084e2:	46c0      	nop			; (mov r8, r8)
 80084e4:	20000e80 	.word	0x20000e80

080084e8 <_init>:
 80084e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084ea:	46c0      	nop			; (mov r8, r8)
 80084ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084ee:	bc08      	pop	{r3}
 80084f0:	469e      	mov	lr, r3
 80084f2:	4770      	bx	lr

080084f4 <_fini>:
 80084f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084f6:	46c0      	nop			; (mov r8, r8)
 80084f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084fa:	bc08      	pop	{r3}
 80084fc:	469e      	mov	lr, r3
 80084fe:	4770      	bx	lr
