
Snake.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800100  000002b8  0000034c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000002b8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000002  0080010a  0080010a  00000356  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000356  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000388  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000a8  00000000  00000000  000003c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000dc9  00000000  00000000  00000470  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000867  00000000  00000000  00001239  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000005c1  00000000  00000000  00001aa0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000164  00000000  00000000  00002064  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000050b  00000000  00000000  000021c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000408  00000000  00000000  000026d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000078  00000000  00000000  00002adb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 94 00 	jmp	0x128	; 0x128 <__vector_13>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 aa 00 	jmp	0x154	; 0x154 <__vector_16>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e8 eb       	ldi	r30, 0xB8	; 184
  7c:	f2 e0       	ldi	r31, 0x02	; 2
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	aa 30       	cpi	r26, 0x0A	; 10
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	aa e0       	ldi	r26, 0x0A	; 10
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	ac 30       	cpi	r26, 0x0C	; 12
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 78 00 	call	0xf0	; 0xf0 <main>
  9e:	0c 94 5a 01 	jmp	0x2b4	; 0x2b4 <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <GPIO_config_output>:
//Configure one input pin in DDR and enable pull-up resistor
void GPIO_config_input_pullup(volatile uint8_t *reg_name, uint8_t pin_num)
{
    *reg_name = *reg_name & ~(1<<pin_num);  // Data Direction Register
    *reg_name++;                    // Change pointer to Data Register
    *reg_name = *reg_name | (1<<pin_num);   // Data Register
  a6:	fc 01       	movw	r30, r24
  a8:	40 81       	ld	r20, Z
  aa:	21 e0       	ldi	r18, 0x01	; 1
  ac:	30 e0       	ldi	r19, 0x00	; 0
  ae:	02 c0       	rjmp	.+4      	; 0xb4 <GPIO_config_output+0xe>
  b0:	22 0f       	add	r18, r18
  b2:	33 1f       	adc	r19, r19
  b4:	6a 95       	dec	r22
  b6:	e2 f7       	brpl	.-8      	; 0xb0 <GPIO_config_output+0xa>
  b8:	24 2b       	or	r18, r20
  ba:	20 83       	st	Z, r18
  bc:	08 95       	ret

000000be <GPIO_write_low>:
}

/*--------------------------------------------------------------------*/
//Set one output pin in PORT register to low
void GPIO_write_low(volatile uint8_t *reg_name, uint8_t pin_num)
{
  be:	fc 01       	movw	r30, r24
    *reg_name = *reg_name & ~(1<<pin_num);
  c0:	90 81       	ld	r25, Z
  c2:	21 e0       	ldi	r18, 0x01	; 1
  c4:	30 e0       	ldi	r19, 0x00	; 0
  c6:	02 c0       	rjmp	.+4      	; 0xcc <GPIO_write_low+0xe>
  c8:	22 0f       	add	r18, r18
  ca:	33 1f       	adc	r19, r19
  cc:	6a 95       	dec	r22
  ce:	e2 f7       	brpl	.-8      	; 0xc8 <GPIO_write_low+0xa>
  d0:	20 95       	com	r18
  d2:	29 23       	and	r18, r25
  d4:	20 83       	st	Z, r18
  d6:	08 95       	ret

000000d8 <GPIO_write_high>:
/*--------------------------------------------------------------------*/
/* GPIO_write_high */
//Set one output pin in PORT register to high
void GPIO_write_high(volatile uint8_t *reg_name, uint8_t pin_num)
{
	*reg_name = *reg_name | (1<<pin_num);
  d8:	fc 01       	movw	r30, r24
  da:	40 81       	ld	r20, Z
  dc:	21 e0       	ldi	r18, 0x01	; 1
  de:	30 e0       	ldi	r19, 0x00	; 0
  e0:	02 c0       	rjmp	.+4      	; 0xe6 <GPIO_write_high+0xe>
  e2:	22 0f       	add	r18, r18
  e4:	33 1f       	adc	r19, r19
  e6:	6a 95       	dec	r22
  e8:	e2 f7       	brpl	.-8      	; 0xe2 <GPIO_write_high+0xa>
  ea:	24 2b       	or	r18, r20
  ec:	20 83       	st	Z, r18
  ee:	08 95       	ret

000000f0 <main>:
 * Timer/Counter1 overflows.
 */
int main(void)
{
    // Configure SSD signals
    SEG_init();
  f0:	0e 94 d7 00 	call	0x1ae	; 0x1ae <SEG_init>
    // SEG_update_shift_regs(0b00001101, 0b00010000);


    /* Configure 8-bit Timer/Counter1
     * Set prescaler and enable overflow interrupt */
	TIM0_overflow_4096us();
  f4:	85 b5       	in	r24, 0x25	; 37
  f6:	8c 7f       	andi	r24, 0xFC	; 252
  f8:	85 bd       	out	0x25, r24	; 37
  fa:	85 b5       	in	r24, 0x25	; 37
  fc:	84 60       	ori	r24, 0x04	; 4
  fe:	85 bd       	out	0x25, r24	; 37
	TIM0_overflow_interrupt_enable();
 100:	ee e6       	ldi	r30, 0x6E	; 110
 102:	f0 e0       	ldi	r31, 0x00	; 0
 104:	80 81       	ld	r24, Z
 106:	81 60       	ori	r24, 0x01	; 1
 108:	80 83       	st	Z, r24
	
	
    /* Configure 16-bit Timer/Counter1
     * Set prescaler and enable overflow interrupt */
	TIM1_overflow_262ms();
 10a:	e1 e8       	ldi	r30, 0x81	; 129
 10c:	f0 e0       	ldi	r31, 0x00	; 0
 10e:	80 81       	ld	r24, Z
 110:	8b 7f       	andi	r24, 0xFB	; 251
 112:	80 83       	st	Z, r24
 114:	80 81       	ld	r24, Z
 116:	83 60       	ori	r24, 0x03	; 3
 118:	80 83       	st	Z, r24
	TIM1_overflow_interrupt_enable();
 11a:	ef e6       	ldi	r30, 0x6F	; 111
 11c:	f0 e0       	ldi	r31, 0x00	; 0
 11e:	80 81       	ld	r24, Z
 120:	81 60       	ori	r24, 0x01	; 1
 122:	80 83       	st	Z, r24
	


    // Enables interrupts by setting the global interrupt mask
	sei();
 124:	78 94       	sei
 126:	ff cf       	rjmp	.-2      	; 0x126 <main+0x36>

00000128 <__vector_13>:
/* Interrupt service routines ----------------------------------------*/
/**
 * ISR starts when Timer/Counter1 overflows. Increment decimal counter
 */
ISR(TIMER1_OVF_vect)
{
 128:	1f 92       	push	r1
 12a:	0f 92       	push	r0
 12c:	0f b6       	in	r0, 0x3f	; 63
 12e:	0f 92       	push	r0
 130:	11 24       	eor	r1, r1
 132:	8f 93       	push	r24
    // WRITE YOUR CODE HERE
	singles++;
 134:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <singles>
 138:	8f 5f       	subi	r24, 0xFF	; 255
	if(singles > 5)
 13a:	86 30       	cpi	r24, 0x06	; 6
 13c:	18 f4       	brcc	.+6      	; 0x144 <__vector_13+0x1c>
 * ISR starts when Timer/Counter1 overflows. Increment decimal counter
 */
ISR(TIMER1_OVF_vect)
{
    // WRITE YOUR CODE HERE
	singles++;
 13e:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <singles>
 142:	02 c0       	rjmp	.+4      	; 0x148 <__vector_13+0x20>
	if(singles > 5)
	
	{
		singles =0;
 144:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <singles>

	}
}
 148:	8f 91       	pop	r24
 14a:	0f 90       	pop	r0
 14c:	0f be       	out	0x3f, r0	; 63
 14e:	0f 90       	pop	r0
 150:	1f 90       	pop	r1
 152:	18 95       	reti

00000154 <__vector_16>:
/**
* ISR starts when Timer/Counter0 overflows.
* value and display it on SSD. Still on (last 7seg)
*/
ISR(TIMER0_OVF_vect)
{
 154:	1f 92       	push	r1
 156:	0f 92       	push	r0
 158:	0f b6       	in	r0, 0x3f	; 63
 15a:	0f 92       	push	r0
 15c:	11 24       	eor	r1, r1
 15e:	2f 93       	push	r18
 160:	3f 93       	push	r19
 162:	4f 93       	push	r20
 164:	5f 93       	push	r21
 166:	6f 93       	push	r22
 168:	7f 93       	push	r23
 16a:	8f 93       	push	r24
 16c:	9f 93       	push	r25
 16e:	af 93       	push	r26
 170:	bf 93       	push	r27
 172:	ef 93       	push	r30
 174:	ff 93       	push	r31
	// WRITE YOUR CODE HERE
	
	static uint8_t position =0;
	
	if (position ==0)
 176:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <__data_end>
 17a:	81 11       	cpse	r24, r1
 17c:	07 c0       	rjmp	.+14     	; 0x18c <__vector_16+0x38>
	{
		SEG_update_shift_regs(singles, 0);
 17e:	60 e0       	ldi	r22, 0x00	; 0
 180:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <singles>
 184:	0e 94 e7 00 	call	0x1ce	; 0x1ce <SEG_update_shift_regs>
		position=0;
 188:	10 92 0a 01 	sts	0x010A, r1	; 0x80010a <__data_end>
	}
}
 18c:	ff 91       	pop	r31
 18e:	ef 91       	pop	r30
 190:	bf 91       	pop	r27
 192:	af 91       	pop	r26
 194:	9f 91       	pop	r25
 196:	8f 91       	pop	r24
 198:	7f 91       	pop	r23
 19a:	6f 91       	pop	r22
 19c:	5f 91       	pop	r21
 19e:	4f 91       	pop	r20
 1a0:	3f 91       	pop	r19
 1a2:	2f 91       	pop	r18
 1a4:	0f 90       	pop	r0
 1a6:	0f be       	out	0x3f, r0	; 63
 1a8:	0f 90       	pop	r0
 1aa:	1f 90       	pop	r1
 1ac:	18 95       	reti

000001ae <SEG_init>:
	0b10000000};
/* Function definitions ----------------------------------------------*/
void SEG_init(void)
{
    /* Configuration of SSD signals */
    GPIO_config_output(&DDRD, SEGMENT_LATCH);
 1ae:	64 e0       	ldi	r22, 0x04	; 4
 1b0:	8a e2       	ldi	r24, 0x2A	; 42
 1b2:	90 e0       	ldi	r25, 0x00	; 0
 1b4:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
    GPIO_config_output(&DDRD, SEGMENT_CLK);
 1b8:	67 e0       	ldi	r22, 0x07	; 7
 1ba:	8a e2       	ldi	r24, 0x2A	; 42
 1bc:	90 e0       	ldi	r25, 0x00	; 0
 1be:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
    GPIO_config_output(&DDRB, SEGMENT_DATA);
 1c2:	60 e0       	ldi	r22, 0x00	; 0
 1c4:	84 e2       	ldi	r24, 0x24	; 36
 1c6:	90 e0       	ldi	r25, 0x00	; 0
 1c8:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
 1cc:	08 95       	ret

000001ce <SEG_update_shift_regs>:
}

/*--------------------------------------------------------------------*/
void SEG_update_shift_regs(uint8_t segments, uint8_t position)
{
 1ce:	1f 93       	push	r17
 1d0:	cf 93       	push	r28
 1d2:	df 93       	push	r29
    uint8_t bit_number;
	segments = segment_value[segments];     // a,..,f
 1d4:	e8 2f       	mov	r30, r24
 1d6:	f0 e0       	ldi	r31, 0x00	; 0
 1d8:	ec 5f       	subi	r30, 0xFC	; 252
 1da:	fe 4f       	sbci	r31, 0xFE	; 254
 1dc:	10 81       	ld	r17, Z
	position = segment_position[position];  // 0, 1, 2, 3
 1de:	e6 2f       	mov	r30, r22
 1e0:	f0 e0       	ldi	r31, 0x00	; 0
 1e2:	e0 50       	subi	r30, 0x00	; 0
 1e4:	ff 4f       	sbci	r31, 0xFF	; 255
 1e6:	d0 81       	ld	r29, Z
	
    // Pull LATCH, CLK, and DATA low
	GPIO_write_low(&PORTD,SEGMENT_LATCH);
 1e8:	64 e0       	ldi	r22, 0x04	; 4
 1ea:	8b e2       	ldi	r24, 0x2B	; 43
 1ec:	90 e0       	ldi	r25, 0x00	; 0
 1ee:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
	GPIO_write_low(&PORTD,SEGMENT_CLK);
 1f2:	67 e0       	ldi	r22, 0x07	; 7
 1f4:	8b e2       	ldi	r24, 0x2B	; 43
 1f6:	90 e0       	ldi	r25, 0x00	; 0
 1f8:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
	GPIO_write_low(&PORTB,SEGMENT_DATA);
 1fc:	60 e0       	ldi	r22, 0x00	; 0
 1fe:	85 e2       	ldi	r24, 0x25	; 37
 200:	90 e0       	ldi	r25, 0x00	; 0
 202:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 206:	85 e0       	ldi	r24, 0x05	; 5
 208:	8a 95       	dec	r24
 20a:	f1 f7       	brne	.-4      	; 0x208 <SEG_update_shift_regs+0x3a>
 20c:	00 00       	nop
 20e:	c8 e0       	ldi	r28, 0x08	; 8
    // Loop through the 1st byte (segments)
    // a b c d e f g DP (active low values)
    for (bit_number = 0; bit_number < 8; bit_number++)
    {
        // Output DATA value (bit 0 of "segments")
		if ((segments & 1) == 0)
 210:	10 fd       	sbrc	r17, 0
 212:	06 c0       	rjmp	.+12     	; 0x220 <SEG_update_shift_regs+0x52>
		{
			GPIO_write_low(&PORTB,SEGMENT_DATA);
 214:	60 e0       	ldi	r22, 0x00	; 0
 216:	85 e2       	ldi	r24, 0x25	; 37
 218:	90 e0       	ldi	r25, 0x00	; 0
 21a:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
 21e:	05 c0       	rjmp	.+10     	; 0x22a <SEG_update_shift_regs+0x5c>
		}
		else
		{
			GPIO_write_high(&PORTB,SEGMENT_DATA);
 220:	60 e0       	ldi	r22, 0x00	; 0
 222:	85 e2       	ldi	r24, 0x25	; 37
 224:	90 e0       	ldi	r25, 0x00	; 0
 226:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 22a:	85 e0       	ldi	r24, 0x05	; 5
 22c:	8a 95       	dec	r24
 22e:	f1 f7       	brne	.-4      	; 0x22c <SEG_update_shift_regs+0x5e>
 230:	00 00       	nop
		
        // Wait 1 us
		_delay_us(1);
		
        // Pull CLK high
		GPIO_write_high(&PORTD,SEGMENT_CLK);
 232:	67 e0       	ldi	r22, 0x07	; 7
 234:	8b e2       	ldi	r24, 0x2B	; 43
 236:	90 e0       	ldi	r25, 0x00	; 0
 238:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 23c:	85 e0       	ldi	r24, 0x05	; 5
 23e:	8a 95       	dec	r24
 240:	f1 f7       	brne	.-4      	; 0x23e <SEG_update_shift_regs+0x70>
 242:	00 00       	nop
		
        // Wait 1 us
		_delay_us(1);
		
        // Pull CLK low
		GPIO_write_low(&PORTD,SEGMENT_CLK);
 244:	67 e0       	ldi	r22, 0x07	; 7
 246:	8b e2       	ldi	r24, 0x2B	; 43
 248:	90 e0       	ldi	r25, 0x00	; 0
 24a:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
		
        // Shift "segments"
        segments = segments >> 1;
 24e:	16 95       	lsr	r17
 250:	c1 50       	subi	r28, 0x01	; 1
    // Wait 1 us
	_delay_us(1);
	
    // Loop through the 1st byte (segments)
    // a b c d e f g DP (active low values)
    for (bit_number = 0; bit_number < 8; bit_number++)
 252:	f1 f6       	brne	.-68     	; 0x210 <SEG_update_shift_regs+0x42>
 254:	c8 e0       	ldi	r28, 0x08	; 8
    // p3 p2 p1 p0 . . . . (active high values)
    for (bit_number = 0; bit_number < 8; bit_number++)
    {
        // Output DATA value (bit 0 of "position")

		if ((position & 1) == 0)
 256:	d0 fd       	sbrc	r29, 0
 258:	06 c0       	rjmp	.+12     	; 0x266 <SEG_update_shift_regs+0x98>
		{
			GPIO_write_low(&PORTB,SEGMENT_DATA);
 25a:	60 e0       	ldi	r22, 0x00	; 0
 25c:	85 e2       	ldi	r24, 0x25	; 37
 25e:	90 e0       	ldi	r25, 0x00	; 0
 260:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
 264:	05 c0       	rjmp	.+10     	; 0x270 <SEG_update_shift_regs+0xa2>
		}
		else
		{
			GPIO_write_high(&PORTB,SEGMENT_DATA);
 266:	60 e0       	ldi	r22, 0x00	; 0
 268:	85 e2       	ldi	r24, 0x25	; 37
 26a:	90 e0       	ldi	r25, 0x00	; 0
 26c:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 270:	85 e0       	ldi	r24, 0x05	; 5
 272:	8a 95       	dec	r24
 274:	f1 f7       	brne	.-4      	; 0x272 <SEG_update_shift_regs+0xa4>
 276:	00 00       	nop
		
        // Wait 1 us
        _delay_us(1);
        
        // Pull CLK high
        GPIO_write_high(&PORTD,SEGMENT_CLK);
 278:	67 e0       	ldi	r22, 0x07	; 7
 27a:	8b e2       	ldi	r24, 0x2B	; 43
 27c:	90 e0       	ldi	r25, 0x00	; 0
 27e:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 282:	85 e0       	ldi	r24, 0x05	; 5
 284:	8a 95       	dec	r24
 286:	f1 f7       	brne	.-4      	; 0x284 <SEG_update_shift_regs+0xb6>
 288:	00 00       	nop
        
        // Wait 1 us
        _delay_us(1);
        
        // Pull CLK low
        GPIO_write_low(&PORTD,SEGMENT_CLK);
 28a:	67 e0       	ldi	r22, 0x07	; 7
 28c:	8b e2       	ldi	r24, 0x2B	; 43
 28e:	90 e0       	ldi	r25, 0x00	; 0
 290:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
		
		
        position = position >> 1;
 294:	d6 95       	lsr	r29
 296:	c1 50       	subi	r28, 0x01	; 1
        segments = segments >> 1;
    }

    // Loop through the 2nd byte (position)
    // p3 p2 p1 p0 . . . . (active high values)
    for (bit_number = 0; bit_number < 8; bit_number++)
 298:	f1 f6       	brne	.-68     	; 0x256 <SEG_update_shift_regs+0x88>
		
        position = position >> 1;
    }

    // Pull LATCH high
	GPIO_write_high(&PORTD,SEGMENT_LATCH);
 29a:	64 e0       	ldi	r22, 0x04	; 4
 29c:	8b e2       	ldi	r24, 0x2B	; 43
 29e:	90 e0       	ldi	r25, 0x00	; 0
 2a0:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 2a4:	85 e0       	ldi	r24, 0x05	; 5
 2a6:	8a 95       	dec	r24
 2a8:	f1 f7       	brne	.-4      	; 0x2a6 <SEG_update_shift_regs+0xd8>
 2aa:	00 00       	nop
    // Wait 1 us
	_delay_us(1);
}
 2ac:	df 91       	pop	r29
 2ae:	cf 91       	pop	r28
 2b0:	1f 91       	pop	r17
 2b2:	08 95       	ret

000002b4 <_exit>:
 2b4:	f8 94       	cli

000002b6 <__stop_program>:
 2b6:	ff cf       	rjmp	.-2      	; 0x2b6 <__stop_program>
