$date
	Fri Jul 30 15:59:17 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! S [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 2 # B [1:0] $end
$scope module inst0 $end
$var wire 4 $ A [3:0] $end
$var wire 2 % B [1:0] $end
$var wire 4 & S [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 &
b1 %
b1001 $
b1 #
b1001 "
b1010 !
$end
#1
b1011 !
b1011 &
b1010 "
b1010 $
#2
b1100 !
b1100 &
b1011 "
b1011 $
#3
b1101 !
b1101 &
b1100 "
b1100 $
#4
b1110 !
b1110 &
b1101 "
b1101 $
#5
b1111 !
b1111 &
b1110 "
b1110 $
#6
b0 !
b0 &
b1111 "
b1111 $
#7
b1 !
b1 &
b0 "
b0 $
#8
b10 !
b10 &
b1 "
b1 $
#9
b11 !
b11 &
b10 "
b10 $
#10
b100 !
b100 &
b11 "
b11 $
#11
b101 !
b101 &
b100 "
b100 $
#12
b110 !
b110 &
b101 "
b101 $
#13
b111 !
b111 &
b110 "
b110 $
#14
b1001 !
b1001 &
b1001 "
b1001 $
b0 #
b0 %
#15
b1010 !
b1010 &
b1010 "
b1010 $
#16
b1011 !
b1011 &
b1011 "
b1011 $
#17
b1100 !
b1100 &
b1100 "
b1100 $
#18
b1101 !
b1101 &
b1101 "
b1101 $
#19
b1110 !
b1110 &
b1110 "
b1110 $
#20
b1111 !
b1111 &
b1111 "
b1111 $
#21
b0 !
b0 &
b0 "
b0 $
#22
b1 !
b1 &
b1 "
b1 $
#23
b10 !
b10 &
b10 "
b10 $
#24
b11 !
b11 &
b11 "
b11 $
#25
b100 !
b100 &
b100 "
b100 $
#26
b101 !
b101 &
b101 "
b101 $
#27
b110 !
b110 &
b110 "
b110 $
#28
b1001 !
b1001 &
b1001 "
b1001 $
b11 #
b11 %
#29
b1010 !
b1010 &
b1010 "
b1010 $
#30
b1011 !
b1011 &
b1011 "
b1011 $
#31
b1100 !
b1100 &
b1100 "
b1100 $
#32
b1101 !
b1101 &
b1101 "
b1101 $
#33
b1110 !
b1110 &
b1110 "
b1110 $
#34
b1111 !
b1111 &
b1111 "
b1111 $
#35
b0 !
b0 &
b0 "
b0 $
#36
b1 !
b1 &
b1 "
b1 $
#37
b10 !
b10 &
b10 "
b10 $
#38
b11 !
b11 &
b11 "
b11 $
#39
b100 !
b100 &
b100 "
b100 $
#40
b101 !
b101 &
b101 "
b101 $
#41
b110 !
b110 &
b110 "
b110 $
#42
b1001 !
b1001 &
b1001 "
b1001 $
