# TCL File Generated by Component Editor 13.0sp1
# Sat Dec 30 22:40:59 IST 2017
# DO NOT MODIFY


# 
# lcd_clk_gen "LCD_clk_generator" v1.0
#  2017.12.30.22:40:59
# 
# 

# 
# request TCL package from ACDS 13.1
# 
package require -exact qsys 13.1


# 
# module lcd_clk_gen
# 
set_module_property DESCRIPTION ""
set_module_property NAME lcd_clk_gen
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME LCD_clk_generator
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL AUTO
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL lcd_clk_gen
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file lcd_clk_gen.vhd VHDL PATH hdl/lcd_clk_gen.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point sys_clk
# 
add_interface sys_clk clock end
set_interface_property sys_clk clockRate 50000000
set_interface_property sys_clk ENABLED true
set_interface_property sys_clk EXPORT_OF ""
set_interface_property sys_clk PORT_NAME_MAP ""
set_interface_property sys_clk SVD_ADDRESS_GROUP ""

add_interface_port sys_clk sys_clk_50M clk Input 1


# 
# connection point lcd_clk
# 
add_interface lcd_clk clock start
set_interface_property lcd_clk associatedDirectClock ""
set_interface_property lcd_clk clockRate 250000
set_interface_property lcd_clk clockRateKnown false
set_interface_property lcd_clk ENABLED true
set_interface_property lcd_clk EXPORT_OF ""
set_interface_property lcd_clk PORT_NAME_MAP ""
set_interface_property lcd_clk SVD_ADDRESS_GROUP ""

add_interface_port lcd_clk lcd_clk clk Output 1


# 
# connection point reset_source
# 
add_interface reset_source reset start
set_interface_property reset_source associatedClock lcd_clk
set_interface_property reset_source associatedDirectReset ""
set_interface_property reset_source associatedResetSinks reset_n_sys\,\,\,\,
set_interface_property reset_source synchronousEdges DEASSERT
set_interface_property reset_source ENABLED true
set_interface_property reset_source EXPORT_OF ""
set_interface_property reset_source PORT_NAME_MAP ""
set_interface_property reset_source SVD_ADDRESS_GROUP ""

add_interface_port reset_source lcd_rstn reset_n Output 1


# 
# connection point reset_n_sys
# 
add_interface reset_n_sys reset end
set_interface_property reset_n_sys associatedClock sys_clk
set_interface_property reset_n_sys synchronousEdges DEASSERT
set_interface_property reset_n_sys ENABLED true
set_interface_property reset_n_sys EXPORT_OF ""
set_interface_property reset_n_sys PORT_NAME_MAP ""
set_interface_property reset_n_sys SVD_ADDRESS_GROUP ""

add_interface_port reset_n_sys sys_rstn reset_n Input 1

