// Seed: 3288331555
module module_0 (
    output tri1 id_0,
    output wire id_1
);
  wire id_3;
  assign id_1 = !1;
  always_latch begin : LABEL_0
    if (id_3) id_1 = 1'b0;
  end
  assign id_1 = 1 & id_3;
  assign id_0 = ~id_3;
  tri id_4;
  supply1 id_5 = id_4 - 1;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    input uwire id_3,
    input supply0 id_4,
    input uwire id_5,
    input tri1 id_6,
    output wire id_7
);
  module_0 modCall_1 (
      id_7,
      id_7
  );
  assign modCall_1.type_8 = 0;
endmodule
