OpenROAD v2.0-3074-g944855835 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/ma2022/shiftregister/runs/RUN_2022.11.02_11.37.08/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/ma2022/shiftregister/runs/RUN_2022.11.02_11.37.08/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/ma2022/shiftregister/runs/RUN_2022.11.02_11.37.08/tmp/routing/17-fill.def
[INFO ODB-0128] Design: shiftregister
[INFO ODB-0130]     Created 208 pins.
[INFO ODB-0131]     Created 3594 components and 17271 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 13738 connections.
[INFO ODB-0133]     Created 1357 nets and 3533 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/ma2022/shiftregister/runs/RUN_2022.11.02_11.37.08/tmp/routing/17-fill.def
[INFO ORD-0030] Using 1 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   shiftregister
Die area:                 ( 0 0 ) ( 164465 175185 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     3594
Number of terminals:      208
Number of snets:          2
Number of nets:           1357

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 42.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 47814.
[INFO DRT-0033] mcon shape region query size = 39096.
[INFO DRT-0033] met1 shape region query size = 11387.
[INFO DRT-0033] via shape region query size = 710.
[INFO DRT-0033] met2 shape region query size = 386.
[INFO DRT-0033] via2 shape region query size = 568.
[INFO DRT-0033] met3 shape region query size = 388.
[INFO DRT-0033] via3 shape region query size = 568.
[INFO DRT-0033] met4 shape region query size = 165.
[INFO DRT-0033] via4 shape region query size = 13.
[INFO DRT-0033] met5 shape region query size = 23.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 60 pins.
[INFO DRT-0081]   Complete 36 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1274 groups.
#scanned instances     = 3594
#unique  instances     = 42
#stdCellGenAp          = 612
#stdCellValidPlanarAp  = 24
#stdCellValidViaAp     = 388
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3533
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 118.50 (MB), peak = 118.86 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     8663

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 25 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 23 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3061.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2940.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1660.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 178.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 4721 vertical wires in 1 frboxes and 3118 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 751 vertical wires in 1 frboxes and 1579 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 137.42 (MB), peak = 137.42 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 137.42 (MB), peak = 137.42 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:11, memory = 200.71 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:29, memory = 295.68 (MB).
    Completing 30% with 777 violations.
    elapsed time = 00:00:46, memory = 295.68 (MB).
    Completing 40% with 777 violations.
    elapsed time = 00:01:00, memory = 295.94 (MB).
    Completing 50% with 777 violations.
    elapsed time = 00:01:01, memory = 295.94 (MB).
    Completing 60% with 1448 violations.
    elapsed time = 00:01:22, memory = 295.94 (MB).
    Completing 70% with 1448 violations.
    elapsed time = 00:01:23, memory = 295.94 (MB).
    Completing 80% with 1907 violations.
    elapsed time = 00:01:33, memory = 295.94 (MB).
    Completing 90% with 1907 violations.
    elapsed time = 00:01:35, memory = 295.94 (MB).
    Completing 100% with 2210 violations.
    elapsed time = 00:01:35, memory = 295.94 (MB).
[INFO DRT-0199]   Number of violations = 2639.
[INFO DRT-0267] cpu time = 00:01:23, elapsed time = 00:01:35, memory = 497.29 (MB), peak = 497.29 (MB)
Total wire length = 64895 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 27736 um.
Total wire length on LAYER met2 = 28588 um.
Total wire length on LAYER met3 = 8569 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9066.
Up-via summary (total 9066):.

-----------------------
 FR_MASTERSLICE       0
            li1    3334
           met1    4819
           met2     913
           met3       0
           met4       0
-----------------------
                   9066


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 2639 violations.
    elapsed time = 00:00:04, memory = 497.29 (MB).
    Completing 20% with 2639 violations.
    elapsed time = 00:00:18, memory = 497.29 (MB).
    Completing 30% with 2487 violations.
    elapsed time = 00:00:24, memory = 497.29 (MB).
    Completing 40% with 2487 violations.
    elapsed time = 00:00:33, memory = 497.29 (MB).
    Completing 50% with 2487 violations.
    elapsed time = 00:00:34, memory = 497.29 (MB).
    Completing 60% with 2349 violations.
    elapsed time = 00:00:43, memory = 497.29 (MB).
    Completing 70% with 2349 violations.
    elapsed time = 00:00:48, memory = 497.29 (MB).
    Completing 80% with 1921 violations.
    elapsed time = 00:01:00, memory = 497.29 (MB).
    Completing 90% with 1921 violations.
    elapsed time = 00:01:06, memory = 497.29 (MB).
    Completing 100% with 1225 violations.
    elapsed time = 00:01:07, memory = 497.29 (MB).
[INFO DRT-0199]   Number of violations = 1225.
[INFO DRT-0267] cpu time = 00:01:07, elapsed time = 00:01:07, memory = 497.29 (MB), peak = 497.29 (MB)
Total wire length = 64448 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 27080 um.
Total wire length on LAYER met2 = 28395 um.
Total wire length on LAYER met3 = 8972 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9129.
Up-via summary (total 9129):.

-----------------------
 FR_MASTERSLICE       0
            li1    3333
           met1    4782
           met2    1014
           met3       0
           met4       0
-----------------------
                   9129


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1225 violations.
    elapsed time = 00:00:00, memory = 497.29 (MB).
    Completing 20% with 1225 violations.
    elapsed time = 00:00:00, memory = 497.29 (MB).
    Completing 30% with 1314 violations.
    elapsed time = 00:00:07, memory = 497.29 (MB).
    Completing 40% with 1314 violations.
    elapsed time = 00:00:07, memory = 497.29 (MB).
    Completing 50% with 1314 violations.
    elapsed time = 00:00:21, memory = 497.29 (MB).
    Completing 60% with 1252 violations.
    elapsed time = 00:00:33, memory = 497.29 (MB).
    Completing 70% with 1252 violations.
    elapsed time = 00:00:33, memory = 497.29 (MB).
    Completing 80% with 1252 violations.
    elapsed time = 00:00:43, memory = 497.29 (MB).
    Completing 90% with 1129 violations.
    elapsed time = 00:00:58, memory = 497.29 (MB).
    Completing 100% with 915 violations.
    elapsed time = 00:01:09, memory = 497.29 (MB).
[INFO DRT-0199]   Number of violations = 915.
[INFO DRT-0267] cpu time = 00:01:09, elapsed time = 00:01:10, memory = 500.13 (MB), peak = 500.13 (MB)
Total wire length = 64025 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 26675 um.
Total wire length on LAYER met2 = 28318 um.
Total wire length on LAYER met3 = 9031 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8990.
Up-via summary (total 8990):.

-----------------------
 FR_MASTERSLICE       0
            li1    3333
           met1    4720
           met2     937
           met3       0
           met4       0
-----------------------
                   8990


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 915 violations.
    elapsed time = 00:00:19, memory = 500.13 (MB).
    Completing 20% with 915 violations.
    elapsed time = 00:00:48, memory = 500.13 (MB).
    Completing 30% with 860 violations.
    elapsed time = 00:01:06, memory = 500.13 (MB).
    Completing 40% with 860 violations.
    elapsed time = 00:01:18, memory = 500.13 (MB).
    Completing 50% with 860 violations.
    elapsed time = 00:01:18, memory = 500.13 (MB).
    Completing 60% with 778 violations.
    elapsed time = 00:01:27, memory = 500.13 (MB).
    Completing 70% with 778 violations.
    elapsed time = 00:01:27, memory = 500.13 (MB).
    Completing 80% with 640 violations.
    elapsed time = 00:01:38, memory = 500.13 (MB).
    Completing 90% with 640 violations.
    elapsed time = 00:01:39, memory = 500.13 (MB).
    Completing 100% with 627 violations.
    elapsed time = 00:01:39, memory = 500.13 (MB).
[INFO DRT-0199]   Number of violations = 627.
[INFO DRT-0267] cpu time = 00:01:39, elapsed time = 00:01:39, memory = 500.13 (MB), peak = 500.13 (MB)
Total wire length = 64249 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 24264 um.
Total wire length on LAYER met2 = 28397 um.
Total wire length on LAYER met3 = 11587 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9355.
Up-via summary (total 9355):.

-----------------------
 FR_MASTERSLICE       0
            li1    3333
           met1    4794
           met2    1228
           met3       0
           met4       0
-----------------------
                   9355


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 627 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 20% with 627 violations.
    elapsed time = 00:00:24, memory = 500.13 (MB).
    Completing 30% with 564 violations.
    elapsed time = 00:00:42, memory = 500.13 (MB).
    Completing 40% with 564 violations.
    elapsed time = 00:01:15, memory = 500.13 (MB).
    Completing 50% with 564 violations.
    elapsed time = 00:01:15, memory = 500.13 (MB).
    Completing 60% with 564 violations.
    elapsed time = 00:01:17, memory = 500.13 (MB).
    Completing 70% with 564 violations.
    elapsed time = 00:01:23, memory = 500.13 (MB).
    Completing 80% with 508 violations.
    elapsed time = 00:01:39, memory = 500.13 (MB).
    Completing 90% with 508 violations.
    elapsed time = 00:01:43, memory = 500.13 (MB).
    Completing 100% with 504 violations.
    elapsed time = 00:01:43, memory = 500.13 (MB).
[INFO DRT-0199]   Number of violations = 504.
[INFO DRT-0267] cpu time = 00:01:42, elapsed time = 00:01:43, memory = 500.13 (MB), peak = 500.13 (MB)
Total wire length = 64218 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 24085 um.
Total wire length on LAYER met2 = 28393 um.
Total wire length on LAYER met3 = 11739 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9413.
Up-via summary (total 9413):.

-----------------------
 FR_MASTERSLICE       0
            li1    3333
           met1    4819
           met2    1261
           met3       0
           met4       0
-----------------------
                   9413


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 504 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 20% with 504 violations.
    elapsed time = 00:00:23, memory = 500.13 (MB).
    Completing 30% with 504 violations.
    elapsed time = 00:00:33, memory = 500.13 (MB).
    Completing 40% with 504 violations.
    elapsed time = 00:00:48, memory = 500.13 (MB).
    Completing 50% with 504 violations.
    elapsed time = 00:00:48, memory = 500.13 (MB).
    Completing 60% with 504 violations.
    elapsed time = 00:00:48, memory = 500.13 (MB).
    Completing 70% with 504 violations.
    elapsed time = 00:01:05, memory = 500.13 (MB).
    Completing 80% with 504 violations.
    elapsed time = 00:01:25, memory = 500.13 (MB).
    Completing 90% with 504 violations.
    elapsed time = 00:01:46, memory = 500.13 (MB).
    Completing 100% with 504 violations.
    elapsed time = 00:01:47, memory = 500.13 (MB).
[INFO DRT-0199]   Number of violations = 504.
[INFO DRT-0267] cpu time = 00:01:46, elapsed time = 00:01:47, memory = 500.13 (MB), peak = 500.13 (MB)
Total wire length = 64218 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 24085 um.
Total wire length on LAYER met2 = 28393 um.
Total wire length on LAYER met3 = 11739 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9413.
Up-via summary (total 9413):.

-----------------------
 FR_MASTERSLICE       0
            li1    3333
           met1    4819
           met2    1261
           met3       0
           met4       0
-----------------------
                   9413


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 504 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 20% with 504 violations.
    elapsed time = 00:00:04, memory = 500.13 (MB).
    Completing 30% with 487 violations.
    elapsed time = 00:00:05, memory = 500.13 (MB).
    Completing 40% with 487 violations.
    elapsed time = 00:00:17, memory = 500.13 (MB).
    Completing 50% with 487 violations.
    elapsed time = 00:00:17, memory = 500.13 (MB).
    Completing 60% with 460 violations.
    elapsed time = 00:00:17, memory = 500.13 (MB).
    Completing 70% with 460 violations.
    elapsed time = 00:00:30, memory = 500.13 (MB).
    Completing 80% with 420 violations.
    elapsed time = 00:00:52, memory = 500.13 (MB).
    Completing 90% with 420 violations.
    elapsed time = 00:00:53, memory = 500.13 (MB).
    Completing 100% with 329 violations.
    elapsed time = 00:00:53, memory = 500.13 (MB).
[INFO DRT-0199]   Number of violations = 329.
[INFO DRT-0267] cpu time = 00:00:53, elapsed time = 00:00:53, memory = 500.13 (MB), peak = 500.13 (MB)
Total wire length = 64380 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23734 um.
Total wire length on LAYER met2 = 28413 um.
Total wire length on LAYER met3 = 12232 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9526.
Up-via summary (total 9526):.

-----------------------
 FR_MASTERSLICE       0
            li1    3333
           met1    4877
           met2    1316
           met3       0
           met4       0
-----------------------
                   9526


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 329 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 20% with 329 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 30% with 328 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 40% with 328 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 50% with 328 violations.
    elapsed time = 00:00:08, memory = 500.13 (MB).
    Completing 60% with 291 violations.
    elapsed time = 00:00:17, memory = 500.13 (MB).
    Completing 70% with 291 violations.
    elapsed time = 00:00:17, memory = 500.13 (MB).
    Completing 80% with 291 violations.
    elapsed time = 00:00:21, memory = 500.13 (MB).
    Completing 90% with 182 violations.
    elapsed time = 00:00:33, memory = 500.13 (MB).
    Completing 100% with 178 violations.
    elapsed time = 00:00:38, memory = 500.13 (MB).
[INFO DRT-0199]   Number of violations = 178.
[INFO DRT-0267] cpu time = 00:00:38, elapsed time = 00:00:38, memory = 500.13 (MB), peak = 500.13 (MB)
Total wire length = 64434 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23622 um.
Total wire length on LAYER met2 = 28483 um.
Total wire length on LAYER met3 = 12327 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9514.
Up-via summary (total 9514):.

-----------------------
 FR_MASTERSLICE       0
            li1    3333
           met1    4862
           met2    1319
           met3       0
           met4       0
-----------------------
                   9514


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 178 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 20% with 178 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 30% with 178 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 40% with 178 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 50% with 178 violations.
    elapsed time = 00:00:05, memory = 500.13 (MB).
    Completing 60% with 178 violations.
    elapsed time = 00:00:16, memory = 500.13 (MB).
    Completing 70% with 178 violations.
    elapsed time = 00:00:16, memory = 500.13 (MB).
    Completing 80% with 178 violations.
    elapsed time = 00:00:17, memory = 500.13 (MB).
    Completing 90% with 95 violations.
    elapsed time = 00:00:25, memory = 500.13 (MB).
    Completing 100% with 95 violations.
    elapsed time = 00:00:43, memory = 500.13 (MB).
[INFO DRT-0199]   Number of violations = 95.
[INFO DRT-0267] cpu time = 00:00:43, elapsed time = 00:00:43, memory = 500.13 (MB), peak = 500.13 (MB)
Total wire length = 64437 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23568 um.
Total wire length on LAYER met2 = 28504 um.
Total wire length on LAYER met3 = 12364 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9518.
Up-via summary (total 9518):.

-----------------------
 FR_MASTERSLICE       0
            li1    3333
           met1    4879
           met2    1306
           met3       0
           met4       0
-----------------------
                   9518


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 95 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 20% with 95 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 30% with 95 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 40% with 95 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 50% with 95 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 60% with 95 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 70% with 95 violations.
    elapsed time = 00:00:11, memory = 500.13 (MB).
    Completing 80% with 95 violations.
    elapsed time = 00:00:12, memory = 500.13 (MB).
    Completing 90% with 55 violations.
    elapsed time = 00:00:32, memory = 500.13 (MB).
    Completing 100% with 55 violations.
    elapsed time = 00:00:37, memory = 500.13 (MB).
[INFO DRT-0199]   Number of violations = 55.
[INFO DRT-0267] cpu time = 00:00:37, elapsed time = 00:00:37, memory = 500.13 (MB), peak = 500.13 (MB)
Total wire length = 64383 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23548 um.
Total wire length on LAYER met2 = 28453 um.
Total wire length on LAYER met3 = 12380 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9501.
Up-via summary (total 9501):.

-----------------------
 FR_MASTERSLICE       0
            li1    3333
           met1    4864
           met2    1304
           met3       0
           met4       0
-----------------------
                   9501


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 55 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 20% with 55 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 30% with 48 violations.
    elapsed time = 00:00:24, memory = 500.13 (MB).
    Completing 40% with 48 violations.
    elapsed time = 00:00:24, memory = 500.13 (MB).
    Completing 50% with 48 violations.
    elapsed time = 00:00:24, memory = 500.13 (MB).
    Completing 60% with 48 violations.
    elapsed time = 00:00:24, memory = 500.13 (MB).
    Completing 70% with 48 violations.
    elapsed time = 00:00:24, memory = 500.13 (MB).
    Completing 80% with 48 violations.
    elapsed time = 00:00:25, memory = 500.13 (MB).
    Completing 90% with 48 violations.
    elapsed time = 00:00:25, memory = 500.13 (MB).
    Completing 100% with 42 violations.
    elapsed time = 00:00:25, memory = 500.13 (MB).
[INFO DRT-0199]   Number of violations = 42.
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:25, memory = 500.13 (MB), peak = 500.13 (MB)
Total wire length = 64371 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23528 um.
Total wire length on LAYER met2 = 28465 um.
Total wire length on LAYER met3 = 12376 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9503.
Up-via summary (total 9503):.

-----------------------
 FR_MASTERSLICE       0
            li1    3333
           met1    4870
           met2    1300
           met3       0
           met4       0
-----------------------
                   9503


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 42 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 20% with 42 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 30% with 42 violations.
    elapsed time = 00:00:01, memory = 500.13 (MB).
    Completing 40% with 42 violations.
    elapsed time = 00:00:01, memory = 500.13 (MB).
    Completing 50% with 42 violations.
    elapsed time = 00:00:01, memory = 500.13 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:01, memory = 500.13 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:01, memory = 500.13 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:02, memory = 500.13 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:02, memory = 500.13 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:02, memory = 500.13 (MB).
[INFO DRT-0199]   Number of violations = 3.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 500.13 (MB), peak = 500.13 (MB)
Total wire length = 64368 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23523 um.
Total wire length on LAYER met2 = 28466 um.
Total wire length on LAYER met3 = 12378 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9511.
Up-via summary (total 9511):.

-----------------------
 FR_MASTERSLICE       0
            li1    3333
           met1    4877
           met2    1301
           met3       0
           met4       0
-----------------------
                   9511


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 500.13 (MB), peak = 500.13 (MB)
Total wire length = 64367 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23518 um.
Total wire length on LAYER met2 = 28467 um.
Total wire length on LAYER met3 = 12381 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9513.
Up-via summary (total 9513):.

-----------------------
 FR_MASTERSLICE       0
            li1    3333
           met1    4879
           met2    1301
           met3       0
           met4       0
-----------------------
                   9513


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 500.13 (MB), peak = 500.13 (MB)
Total wire length = 64367 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23518 um.
Total wire length on LAYER met2 = 28467 um.
Total wire length on LAYER met3 = 12381 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9513.
Up-via summary (total 9513):.

-----------------------
 FR_MASTERSLICE       0
            li1    3333
           met1    4879
           met2    1301
           met3       0
           met4       0
-----------------------
                   9513


[INFO DRT-0195] Start 25th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 500.13 (MB), peak = 500.13 (MB)
Total wire length = 64367 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23518 um.
Total wire length on LAYER met2 = 28467 um.
Total wire length on LAYER met3 = 12381 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9513.
Up-via summary (total 9513):.

-----------------------
 FR_MASTERSLICE       0
            li1    3333
           met1    4879
           met2    1301
           met3       0
           met4       0
-----------------------
                   9513


[INFO DRT-0195] Start 33rd optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 500.13 (MB), peak = 500.13 (MB)
Total wire length = 64367 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23518 um.
Total wire length on LAYER met2 = 28467 um.
Total wire length on LAYER met3 = 12381 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9513.
Up-via summary (total 9513):.

-----------------------
 FR_MASTERSLICE       0
            li1    3333
           met1    4879
           met2    1301
           met3       0
           met4       0
-----------------------
                   9513


[INFO DRT-0195] Start 41st optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 500.13 (MB), peak = 500.13 (MB)
Total wire length = 64367 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23518 um.
Total wire length on LAYER met2 = 28467 um.
Total wire length on LAYER met3 = 12381 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9513.
Up-via summary (total 9513):.

-----------------------
 FR_MASTERSLICE       0
            li1    3333
           met1    4879
           met2    1301
           met3       0
           met4       0
-----------------------
                   9513


[INFO DRT-0195] Start 49th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 500.13 (MB), peak = 500.13 (MB)
Total wire length = 64367 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23518 um.
Total wire length on LAYER met2 = 28467 um.
Total wire length on LAYER met3 = 12381 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9513.
Up-via summary (total 9513):.

-----------------------
 FR_MASTERSLICE       0
            li1    3333
           met1    4879
           met2    1301
           met3       0
           met4       0
-----------------------
                   9513


[INFO DRT-0195] Start 57th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 500.13 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 500.13 (MB), peak = 500.13 (MB)
Total wire length = 64367 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23518 um.
Total wire length on LAYER met2 = 28467 um.
Total wire length on LAYER met3 = 12381 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9513.
Up-via summary (total 9513):.

-----------------------
 FR_MASTERSLICE       0
            li1    3333
           met1    4879
           met2    1301
           met3       0
           met4       0
-----------------------
                   9513


[INFO DRT-0198] Complete detail routing.
Total wire length = 64367 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23518 um.
Total wire length on LAYER met2 = 28467 um.
Total wire length on LAYER met3 = 12381 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9513.
Up-via summary (total 9513):.

-----------------------
 FR_MASTERSLICE       0
            li1    3333
           met1    4879
           met2    1301
           met3       0
           met4       0
-----------------------
                   9513


[INFO DRT-0267] cpu time = 00:12:10, elapsed time = 00:12:26, memory = 500.13 (MB), peak = 500.13 (MB)

[INFO DRT-0180] Post processing.
Saving to /foss/designs/ma2022/shiftregister/runs/RUN_2022.11.02_11.37.08/results/routing/shiftregister.def
