### NAME: YENDLURI CHANDANA            REG NO:23011258

# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.

Developed by: 
RegisterNumber:  
*/
## RTL realization ![Screenshot (12)](https://github.com/23011258/Experiment--02-Implementation-of-combinational-logic-/assets/139842204/07dd6e6f-111a-4f4a-a3a5-767bef4113dd)


## Output:
## RTL
## Truth table ![Screenshot (13)](https://github.com/23011258/Experiment--02-Implementation-of-combinational-logic-/assets/139842204/4dd56e10-dc4c-4afd-8851-f6ed7c48d3b3)

## Timing Diagram![Screenshot (14)](https://github.com/23011258/Experiment--02-Implementation-of-combinational-logic-/assets/139842204/63d571ac-13bf-4d20-93a1-d7209893e9fc)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
