--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Apr 28 10:12:27 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     MyTopLevel
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 83.333333 -name clk1 [get_nets global_clk_c]
            854 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 45.752ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFR    C              myClockArea_timeout_counter_value_313__i0  (from global_clk_c +)
   Destination:    SB_DFFR    D              myClockArea_timeout_counter_value_313__i22  (to global_clk_c +)

   Delay:                  37.448ns  (26.0% logic, 74.0% route), 24 logic levels.

 Constraint Details:

     37.448ns data_path myClockArea_timeout_counter_value_313__i0 to myClockArea_timeout_counter_value_313__i22 meets
     83.333ns delay constraint less
      0.133ns L_S requirement (totaling 83.200ns) by 45.752ns

 Path Details: myClockArea_timeout_counter_value_313__i0 to myClockArea_timeout_counter_value_313__i22

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              myClockArea_timeout_counter_value_313__i0 (from global_clk_c)
Route         3   e 1.339                                  myClockArea_timeout_counter_value[0]
LUT4        ---     0.408             I1 to CO             myClockArea_timeout_counter_value_313_add_4_2
Route         2   e 1.158                                  n2009
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_3
Route         2   e 1.158                                  n2010
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_4
Route         2   e 1.158                                  n2011
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_5
Route         2   e 1.158                                  n2012
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_6
Route         2   e 1.158                                  n2013
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_7
Route         2   e 1.158                                  n2014
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_8
Route         2   e 1.158                                  n2015
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_9
Route         2   e 1.158                                  n2016
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_10
Route         2   e 1.158                                  n2017
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_11
Route         2   e 1.158                                  n2018
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_12
Route         2   e 1.158                                  n2019
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_13
Route         2   e 1.158                                  n2020
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_14
Route         2   e 1.158                                  n2021
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_15
Route         2   e 1.158                                  n2022
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_16
Route         2   e 1.158                                  n2023
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_17
Route         2   e 1.158                                  n2024
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_18
Route         2   e 1.158                                  n2025
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_19
Route         2   e 1.158                                  n2026
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_20
Route         2   e 1.158                                  n2027
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_21
Route         2   e 1.158                                  n2028
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_22
Route         2   e 1.158                                  n2029
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_23
Route         1   e 1.020                                  n2030
LUT4        ---     0.408             I3 to O              myClockArea_timeout_counter_value_313_add_4_24_lut
Route         1   e 1.020                                  n123
                  --------
                   37.448  (26.0% logic, 74.0% route), 24 logic levels.


Passed:  The following path meets requirements by 47.180ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFR    C              myClockArea_timeout_counter_value_313__i0  (from global_clk_c +)
   Destination:    SB_DFFR    D              myClockArea_timeout_counter_value_313__i21  (to global_clk_c +)

   Delay:                  36.020ns  (25.9% logic, 74.1% route), 23 logic levels.

 Constraint Details:

     36.020ns data_path myClockArea_timeout_counter_value_313__i0 to myClockArea_timeout_counter_value_313__i21 meets
     83.333ns delay constraint less
      0.133ns L_S requirement (totaling 83.200ns) by 47.180ns

 Path Details: myClockArea_timeout_counter_value_313__i0 to myClockArea_timeout_counter_value_313__i21

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              myClockArea_timeout_counter_value_313__i0 (from global_clk_c)
Route         3   e 1.339                                  myClockArea_timeout_counter_value[0]
LUT4        ---     0.408             I1 to CO             myClockArea_timeout_counter_value_313_add_4_2
Route         2   e 1.158                                  n2009
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_3
Route         2   e 1.158                                  n2010
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_4
Route         2   e 1.158                                  n2011
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_5
Route         2   e 1.158                                  n2012
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_6
Route         2   e 1.158                                  n2013
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_7
Route         2   e 1.158                                  n2014
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_8
Route         2   e 1.158                                  n2015
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_9
Route         2   e 1.158                                  n2016
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_10
Route         2   e 1.158                                  n2017
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_11
Route         2   e 1.158                                  n2018
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_12
Route         2   e 1.158                                  n2019
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_13
Route         2   e 1.158                                  n2020
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_14
Route         2   e 1.158                                  n2021
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_15
Route         2   e 1.158                                  n2022
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_16
Route         2   e 1.158                                  n2023
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_17
Route         2   e 1.158                                  n2024
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_18
Route         2   e 1.158                                  n2025
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_19
Route         2   e 1.158                                  n2026
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_20
Route         2   e 1.158                                  n2027
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_21
Route         2   e 1.158                                  n2028
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_22
Route         2   e 1.158                                  n2029
LUT4        ---     0.408             I3 to O              myClockArea_timeout_counter_value_313_add_4_23_lut
Route         1   e 1.020                                  n124
                  --------
                   36.020  (25.9% logic, 74.1% route), 23 logic levels.


Passed:  The following path meets requirements by 47.318ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFR    C              myClockArea_timeout_counter_value_313__i1  (from global_clk_c +)
   Destination:    SB_DFFR    D              myClockArea_timeout_counter_value_313__i22  (to global_clk_c +)

   Delay:                  35.882ns  (26.0% logic, 74.0% route), 23 logic levels.

 Constraint Details:

     35.882ns data_path myClockArea_timeout_counter_value_313__i1 to myClockArea_timeout_counter_value_313__i22 meets
     83.333ns delay constraint less
      0.133ns L_S requirement (totaling 83.200ns) by 47.318ns

 Path Details: myClockArea_timeout_counter_value_313__i1 to myClockArea_timeout_counter_value_313__i22

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              myClockArea_timeout_counter_value_313__i1 (from global_clk_c)
Route         3   e 1.339                                  myClockArea_timeout_counter_value[1]
LUT4        ---     0.408             I1 to CO             myClockArea_timeout_counter_value_313_add_4_3
Route         2   e 1.158                                  n2010
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_4
Route         2   e 1.158                                  n2011
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_5
Route         2   e 1.158                                  n2012
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_6
Route         2   e 1.158                                  n2013
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_7
Route         2   e 1.158                                  n2014
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_8
Route         2   e 1.158                                  n2015
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_9
Route         2   e 1.158                                  n2016
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_10
Route         2   e 1.158                                  n2017
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_11
Route         2   e 1.158                                  n2018
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_12
Route         2   e 1.158                                  n2019
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_13
Route         2   e 1.158                                  n2020
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_14
Route         2   e 1.158                                  n2021
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_15
Route         2   e 1.158                                  n2022
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_16
Route         2   e 1.158                                  n2023
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_17
Route         2   e 1.158                                  n2024
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_18
Route         2   e 1.158                                  n2025
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_19
Route         2   e 1.158                                  n2026
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_20
Route         2   e 1.158                                  n2027
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_21
Route         2   e 1.158                                  n2028
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_22
Route         2   e 1.158                                  n2029
LUT4        ---     0.408             CI to CO             myClockArea_timeout_counter_value_313_add_4_23
Route         1   e 1.020                                  n2030
LUT4        ---     0.408             I3 to O              myClockArea_timeout_counter_value_313_add_4_24_lut
Route         1   e 1.020                                  n123
                  --------
                   35.882  (26.0% logic, 74.0% route), 23 logic levels.

Report: 37.581 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 83.333333 -name clk0 [get_nets io_jtag_tck_c]
            1234 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 32.411ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFE    C              ctrl_tap_instruction_i4  (from io_jtag_tck_c +)
   Destination:    SB_DFFN    D              ctrl_tap_tdoUnbufferd_regNext_87  (to io_jtag_tck_c -)

   Delay:                   9.122ns  (26.4% logic, 73.6% route), 6 logic levels.

 Constraint Details:

      9.122ns data_path ctrl_tap_instruction_i4 to ctrl_tap_tdoUnbufferd_regNext_87 meets
     41.666ns delay constraint less
      0.133ns L_S requirement (totaling 41.533ns) by 32.411ns

 Path Details: ctrl_tap_instruction_i4 to ctrl_tap_tdoUnbufferd_regNext_87

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              ctrl_tap_instruction_i4 (from io_jtag_tck_c)
Route         3   e 1.339                                  ctrl_tap_instruction[4]
LUT4        ---     0.408             I0 to O              equal_312_i15_2_lut
Route         2   e 1.158                                  n12
LUT4        ---     0.408             I0 to O              i1_4_lut_adj_6
Route         2   e 1.158                                  n2116
LUT4        ---     0.408             I1 to O              i1_2_lut_adj_8
Route         1   e 1.020                                  n4
LUT4        ---     0.408             I3 to O              i395_4_lut
Route         1   e 1.020                                  ctrl_tap_tdoUnbufferd_N_223
LUT4        ---     0.408             I1 to O              i398_4_lut
Route         1   e 1.020                                  ctrl_tap_tdoUnbufferd
                  --------
                    9.122  (26.4% logic, 73.6% route), 6 logic levels.


Passed:  The following path meets requirements by 32.411ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFE    C              ctrl_tap_instruction_i5  (from io_jtag_tck_c +)
   Destination:    SB_DFFN    D              ctrl_tap_tdoUnbufferd_regNext_87  (to io_jtag_tck_c -)

   Delay:                   9.122ns  (26.4% logic, 73.6% route), 6 logic levels.

 Constraint Details:

      9.122ns data_path ctrl_tap_instruction_i5 to ctrl_tap_tdoUnbufferd_regNext_87 meets
     41.666ns delay constraint less
      0.133ns L_S requirement (totaling 41.533ns) by 32.411ns

 Path Details: ctrl_tap_instruction_i5 to ctrl_tap_tdoUnbufferd_regNext_87

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              ctrl_tap_instruction_i5 (from io_jtag_tck_c)
Route         3   e 1.339                                  ctrl_tap_instruction[5]
LUT4        ---     0.408             I1 to O              equal_312_i15_2_lut
Route         2   e 1.158                                  n12
LUT4        ---     0.408             I0 to O              i1_4_lut_adj_6
Route         2   e 1.158                                  n2116
LUT4        ---     0.408             I1 to O              i1_2_lut_adj_8
Route         1   e 1.020                                  n4
LUT4        ---     0.408             I3 to O              i395_4_lut
Route         1   e 1.020                                  ctrl_tap_tdoUnbufferd_N_223
LUT4        ---     0.408             I1 to O              i398_4_lut
Route         1   e 1.020                                  ctrl_tap_tdoUnbufferd
                  --------
                    9.122  (26.4% logic, 73.6% route), 6 logic levels.


Passed:  The following path meets requirements by 32.491ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFE    C              ctrl_tap_instruction_i6  (from io_jtag_tck_c +)
   Destination:    SB_DFFN    D              ctrl_tap_tdoUnbufferd_regNext_87  (to io_jtag_tck_c -)

   Delay:                   9.042ns  (26.6% logic, 73.4% route), 6 logic levels.

 Constraint Details:

      9.042ns data_path ctrl_tap_instruction_i6 to ctrl_tap_tdoUnbufferd_regNext_87 meets
     41.666ns delay constraint less
      0.133ns L_S requirement (totaling 41.533ns) by 32.491ns

 Path Details: ctrl_tap_instruction_i6 to ctrl_tap_tdoUnbufferd_regNext_87

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              ctrl_tap_instruction_i6 (from io_jtag_tck_c)
Route         4   e 1.397                                  ctrl_tap_instruction[6]
LUT4        ---     0.408             I0 to O              i1_2_lut_adj_4
Route         1   e 1.020                                  n1307
LUT4        ---     0.408             I2 to O              i1_4_lut_adj_6
Route         2   e 1.158                                  n2116
LUT4        ---     0.408             I1 to O              i1_2_lut_adj_8
Route         1   e 1.020                                  n4
LUT4        ---     0.408             I3 to O              i395_4_lut
Route         1   e 1.020                                  ctrl_tap_tdoUnbufferd_N_223
LUT4        ---     0.408             I1 to O              i398_4_lut
Route         1   e 1.020                                  ctrl_tap_tdoUnbufferd
                  --------
                    9.042  (26.6% logic, 73.4% route), 6 logic levels.

Report: 9.255 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 83.333333 -name    |             |             |
clk1 [get_nets global_clk_c]            |    83.333 ns|    37.581 ns|    24  
                                        |             |             |
create_clock -period 83.333333 -name    |             |             |
clk0 [get_nets io_jtag_tck_c]           |    83.333 ns|    18.510 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  2088 paths, 265 nets, and 744 connections (93.9% coverage)


Peak memory: 163291136 bytes, TRCE: 167936 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
