
STM32L152RBT6A_setup.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a95c  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000500  0800aa98  0800aa98  0001aa98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af98  0800af98  000200f0  2**0
                  CONTENTS
  4 .ARM          00000008  0800af98  0800af98  0001af98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800afa0  0800afa0  000200f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800afa0  0800afa0  0001afa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800afa4  0800afa4  0001afa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f0  20000000  0800afa8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004530  200000f0  0800b098  000200f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000a00  20004620  0800b098  00024620  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001998a  00000000  00000000  00020119  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003750  00000000  00000000  00039aa3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001380  00000000  00000000  0003d1f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001250  00000000  00000000  0003e578  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018461  00000000  00000000  0003f7c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000191e5  00000000  00000000  00057c29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089d56  00000000  00000000  00070e0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fab64  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005194  00000000  00000000  000fabb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	200000f0 	.word	0x200000f0
 8000158:	00000000 	.word	0x00000000
 800015c:	0800aa80 	.word	0x0800aa80

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	200000f4 	.word	0x200000f4
 8000178:	0800aa80 	.word	0x0800aa80

0800017c <__aeabi_uldivmod>:
 800017c:	b953      	cbnz	r3, 8000194 <__aeabi_uldivmod+0x18>
 800017e:	b94a      	cbnz	r2, 8000194 <__aeabi_uldivmod+0x18>
 8000180:	2900      	cmp	r1, #0
 8000182:	bf08      	it	eq
 8000184:	2800      	cmpeq	r0, #0
 8000186:	bf1c      	itt	ne
 8000188:	f04f 31ff 	movne.w	r1, #4294967295
 800018c:	f04f 30ff 	movne.w	r0, #4294967295
 8000190:	f000 b96e 	b.w	8000470 <__aeabi_idiv0>
 8000194:	f1ad 0c08 	sub.w	ip, sp, #8
 8000198:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800019c:	f000 f806 	bl	80001ac <__udivmoddi4>
 80001a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001a8:	b004      	add	sp, #16
 80001aa:	4770      	bx	lr

080001ac <__udivmoddi4>:
 80001ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001b0:	9e08      	ldr	r6, [sp, #32]
 80001b2:	460d      	mov	r5, r1
 80001b4:	4604      	mov	r4, r0
 80001b6:	468e      	mov	lr, r1
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	f040 8083 	bne.w	80002c4 <__udivmoddi4+0x118>
 80001be:	428a      	cmp	r2, r1
 80001c0:	4617      	mov	r7, r2
 80001c2:	d947      	bls.n	8000254 <__udivmoddi4+0xa8>
 80001c4:	fab2 f382 	clz	r3, r2
 80001c8:	b14b      	cbz	r3, 80001de <__udivmoddi4+0x32>
 80001ca:	f1c3 0120 	rsb	r1, r3, #32
 80001ce:	fa05 fe03 	lsl.w	lr, r5, r3
 80001d2:	fa20 f101 	lsr.w	r1, r0, r1
 80001d6:	409f      	lsls	r7, r3
 80001d8:	ea41 0e0e 	orr.w	lr, r1, lr
 80001dc:	409c      	lsls	r4, r3
 80001de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80001e2:	fbbe fcf8 	udiv	ip, lr, r8
 80001e6:	fa1f f987 	uxth.w	r9, r7
 80001ea:	fb08 e21c 	mls	r2, r8, ip, lr
 80001ee:	fb0c f009 	mul.w	r0, ip, r9
 80001f2:	0c21      	lsrs	r1, r4, #16
 80001f4:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80001f8:	4290      	cmp	r0, r2
 80001fa:	d90a      	bls.n	8000212 <__udivmoddi4+0x66>
 80001fc:	18ba      	adds	r2, r7, r2
 80001fe:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000202:	f080 8118 	bcs.w	8000436 <__udivmoddi4+0x28a>
 8000206:	4290      	cmp	r0, r2
 8000208:	f240 8115 	bls.w	8000436 <__udivmoddi4+0x28a>
 800020c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000210:	443a      	add	r2, r7
 8000212:	1a12      	subs	r2, r2, r0
 8000214:	fbb2 f0f8 	udiv	r0, r2, r8
 8000218:	fb08 2210 	mls	r2, r8, r0, r2
 800021c:	fb00 f109 	mul.w	r1, r0, r9
 8000220:	b2a4      	uxth	r4, r4
 8000222:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000226:	42a1      	cmp	r1, r4
 8000228:	d909      	bls.n	800023e <__udivmoddi4+0x92>
 800022a:	193c      	adds	r4, r7, r4
 800022c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000230:	f080 8103 	bcs.w	800043a <__udivmoddi4+0x28e>
 8000234:	42a1      	cmp	r1, r4
 8000236:	f240 8100 	bls.w	800043a <__udivmoddi4+0x28e>
 800023a:	3802      	subs	r0, #2
 800023c:	443c      	add	r4, r7
 800023e:	1a64      	subs	r4, r4, r1
 8000240:	2100      	movs	r1, #0
 8000242:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000246:	b11e      	cbz	r6, 8000250 <__udivmoddi4+0xa4>
 8000248:	2200      	movs	r2, #0
 800024a:	40dc      	lsrs	r4, r3
 800024c:	e9c6 4200 	strd	r4, r2, [r6]
 8000250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000254:	b902      	cbnz	r2, 8000258 <__udivmoddi4+0xac>
 8000256:	deff      	udf	#255	; 0xff
 8000258:	fab2 f382 	clz	r3, r2
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14f      	bne.n	8000300 <__udivmoddi4+0x154>
 8000260:	1a8d      	subs	r5, r1, r2
 8000262:	2101      	movs	r1, #1
 8000264:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000268:	fa1f f882 	uxth.w	r8, r2
 800026c:	fbb5 fcfe 	udiv	ip, r5, lr
 8000270:	fb0e 551c 	mls	r5, lr, ip, r5
 8000274:	fb08 f00c 	mul.w	r0, r8, ip
 8000278:	0c22      	lsrs	r2, r4, #16
 800027a:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800027e:	42a8      	cmp	r0, r5
 8000280:	d907      	bls.n	8000292 <__udivmoddi4+0xe6>
 8000282:	197d      	adds	r5, r7, r5
 8000284:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000288:	d202      	bcs.n	8000290 <__udivmoddi4+0xe4>
 800028a:	42a8      	cmp	r0, r5
 800028c:	f200 80e9 	bhi.w	8000462 <__udivmoddi4+0x2b6>
 8000290:	4694      	mov	ip, r2
 8000292:	1a2d      	subs	r5, r5, r0
 8000294:	fbb5 f0fe 	udiv	r0, r5, lr
 8000298:	fb0e 5510 	mls	r5, lr, r0, r5
 800029c:	fb08 f800 	mul.w	r8, r8, r0
 80002a0:	b2a4      	uxth	r4, r4
 80002a2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002a6:	45a0      	cmp	r8, r4
 80002a8:	d907      	bls.n	80002ba <__udivmoddi4+0x10e>
 80002aa:	193c      	adds	r4, r7, r4
 80002ac:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b0:	d202      	bcs.n	80002b8 <__udivmoddi4+0x10c>
 80002b2:	45a0      	cmp	r8, r4
 80002b4:	f200 80d9 	bhi.w	800046a <__udivmoddi4+0x2be>
 80002b8:	4610      	mov	r0, r2
 80002ba:	eba4 0408 	sub.w	r4, r4, r8
 80002be:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80002c2:	e7c0      	b.n	8000246 <__udivmoddi4+0x9a>
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d908      	bls.n	80002da <__udivmoddi4+0x12e>
 80002c8:	2e00      	cmp	r6, #0
 80002ca:	f000 80b1 	beq.w	8000430 <__udivmoddi4+0x284>
 80002ce:	2100      	movs	r1, #0
 80002d0:	e9c6 0500 	strd	r0, r5, [r6]
 80002d4:	4608      	mov	r0, r1
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	fab3 f183 	clz	r1, r3
 80002de:	2900      	cmp	r1, #0
 80002e0:	d14b      	bne.n	800037a <__udivmoddi4+0x1ce>
 80002e2:	42ab      	cmp	r3, r5
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0x140>
 80002e6:	4282      	cmp	r2, r0
 80002e8:	f200 80b9 	bhi.w	800045e <__udivmoddi4+0x2b2>
 80002ec:	1a84      	subs	r4, r0, r2
 80002ee:	eb65 0303 	sbc.w	r3, r5, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	469e      	mov	lr, r3
 80002f6:	2e00      	cmp	r6, #0
 80002f8:	d0aa      	beq.n	8000250 <__udivmoddi4+0xa4>
 80002fa:	e9c6 4e00 	strd	r4, lr, [r6]
 80002fe:	e7a7      	b.n	8000250 <__udivmoddi4+0xa4>
 8000300:	409f      	lsls	r7, r3
 8000302:	f1c3 0220 	rsb	r2, r3, #32
 8000306:	40d1      	lsrs	r1, r2
 8000308:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800030c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000310:	fa1f f887 	uxth.w	r8, r7
 8000314:	fb0e 1110 	mls	r1, lr, r0, r1
 8000318:	fa24 f202 	lsr.w	r2, r4, r2
 800031c:	409d      	lsls	r5, r3
 800031e:	fb00 fc08 	mul.w	ip, r0, r8
 8000322:	432a      	orrs	r2, r5
 8000324:	0c15      	lsrs	r5, r2, #16
 8000326:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800032a:	45ac      	cmp	ip, r5
 800032c:	fa04 f403 	lsl.w	r4, r4, r3
 8000330:	d909      	bls.n	8000346 <__udivmoddi4+0x19a>
 8000332:	197d      	adds	r5, r7, r5
 8000334:	f100 31ff 	add.w	r1, r0, #4294967295
 8000338:	f080 808f 	bcs.w	800045a <__udivmoddi4+0x2ae>
 800033c:	45ac      	cmp	ip, r5
 800033e:	f240 808c 	bls.w	800045a <__udivmoddi4+0x2ae>
 8000342:	3802      	subs	r0, #2
 8000344:	443d      	add	r5, r7
 8000346:	eba5 050c 	sub.w	r5, r5, ip
 800034a:	fbb5 f1fe 	udiv	r1, r5, lr
 800034e:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000352:	fb01 f908 	mul.w	r9, r1, r8
 8000356:	b295      	uxth	r5, r2
 8000358:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800035c:	45a9      	cmp	r9, r5
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x1c4>
 8000360:	197d      	adds	r5, r7, r5
 8000362:	f101 32ff 	add.w	r2, r1, #4294967295
 8000366:	d274      	bcs.n	8000452 <__udivmoddi4+0x2a6>
 8000368:	45a9      	cmp	r9, r5
 800036a:	d972      	bls.n	8000452 <__udivmoddi4+0x2a6>
 800036c:	3902      	subs	r1, #2
 800036e:	443d      	add	r5, r7
 8000370:	eba5 0509 	sub.w	r5, r5, r9
 8000374:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000378:	e778      	b.n	800026c <__udivmoddi4+0xc0>
 800037a:	f1c1 0720 	rsb	r7, r1, #32
 800037e:	408b      	lsls	r3, r1
 8000380:	fa22 fc07 	lsr.w	ip, r2, r7
 8000384:	ea4c 0c03 	orr.w	ip, ip, r3
 8000388:	fa25 f407 	lsr.w	r4, r5, r7
 800038c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000390:	fbb4 f9fe 	udiv	r9, r4, lr
 8000394:	fa1f f88c 	uxth.w	r8, ip
 8000398:	fb0e 4419 	mls	r4, lr, r9, r4
 800039c:	fa20 f307 	lsr.w	r3, r0, r7
 80003a0:	fb09 fa08 	mul.w	sl, r9, r8
 80003a4:	408d      	lsls	r5, r1
 80003a6:	431d      	orrs	r5, r3
 80003a8:	0c2b      	lsrs	r3, r5, #16
 80003aa:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003ae:	45a2      	cmp	sl, r4
 80003b0:	fa02 f201 	lsl.w	r2, r2, r1
 80003b4:	fa00 f301 	lsl.w	r3, r0, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x222>
 80003ba:	eb1c 0404 	adds.w	r4, ip, r4
 80003be:	f109 30ff 	add.w	r0, r9, #4294967295
 80003c2:	d248      	bcs.n	8000456 <__udivmoddi4+0x2aa>
 80003c4:	45a2      	cmp	sl, r4
 80003c6:	d946      	bls.n	8000456 <__udivmoddi4+0x2aa>
 80003c8:	f1a9 0902 	sub.w	r9, r9, #2
 80003cc:	4464      	add	r4, ip
 80003ce:	eba4 040a 	sub.w	r4, r4, sl
 80003d2:	fbb4 f0fe 	udiv	r0, r4, lr
 80003d6:	fb0e 4410 	mls	r4, lr, r0, r4
 80003da:	fb00 fa08 	mul.w	sl, r0, r8
 80003de:	b2ad      	uxth	r5, r5
 80003e0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003e4:	45a2      	cmp	sl, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x24e>
 80003e8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ec:	f100 35ff 	add.w	r5, r0, #4294967295
 80003f0:	d22d      	bcs.n	800044e <__udivmoddi4+0x2a2>
 80003f2:	45a2      	cmp	sl, r4
 80003f4:	d92b      	bls.n	800044e <__udivmoddi4+0x2a2>
 80003f6:	3802      	subs	r0, #2
 80003f8:	4464      	add	r4, ip
 80003fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003fe:	fba0 8902 	umull	r8, r9, r0, r2
 8000402:	eba4 040a 	sub.w	r4, r4, sl
 8000406:	454c      	cmp	r4, r9
 8000408:	46c6      	mov	lr, r8
 800040a:	464d      	mov	r5, r9
 800040c:	d319      	bcc.n	8000442 <__udivmoddi4+0x296>
 800040e:	d016      	beq.n	800043e <__udivmoddi4+0x292>
 8000410:	b15e      	cbz	r6, 800042a <__udivmoddi4+0x27e>
 8000412:	ebb3 020e 	subs.w	r2, r3, lr
 8000416:	eb64 0405 	sbc.w	r4, r4, r5
 800041a:	fa04 f707 	lsl.w	r7, r4, r7
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431f      	orrs	r7, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c6 7400 	strd	r7, r4, [r6]
 800042a:	2100      	movs	r1, #0
 800042c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000430:	4631      	mov	r1, r6
 8000432:	4630      	mov	r0, r6
 8000434:	e70c      	b.n	8000250 <__udivmoddi4+0xa4>
 8000436:	468c      	mov	ip, r1
 8000438:	e6eb      	b.n	8000212 <__udivmoddi4+0x66>
 800043a:	4610      	mov	r0, r2
 800043c:	e6ff      	b.n	800023e <__udivmoddi4+0x92>
 800043e:	4543      	cmp	r3, r8
 8000440:	d2e6      	bcs.n	8000410 <__udivmoddi4+0x264>
 8000442:	ebb8 0e02 	subs.w	lr, r8, r2
 8000446:	eb69 050c 	sbc.w	r5, r9, ip
 800044a:	3801      	subs	r0, #1
 800044c:	e7e0      	b.n	8000410 <__udivmoddi4+0x264>
 800044e:	4628      	mov	r0, r5
 8000450:	e7d3      	b.n	80003fa <__udivmoddi4+0x24e>
 8000452:	4611      	mov	r1, r2
 8000454:	e78c      	b.n	8000370 <__udivmoddi4+0x1c4>
 8000456:	4681      	mov	r9, r0
 8000458:	e7b9      	b.n	80003ce <__udivmoddi4+0x222>
 800045a:	4608      	mov	r0, r1
 800045c:	e773      	b.n	8000346 <__udivmoddi4+0x19a>
 800045e:	4608      	mov	r0, r1
 8000460:	e749      	b.n	80002f6 <__udivmoddi4+0x14a>
 8000462:	f1ac 0c02 	sub.w	ip, ip, #2
 8000466:	443d      	add	r5, r7
 8000468:	e713      	b.n	8000292 <__udivmoddi4+0xe6>
 800046a:	3802      	subs	r0, #2
 800046c:	443c      	add	r4, r7
 800046e:	e724      	b.n	80002ba <__udivmoddi4+0x10e>

08000470 <__aeabi_idiv0>:
 8000470:	4770      	bx	lr
 8000472:	bf00      	nop

08000474 <SELECT>:
 * SPI functions
 **************************************/

/* slave select */
static void SELECT(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8000478:	2200      	movs	r2, #0
 800047a:	2140      	movs	r1, #64	; 0x40
 800047c:	4803      	ldr	r0, [pc, #12]	; (800048c <SELECT+0x18>)
 800047e:	f002 fc52 	bl	8002d26 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000482:	2001      	movs	r0, #1
 8000484:	f001 fca2 	bl	8001dcc <HAL_Delay>
}
 8000488:	bf00      	nop
 800048a:	bd80      	pop	{r7, pc}
 800048c:	40020400 	.word	0x40020400

08000490 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8000494:	2201      	movs	r2, #1
 8000496:	2140      	movs	r1, #64	; 0x40
 8000498:	4803      	ldr	r0, [pc, #12]	; (80004a8 <DESELECT+0x18>)
 800049a:	f002 fc44 	bl	8002d26 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800049e:	2001      	movs	r0, #1
 80004a0:	f001 fc94 	bl	8001dcc <HAL_Delay>
}
 80004a4:	bf00      	nop
 80004a6:	bd80      	pop	{r7, pc}
 80004a8:	40020400 	.word	0x40020400

080004ac <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b082      	sub	sp, #8
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	4603      	mov	r3, r0
 80004b4:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80004b6:	bf00      	nop
 80004b8:	4b08      	ldr	r3, [pc, #32]	; (80004dc <SPI_TxByte+0x30>)
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	689b      	ldr	r3, [r3, #8]
 80004be:	f003 0302 	and.w	r3, r3, #2
 80004c2:	2b02      	cmp	r3, #2
 80004c4:	d1f8      	bne.n	80004b8 <SPI_TxByte+0xc>
	HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80004c6:	1df9      	adds	r1, r7, #7
 80004c8:	2364      	movs	r3, #100	; 0x64
 80004ca:	2201      	movs	r2, #1
 80004cc:	4803      	ldr	r0, [pc, #12]	; (80004dc <SPI_TxByte+0x30>)
 80004ce:	f005 fd34 	bl	8005f3a <HAL_SPI_Transmit>
}
 80004d2:	bf00      	nop
 80004d4:	3708      	adds	r7, #8
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bd80      	pop	{r7, pc}
 80004da:	bf00      	nop
 80004dc:	2000034c 	.word	0x2000034c

080004e0 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b082      	sub	sp, #8
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	6078      	str	r0, [r7, #4]
 80004e8:	460b      	mov	r3, r1
 80004ea:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80004ec:	bf00      	nop
 80004ee:	4b08      	ldr	r3, [pc, #32]	; (8000510 <SPI_TxBuffer+0x30>)
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	689b      	ldr	r3, [r3, #8]
 80004f4:	f003 0302 	and.w	r3, r3, #2
 80004f8:	2b02      	cmp	r3, #2
 80004fa:	d1f8      	bne.n	80004ee <SPI_TxBuffer+0xe>
	HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 80004fc:	887a      	ldrh	r2, [r7, #2]
 80004fe:	2364      	movs	r3, #100	; 0x64
 8000500:	6879      	ldr	r1, [r7, #4]
 8000502:	4803      	ldr	r0, [pc, #12]	; (8000510 <SPI_TxBuffer+0x30>)
 8000504:	f005 fd19 	bl	8005f3a <HAL_SPI_Transmit>
}
 8000508:	bf00      	nop
 800050a:	3708      	adds	r7, #8
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}
 8000510:	2000034c 	.word	0x2000034c

08000514 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b084      	sub	sp, #16
 8000518:	af02      	add	r7, sp, #8
	uint8_t dummy, data;
	dummy = 0xFF;
 800051a:	23ff      	movs	r3, #255	; 0xff
 800051c:	71fb      	strb	r3, [r7, #7]

	while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 800051e:	bf00      	nop
 8000520:	4b09      	ldr	r3, [pc, #36]	; (8000548 <SPI_RxByte+0x34>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	689b      	ldr	r3, [r3, #8]
 8000526:	f003 0302 	and.w	r3, r3, #2
 800052a:	2b02      	cmp	r3, #2
 800052c:	d1f8      	bne.n	8000520 <SPI_RxByte+0xc>
	HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800052e:	1dba      	adds	r2, r7, #6
 8000530:	1df9      	adds	r1, r7, #7
 8000532:	2364      	movs	r3, #100	; 0x64
 8000534:	9300      	str	r3, [sp, #0]
 8000536:	2301      	movs	r3, #1
 8000538:	4803      	ldr	r0, [pc, #12]	; (8000548 <SPI_RxByte+0x34>)
 800053a:	f005 fe3a 	bl	80061b2 <HAL_SPI_TransmitReceive>

	return data;
 800053e:	79bb      	ldrb	r3, [r7, #6]
}
 8000540:	4618      	mov	r0, r3
 8000542:	3708      	adds	r7, #8
 8000544:	46bd      	mov	sp, r7
 8000546:	bd80      	pop	{r7, pc}
 8000548:	2000034c 	.word	0x2000034c

0800054c <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b082      	sub	sp, #8
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
	*buff = SPI_RxByte();
 8000554:	f7ff ffde 	bl	8000514 <SPI_RxByte>
 8000558:	4603      	mov	r3, r0
 800055a:	461a      	mov	r2, r3
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	701a      	strb	r2, [r3, #0]
}
 8000560:	bf00      	nop
 8000562:	3708      	adds	r7, #8
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}

08000568 <SD_ReadyWait>:
 * SD functions
 **************************************/

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
	uint8_t res;

	/* timeout 500ms */
	Timer2 = 500;
 800056e:	4b0a      	ldr	r3, [pc, #40]	; (8000598 <SD_ReadyWait+0x30>)
 8000570:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000574:	801a      	strh	r2, [r3, #0]

	/* if SD goes ready, receives 0xFF */
	do {
		res = SPI_RxByte();
 8000576:	f7ff ffcd 	bl	8000514 <SPI_RxByte>
 800057a:	4603      	mov	r3, r0
 800057c:	71fb      	strb	r3, [r7, #7]
	} while ((res != 0xFF) && Timer2);
 800057e:	79fb      	ldrb	r3, [r7, #7]
 8000580:	2bff      	cmp	r3, #255	; 0xff
 8000582:	d003      	beq.n	800058c <SD_ReadyWait+0x24>
 8000584:	4b04      	ldr	r3, [pc, #16]	; (8000598 <SD_ReadyWait+0x30>)
 8000586:	881b      	ldrh	r3, [r3, #0]
 8000588:	2b00      	cmp	r3, #0
 800058a:	d1f4      	bne.n	8000576 <SD_ReadyWait+0xe>

	return res;
 800058c:	79fb      	ldrb	r3, [r7, #7]
}
 800058e:	4618      	mov	r0, r3
 8000590:	3708      	adds	r7, #8
 8000592:	46bd      	mov	sp, r7
 8000594:	bd80      	pop	{r7, pc}
 8000596:	bf00      	nop
 8000598:	20000344 	.word	0x20000344

0800059c <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void) 
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
	uint8_t args[6];
	uint32_t cnt = 0x1FFF;
 80005a2:	f641 73ff 	movw	r3, #8191	; 0x1fff
 80005a6:	60fb      	str	r3, [r7, #12]

	/* transmit bytes to wake up */
	DESELECT();
 80005a8:	f7ff ff72 	bl	8000490 <DESELECT>
	for(int i = 0; i < 10; i++)
 80005ac:	2300      	movs	r3, #0
 80005ae:	60bb      	str	r3, [r7, #8]
 80005b0:	e005      	b.n	80005be <SD_PowerOn+0x22>
	{
		SPI_TxByte(0xFF);
 80005b2:	20ff      	movs	r0, #255	; 0xff
 80005b4:	f7ff ff7a 	bl	80004ac <SPI_TxByte>
	for(int i = 0; i < 10; i++)
 80005b8:	68bb      	ldr	r3, [r7, #8]
 80005ba:	3301      	adds	r3, #1
 80005bc:	60bb      	str	r3, [r7, #8]
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	2b09      	cmp	r3, #9
 80005c2:	ddf6      	ble.n	80005b2 <SD_PowerOn+0x16>
	}

	/* slave select */
	SELECT();
 80005c4:	f7ff ff56 	bl	8000474 <SELECT>

	/* make idle state */
	args[0] = CMD0;		/* CMD0:GO_IDLE_STATE */
 80005c8:	2340      	movs	r3, #64	; 0x40
 80005ca:	703b      	strb	r3, [r7, #0]
	args[1] = 0;
 80005cc:	2300      	movs	r3, #0
 80005ce:	707b      	strb	r3, [r7, #1]
	args[2] = 0;
 80005d0:	2300      	movs	r3, #0
 80005d2:	70bb      	strb	r3, [r7, #2]
	args[3] = 0;
 80005d4:	2300      	movs	r3, #0
 80005d6:	70fb      	strb	r3, [r7, #3]
	args[4] = 0;
 80005d8:	2300      	movs	r3, #0
 80005da:	713b      	strb	r3, [r7, #4]
	args[5] = 0x95;		/* CRC */
 80005dc:	2395      	movs	r3, #149	; 0x95
 80005de:	717b      	strb	r3, [r7, #5]

	SPI_TxBuffer(args, sizeof(args));
 80005e0:	463b      	mov	r3, r7
 80005e2:	2106      	movs	r1, #6
 80005e4:	4618      	mov	r0, r3
 80005e6:	f7ff ff7b 	bl	80004e0 <SPI_TxBuffer>

	/* wait response */
	while ((SPI_RxByte() != 0x01) && cnt)
 80005ea:	e002      	b.n	80005f2 <SD_PowerOn+0x56>
	{
		cnt--;
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	3b01      	subs	r3, #1
 80005f0:	60fb      	str	r3, [r7, #12]
	while ((SPI_RxByte() != 0x01) && cnt)
 80005f2:	f7ff ff8f 	bl	8000514 <SPI_RxByte>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b01      	cmp	r3, #1
 80005fa:	d002      	beq.n	8000602 <SD_PowerOn+0x66>
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d1f4      	bne.n	80005ec <SD_PowerOn+0x50>
	}

	DESELECT();
 8000602:	f7ff ff45 	bl	8000490 <DESELECT>
	SPI_TxByte(0XFF);
 8000606:	20ff      	movs	r0, #255	; 0xff
 8000608:	f7ff ff50 	bl	80004ac <SPI_TxByte>

	PowerFlag = 1;
 800060c:	4b03      	ldr	r3, [pc, #12]	; (800061c <SD_PowerOn+0x80>)
 800060e:	2201      	movs	r2, #1
 8000610:	701a      	strb	r2, [r3, #0]
}
 8000612:	bf00      	nop
 8000614:	3710      	adds	r7, #16
 8000616:	46bd      	mov	sp, r7
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	2000010d 	.word	0x2000010d

08000620 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void) 
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0
	PowerFlag = 0;
 8000624:	4b03      	ldr	r3, [pc, #12]	; (8000634 <SD_PowerOff+0x14>)
 8000626:	2200      	movs	r2, #0
 8000628:	701a      	strb	r2, [r3, #0]
}
 800062a:	bf00      	nop
 800062c:	46bd      	mov	sp, r7
 800062e:	bc80      	pop	{r7}
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop
 8000634:	2000010d 	.word	0x2000010d

08000638 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void) 
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0
	return PowerFlag;
 800063c:	4b02      	ldr	r3, [pc, #8]	; (8000648 <SD_CheckPower+0x10>)
 800063e:	781b      	ldrb	r3, [r3, #0]
}
 8000640:	4618      	mov	r0, r3
 8000642:	46bd      	mov	sp, r7
 8000644:	bc80      	pop	{r7}
 8000646:	4770      	bx	lr
 8000648:	2000010d 	.word	0x2000010d

0800064c <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
 8000654:	6039      	str	r1, [r7, #0]
	uint8_t token;

	/* timeout 200ms */
	Timer1 = 200;
 8000656:	4b13      	ldr	r3, [pc, #76]	; (80006a4 <SD_RxDataBlock+0x58>)
 8000658:	22c8      	movs	r2, #200	; 0xc8
 800065a:	801a      	strh	r2, [r3, #0]

	/* loop until receive a response or timeout */
	do {
		token = SPI_RxByte();
 800065c:	f7ff ff5a 	bl	8000514 <SPI_RxByte>
 8000660:	4603      	mov	r3, r0
 8000662:	73fb      	strb	r3, [r7, #15]
	} while((token == 0xFF) && Timer1);
 8000664:	7bfb      	ldrb	r3, [r7, #15]
 8000666:	2bff      	cmp	r3, #255	; 0xff
 8000668:	d103      	bne.n	8000672 <SD_RxDataBlock+0x26>
 800066a:	4b0e      	ldr	r3, [pc, #56]	; (80006a4 <SD_RxDataBlock+0x58>)
 800066c:	881b      	ldrh	r3, [r3, #0]
 800066e:	2b00      	cmp	r3, #0
 8000670:	d1f4      	bne.n	800065c <SD_RxDataBlock+0x10>

	/* invalid response */
	if(token != 0xFE) return FALSE;
 8000672:	7bfb      	ldrb	r3, [r7, #15]
 8000674:	2bfe      	cmp	r3, #254	; 0xfe
 8000676:	d001      	beq.n	800067c <SD_RxDataBlock+0x30>
 8000678:	2300      	movs	r3, #0
 800067a:	e00f      	b.n	800069c <SD_RxDataBlock+0x50>

	/* receive data */
	do {
		SPI_RxBytePtr(buff++);
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	1c5a      	adds	r2, r3, #1
 8000680:	607a      	str	r2, [r7, #4]
 8000682:	4618      	mov	r0, r3
 8000684:	f7ff ff62 	bl	800054c <SPI_RxBytePtr>
	} while(len--);
 8000688:	683b      	ldr	r3, [r7, #0]
 800068a:	1e5a      	subs	r2, r3, #1
 800068c:	603a      	str	r2, [r7, #0]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d1f4      	bne.n	800067c <SD_RxDataBlock+0x30>

	/* discard CRC */
	SPI_RxByte();
 8000692:	f7ff ff3f 	bl	8000514 <SPI_RxByte>
	SPI_RxByte();
 8000696:	f7ff ff3d 	bl	8000514 <SPI_RxByte>

	return TRUE;
 800069a:	2301      	movs	r3, #1
}
 800069c:	4618      	mov	r0, r3
 800069e:	3710      	adds	r7, #16
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	20000346 	.word	0x20000346

080006a8 <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b084      	sub	sp, #16
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
 80006b0:	460b      	mov	r3, r1
 80006b2:	70fb      	strb	r3, [r7, #3]
	uint8_t resp;
	uint8_t i = 0;
 80006b4:	2300      	movs	r3, #0
 80006b6:	73bb      	strb	r3, [r7, #14]

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return FALSE;
 80006b8:	f7ff ff56 	bl	8000568 <SD_ReadyWait>
 80006bc:	4603      	mov	r3, r0
 80006be:	2bff      	cmp	r3, #255	; 0xff
 80006c0:	d001      	beq.n	80006c6 <SD_TxDataBlock+0x1e>
 80006c2:	2300      	movs	r3, #0
 80006c4:	e02f      	b.n	8000726 <SD_TxDataBlock+0x7e>

	/* transmit token */
	SPI_TxByte(token);
 80006c6:	78fb      	ldrb	r3, [r7, #3]
 80006c8:	4618      	mov	r0, r3
 80006ca:	f7ff feef 	bl	80004ac <SPI_TxByte>

	/* if it's not STOP token, transmit data */
	if (token != 0xFD)
 80006ce:	78fb      	ldrb	r3, [r7, #3]
 80006d0:	2bfd      	cmp	r3, #253	; 0xfd
 80006d2:	d020      	beq.n	8000716 <SD_TxDataBlock+0x6e>
	{
		SPI_TxBuffer((uint8_t*)buff, 512);
 80006d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006d8:	6878      	ldr	r0, [r7, #4]
 80006da:	f7ff ff01 	bl	80004e0 <SPI_TxBuffer>

		/* discard CRC */
		SPI_RxByte();
 80006de:	f7ff ff19 	bl	8000514 <SPI_RxByte>
		SPI_RxByte();
 80006e2:	f7ff ff17 	bl	8000514 <SPI_RxByte>

		/* receive response */
		while (i <= 64)
 80006e6:	e00b      	b.n	8000700 <SD_TxDataBlock+0x58>
		{
			resp = SPI_RxByte();
 80006e8:	f7ff ff14 	bl	8000514 <SPI_RxByte>
 80006ec:	4603      	mov	r3, r0
 80006ee:	73fb      	strb	r3, [r7, #15]

			/* transmit 0x05 accepted */
			if ((resp & 0x1F) == 0x05) break;
 80006f0:	7bfb      	ldrb	r3, [r7, #15]
 80006f2:	f003 031f 	and.w	r3, r3, #31
 80006f6:	2b05      	cmp	r3, #5
 80006f8:	d006      	beq.n	8000708 <SD_TxDataBlock+0x60>
			i++;
 80006fa:	7bbb      	ldrb	r3, [r7, #14]
 80006fc:	3301      	adds	r3, #1
 80006fe:	73bb      	strb	r3, [r7, #14]
		while (i <= 64)
 8000700:	7bbb      	ldrb	r3, [r7, #14]
 8000702:	2b40      	cmp	r3, #64	; 0x40
 8000704:	d9f0      	bls.n	80006e8 <SD_TxDataBlock+0x40>
 8000706:	e000      	b.n	800070a <SD_TxDataBlock+0x62>
			if ((resp & 0x1F) == 0x05) break;
 8000708:	bf00      	nop
		}

		/* recv buffer clear */
		while (SPI_RxByte() == 0);
 800070a:	bf00      	nop
 800070c:	f7ff ff02 	bl	8000514 <SPI_RxByte>
 8000710:	4603      	mov	r3, r0
 8000712:	2b00      	cmp	r3, #0
 8000714:	d0fa      	beq.n	800070c <SD_TxDataBlock+0x64>
	}

	/* transmit 0x05 accepted */
	if ((resp & 0x1F) == 0x05) return TRUE;
 8000716:	7bfb      	ldrb	r3, [r7, #15]
 8000718:	f003 031f 	and.w	r3, r3, #31
 800071c:	2b05      	cmp	r3, #5
 800071e:	d101      	bne.n	8000724 <SD_TxDataBlock+0x7c>
 8000720:	2301      	movs	r3, #1
 8000722:	e000      	b.n	8000726 <SD_TxDataBlock+0x7e>

	return FALSE;
 8000724:	2300      	movs	r3, #0
}
 8000726:	4618      	mov	r0, r3
 8000728:	3710      	adds	r7, #16
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}

0800072e <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 800072e:	b580      	push	{r7, lr}
 8000730:	b084      	sub	sp, #16
 8000732:	af00      	add	r7, sp, #0
 8000734:	4603      	mov	r3, r0
 8000736:	6039      	str	r1, [r7, #0]
 8000738:	71fb      	strb	r3, [r7, #7]
	uint8_t crc, res;

	/* wait SD ready */
	if (SD_ReadyWait() != 0xFF) return 0xFF;
 800073a:	f7ff ff15 	bl	8000568 <SD_ReadyWait>
 800073e:	4603      	mov	r3, r0
 8000740:	2bff      	cmp	r3, #255	; 0xff
 8000742:	d001      	beq.n	8000748 <SD_SendCmd+0x1a>
 8000744:	23ff      	movs	r3, #255	; 0xff
 8000746:	e042      	b.n	80007ce <SD_SendCmd+0xa0>

	/* transmit command */
	SPI_TxByte(cmd); 					/* Command */
 8000748:	79fb      	ldrb	r3, [r7, #7]
 800074a:	4618      	mov	r0, r3
 800074c:	f7ff feae 	bl	80004ac <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 24)); 	/* Argument[31..24] */
 8000750:	683b      	ldr	r3, [r7, #0]
 8000752:	0e1b      	lsrs	r3, r3, #24
 8000754:	b2db      	uxtb	r3, r3
 8000756:	4618      	mov	r0, r3
 8000758:	f7ff fea8 	bl	80004ac <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 16)); 	/* Argument[23..16] */
 800075c:	683b      	ldr	r3, [r7, #0]
 800075e:	0c1b      	lsrs	r3, r3, #16
 8000760:	b2db      	uxtb	r3, r3
 8000762:	4618      	mov	r0, r3
 8000764:	f7ff fea2 	bl	80004ac <SPI_TxByte>
	SPI_TxByte((uint8_t)(arg >> 8)); 	/* Argument[15..8] */
 8000768:	683b      	ldr	r3, [r7, #0]
 800076a:	0a1b      	lsrs	r3, r3, #8
 800076c:	b2db      	uxtb	r3, r3
 800076e:	4618      	mov	r0, r3
 8000770:	f7ff fe9c 	bl	80004ac <SPI_TxByte>
	SPI_TxByte((uint8_t)arg); 			/* Argument[7..0] */
 8000774:	683b      	ldr	r3, [r7, #0]
 8000776:	b2db      	uxtb	r3, r3
 8000778:	4618      	mov	r0, r3
 800077a:	f7ff fe97 	bl	80004ac <SPI_TxByte>

	/* prepare CRC */
	if(cmd == CMD0) crc = 0x95;	/* CRC for CMD0(0) */
 800077e:	79fb      	ldrb	r3, [r7, #7]
 8000780:	2b40      	cmp	r3, #64	; 0x40
 8000782:	d102      	bne.n	800078a <SD_SendCmd+0x5c>
 8000784:	2395      	movs	r3, #149	; 0x95
 8000786:	73fb      	strb	r3, [r7, #15]
 8000788:	e007      	b.n	800079a <SD_SendCmd+0x6c>
	else if(cmd == CMD8) crc = 0x87;	/* CRC for CMD8(0x1AA) */
 800078a:	79fb      	ldrb	r3, [r7, #7]
 800078c:	2b48      	cmp	r3, #72	; 0x48
 800078e:	d102      	bne.n	8000796 <SD_SendCmd+0x68>
 8000790:	2387      	movs	r3, #135	; 0x87
 8000792:	73fb      	strb	r3, [r7, #15]
 8000794:	e001      	b.n	800079a <SD_SendCmd+0x6c>
	else crc = 1;
 8000796:	2301      	movs	r3, #1
 8000798:	73fb      	strb	r3, [r7, #15]

	/* transmit CRC */
	SPI_TxByte(crc);
 800079a:	7bfb      	ldrb	r3, [r7, #15]
 800079c:	4618      	mov	r0, r3
 800079e:	f7ff fe85 	bl	80004ac <SPI_TxByte>

	/* Skip a stuff byte when STOP_TRANSMISSION */
	if (cmd == CMD12) SPI_RxByte();
 80007a2:	79fb      	ldrb	r3, [r7, #7]
 80007a4:	2b4c      	cmp	r3, #76	; 0x4c
 80007a6:	d101      	bne.n	80007ac <SD_SendCmd+0x7e>
 80007a8:	f7ff feb4 	bl	8000514 <SPI_RxByte>

	/* receive response */
	uint8_t n = 10;
 80007ac:	230a      	movs	r3, #10
 80007ae:	73bb      	strb	r3, [r7, #14]
	do {
		res = SPI_RxByte();
 80007b0:	f7ff feb0 	bl	8000514 <SPI_RxByte>
 80007b4:	4603      	mov	r3, r0
 80007b6:	737b      	strb	r3, [r7, #13]
	} while ((res & 0x80) && --n);
 80007b8:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	da05      	bge.n	80007cc <SD_SendCmd+0x9e>
 80007c0:	7bbb      	ldrb	r3, [r7, #14]
 80007c2:	3b01      	subs	r3, #1
 80007c4:	73bb      	strb	r3, [r7, #14]
 80007c6:	7bbb      	ldrb	r3, [r7, #14]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d1f1      	bne.n	80007b0 <SD_SendCmd+0x82>

	return res;
 80007cc:	7b7b      	ldrb	r3, [r7, #13]
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	3710      	adds	r7, #16
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
	...

080007d8 <SD_disk_initialize>:
 * user_diskio.c functions
 **************************************/

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 80007d8:	b590      	push	{r4, r7, lr}
 80007da:	b085      	sub	sp, #20
 80007dc:	af00      	add	r7, sp, #0
 80007de:	4603      	mov	r3, r0
 80007e0:	71fb      	strb	r3, [r7, #7]
	uint8_t n, type, ocr[4];

	/* single drive, drv should be 0 */
	if(drv) return STA_NOINIT;
 80007e2:	79fb      	ldrb	r3, [r7, #7]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <SD_disk_initialize+0x14>
 80007e8:	2301      	movs	r3, #1
 80007ea:	e0d1      	b.n	8000990 <SD_disk_initialize+0x1b8>

	/* no disk */
	if(Stat & STA_NODISK) return Stat;
 80007ec:	4b6a      	ldr	r3, [pc, #424]	; (8000998 <SD_disk_initialize+0x1c0>)
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	b2db      	uxtb	r3, r3
 80007f2:	f003 0302 	and.w	r3, r3, #2
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d003      	beq.n	8000802 <SD_disk_initialize+0x2a>
 80007fa:	4b67      	ldr	r3, [pc, #412]	; (8000998 <SD_disk_initialize+0x1c0>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	b2db      	uxtb	r3, r3
 8000800:	e0c6      	b.n	8000990 <SD_disk_initialize+0x1b8>

	/* power on */
	SD_PowerOn();
 8000802:	f7ff fecb 	bl	800059c <SD_PowerOn>

	/* slave select */
	SELECT();
 8000806:	f7ff fe35 	bl	8000474 <SELECT>

	/* check disk type */
	type = 0;
 800080a:	2300      	movs	r3, #0
 800080c:	73bb      	strb	r3, [r7, #14]

	/* send GO_IDLE_STATE command */
	if (SD_SendCmd(CMD0, 0) == 1)
 800080e:	2100      	movs	r1, #0
 8000810:	2040      	movs	r0, #64	; 0x40
 8000812:	f7ff ff8c 	bl	800072e <SD_SendCmd>
 8000816:	4603      	mov	r3, r0
 8000818:	2b01      	cmp	r3, #1
 800081a:	f040 80a1 	bne.w	8000960 <SD_disk_initialize+0x188>
	{
		/* timeout 1 sec */
		Timer1 = 1000;
 800081e:	4b5f      	ldr	r3, [pc, #380]	; (800099c <SD_disk_initialize+0x1c4>)
 8000820:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000824:	801a      	strh	r2, [r3, #0]

		/* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
		if (SD_SendCmd(CMD8, 0x1AA) == 1)
 8000826:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800082a:	2048      	movs	r0, #72	; 0x48
 800082c:	f7ff ff7f 	bl	800072e <SD_SendCmd>
 8000830:	4603      	mov	r3, r0
 8000832:	2b01      	cmp	r3, #1
 8000834:	d155      	bne.n	80008e2 <SD_disk_initialize+0x10a>
		{
			/* operation condition register */
			for (n = 0; n < 4; n++)
 8000836:	2300      	movs	r3, #0
 8000838:	73fb      	strb	r3, [r7, #15]
 800083a:	e00c      	b.n	8000856 <SD_disk_initialize+0x7e>
			{
				ocr[n] = SPI_RxByte();
 800083c:	7bfc      	ldrb	r4, [r7, #15]
 800083e:	f7ff fe69 	bl	8000514 <SPI_RxByte>
 8000842:	4603      	mov	r3, r0
 8000844:	461a      	mov	r2, r3
 8000846:	f107 0310 	add.w	r3, r7, #16
 800084a:	4423      	add	r3, r4
 800084c:	f803 2c08 	strb.w	r2, [r3, #-8]
			for (n = 0; n < 4; n++)
 8000850:	7bfb      	ldrb	r3, [r7, #15]
 8000852:	3301      	adds	r3, #1
 8000854:	73fb      	strb	r3, [r7, #15]
 8000856:	7bfb      	ldrb	r3, [r7, #15]
 8000858:	2b03      	cmp	r3, #3
 800085a:	d9ef      	bls.n	800083c <SD_disk_initialize+0x64>
			}

			/* voltage range 2.7-3.6V */
			if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 800085c:	7abb      	ldrb	r3, [r7, #10]
 800085e:	2b01      	cmp	r3, #1
 8000860:	d17e      	bne.n	8000960 <SD_disk_initialize+0x188>
 8000862:	7afb      	ldrb	r3, [r7, #11]
 8000864:	2baa      	cmp	r3, #170	; 0xaa
 8000866:	d17b      	bne.n	8000960 <SD_disk_initialize+0x188>
			{
				/* ACMD41 with HCS bit */
				do {
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000868:	2100      	movs	r1, #0
 800086a:	2077      	movs	r0, #119	; 0x77
 800086c:	f7ff ff5f 	bl	800072e <SD_SendCmd>
 8000870:	4603      	mov	r3, r0
 8000872:	2b01      	cmp	r3, #1
 8000874:	d807      	bhi.n	8000886 <SD_disk_initialize+0xae>
 8000876:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800087a:	2069      	movs	r0, #105	; 0x69
 800087c:	f7ff ff57 	bl	800072e <SD_SendCmd>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d004      	beq.n	8000890 <SD_disk_initialize+0xb8>
				} while (Timer1);
 8000886:	4b45      	ldr	r3, [pc, #276]	; (800099c <SD_disk_initialize+0x1c4>)
 8000888:	881b      	ldrh	r3, [r3, #0]
 800088a:	2b00      	cmp	r3, #0
 800088c:	d1ec      	bne.n	8000868 <SD_disk_initialize+0x90>
 800088e:	e000      	b.n	8000892 <SD_disk_initialize+0xba>
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8000890:	bf00      	nop

				/* READ_OCR */
				if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8000892:	4b42      	ldr	r3, [pc, #264]	; (800099c <SD_disk_initialize+0x1c4>)
 8000894:	881b      	ldrh	r3, [r3, #0]
 8000896:	2b00      	cmp	r3, #0
 8000898:	d062      	beq.n	8000960 <SD_disk_initialize+0x188>
 800089a:	2100      	movs	r1, #0
 800089c:	207a      	movs	r0, #122	; 0x7a
 800089e:	f7ff ff46 	bl	800072e <SD_SendCmd>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d15b      	bne.n	8000960 <SD_disk_initialize+0x188>
				{
					/* Check CCS bit */
					for (n = 0; n < 4; n++)
 80008a8:	2300      	movs	r3, #0
 80008aa:	73fb      	strb	r3, [r7, #15]
 80008ac:	e00c      	b.n	80008c8 <SD_disk_initialize+0xf0>
					{
						ocr[n] = SPI_RxByte();
 80008ae:	7bfc      	ldrb	r4, [r7, #15]
 80008b0:	f7ff fe30 	bl	8000514 <SPI_RxByte>
 80008b4:	4603      	mov	r3, r0
 80008b6:	461a      	mov	r2, r3
 80008b8:	f107 0310 	add.w	r3, r7, #16
 80008bc:	4423      	add	r3, r4
 80008be:	f803 2c08 	strb.w	r2, [r3, #-8]
					for (n = 0; n < 4; n++)
 80008c2:	7bfb      	ldrb	r3, [r7, #15]
 80008c4:	3301      	adds	r3, #1
 80008c6:	73fb      	strb	r3, [r7, #15]
 80008c8:	7bfb      	ldrb	r3, [r7, #15]
 80008ca:	2b03      	cmp	r3, #3
 80008cc:	d9ef      	bls.n	80008ae <SD_disk_initialize+0xd6>
					}

					/* SDv2 (HC or SC) */
					type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80008ce:	7a3b      	ldrb	r3, [r7, #8]
 80008d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <SD_disk_initialize+0x104>
 80008d8:	230c      	movs	r3, #12
 80008da:	e000      	b.n	80008de <SD_disk_initialize+0x106>
 80008dc:	2304      	movs	r3, #4
 80008de:	73bb      	strb	r3, [r7, #14]
 80008e0:	e03e      	b.n	8000960 <SD_disk_initialize+0x188>
			}
		}
		else
		{
			/* SDC V1 or MMC */
			type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80008e2:	2100      	movs	r1, #0
 80008e4:	2077      	movs	r0, #119	; 0x77
 80008e6:	f7ff ff22 	bl	800072e <SD_SendCmd>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b01      	cmp	r3, #1
 80008ee:	d808      	bhi.n	8000902 <SD_disk_initialize+0x12a>
 80008f0:	2100      	movs	r1, #0
 80008f2:	2069      	movs	r0, #105	; 0x69
 80008f4:	f7ff ff1b 	bl	800072e <SD_SendCmd>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b01      	cmp	r3, #1
 80008fc:	d801      	bhi.n	8000902 <SD_disk_initialize+0x12a>
 80008fe:	2302      	movs	r3, #2
 8000900:	e000      	b.n	8000904 <SD_disk_initialize+0x12c>
 8000902:	2301      	movs	r3, #1
 8000904:	73bb      	strb	r3, [r7, #14]

			do
			{
				if (type == CT_SD1)
 8000906:	7bbb      	ldrb	r3, [r7, #14]
 8000908:	2b02      	cmp	r3, #2
 800090a:	d10e      	bne.n	800092a <SD_disk_initialize+0x152>
				{
					if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 800090c:	2100      	movs	r1, #0
 800090e:	2077      	movs	r0, #119	; 0x77
 8000910:	f7ff ff0d 	bl	800072e <SD_SendCmd>
 8000914:	4603      	mov	r3, r0
 8000916:	2b01      	cmp	r3, #1
 8000918:	d80e      	bhi.n	8000938 <SD_disk_initialize+0x160>
 800091a:	2100      	movs	r1, #0
 800091c:	2069      	movs	r0, #105	; 0x69
 800091e:	f7ff ff06 	bl	800072e <SD_SendCmd>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d107      	bne.n	8000938 <SD_disk_initialize+0x160>
 8000928:	e00c      	b.n	8000944 <SD_disk_initialize+0x16c>
				}
				else
				{
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800092a:	2100      	movs	r1, #0
 800092c:	2041      	movs	r0, #65	; 0x41
 800092e:	f7ff fefe 	bl	800072e <SD_SendCmd>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d004      	beq.n	8000942 <SD_disk_initialize+0x16a>
				}

			} while (Timer1);
 8000938:	4b18      	ldr	r3, [pc, #96]	; (800099c <SD_disk_initialize+0x1c4>)
 800093a:	881b      	ldrh	r3, [r3, #0]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d1e2      	bne.n	8000906 <SD_disk_initialize+0x12e>
 8000940:	e000      	b.n	8000944 <SD_disk_initialize+0x16c>
					if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8000942:	bf00      	nop

			/* SET_BLOCKLEN */
			if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8000944:	4b15      	ldr	r3, [pc, #84]	; (800099c <SD_disk_initialize+0x1c4>)
 8000946:	881b      	ldrh	r3, [r3, #0]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d007      	beq.n	800095c <SD_disk_initialize+0x184>
 800094c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000950:	2050      	movs	r0, #80	; 0x50
 8000952:	f7ff feec 	bl	800072e <SD_SendCmd>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <SD_disk_initialize+0x188>
 800095c:	2300      	movs	r3, #0
 800095e:	73bb      	strb	r3, [r7, #14]
		}
	}

	CardType = type;
 8000960:	4a0f      	ldr	r2, [pc, #60]	; (80009a0 <SD_disk_initialize+0x1c8>)
 8000962:	7bbb      	ldrb	r3, [r7, #14]
 8000964:	7013      	strb	r3, [r2, #0]

	/* Idle */
	DESELECT();
 8000966:	f7ff fd93 	bl	8000490 <DESELECT>
	SPI_RxByte();
 800096a:	f7ff fdd3 	bl	8000514 <SPI_RxByte>

	/* Clear STA_NOINIT */
	if (type)
 800096e:	7bbb      	ldrb	r3, [r7, #14]
 8000970:	2b00      	cmp	r3, #0
 8000972:	d008      	beq.n	8000986 <SD_disk_initialize+0x1ae>
	{
		Stat &= ~STA_NOINIT;
 8000974:	4b08      	ldr	r3, [pc, #32]	; (8000998 <SD_disk_initialize+0x1c0>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	b2db      	uxtb	r3, r3
 800097a:	f023 0301 	bic.w	r3, r3, #1
 800097e:	b2da      	uxtb	r2, r3
 8000980:	4b05      	ldr	r3, [pc, #20]	; (8000998 <SD_disk_initialize+0x1c0>)
 8000982:	701a      	strb	r2, [r3, #0]
 8000984:	e001      	b.n	800098a <SD_disk_initialize+0x1b2>
	}
	else
	{
		/* Initialization failed */
		SD_PowerOff();
 8000986:	f7ff fe4b 	bl	8000620 <SD_PowerOff>
	}

	return Stat;
 800098a:	4b03      	ldr	r3, [pc, #12]	; (8000998 <SD_disk_initialize+0x1c0>)
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	b2db      	uxtb	r3, r3
}
 8000990:	4618      	mov	r0, r3
 8000992:	3714      	adds	r7, #20
 8000994:	46bd      	mov	sp, r7
 8000996:	bd90      	pop	{r4, r7, pc}
 8000998:	20000000 	.word	0x20000000
 800099c:	20000346 	.word	0x20000346
 80009a0:	2000010c 	.word	0x2000010c

080009a4 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv) 
{
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;
 80009ae:	79fb      	ldrb	r3, [r7, #7]
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d001      	beq.n	80009b8 <SD_disk_status+0x14>
 80009b4:	2301      	movs	r3, #1
 80009b6:	e002      	b.n	80009be <SD_disk_status+0x1a>
	return Stat;
 80009b8:	4b03      	ldr	r3, [pc, #12]	; (80009c8 <SD_disk_status+0x24>)
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	b2db      	uxtb	r3, r3
}
 80009be:	4618      	mov	r0, r3
 80009c0:	370c      	adds	r7, #12
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bc80      	pop	{r7}
 80009c6:	4770      	bx	lr
 80009c8:	20000000 	.word	0x20000000

080009cc <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b084      	sub	sp, #16
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	60b9      	str	r1, [r7, #8]
 80009d4:	607a      	str	r2, [r7, #4]
 80009d6:	603b      	str	r3, [r7, #0]
 80009d8:	4603      	mov	r3, r0
 80009da:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 80009dc:	7bfb      	ldrb	r3, [r7, #15]
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d102      	bne.n	80009e8 <SD_disk_read+0x1c>
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d101      	bne.n	80009ec <SD_disk_read+0x20>
 80009e8:	2304      	movs	r3, #4
 80009ea:	e051      	b.n	8000a90 <SD_disk_read+0xc4>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 80009ec:	4b2a      	ldr	r3, [pc, #168]	; (8000a98 <SD_disk_read+0xcc>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	b2db      	uxtb	r3, r3
 80009f2:	f003 0301 	and.w	r3, r3, #1
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <SD_disk_read+0x32>
 80009fa:	2303      	movs	r3, #3
 80009fc:	e048      	b.n	8000a90 <SD_disk_read+0xc4>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 80009fe:	4b27      	ldr	r3, [pc, #156]	; (8000a9c <SD_disk_read+0xd0>)
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	f003 0304 	and.w	r3, r3, #4
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d102      	bne.n	8000a10 <SD_disk_read+0x44>
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	025b      	lsls	r3, r3, #9
 8000a0e:	607b      	str	r3, [r7, #4]

	SELECT();
 8000a10:	f7ff fd30 	bl	8000474 <SELECT>

	if (count == 1)
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	2b01      	cmp	r3, #1
 8000a18:	d111      	bne.n	8000a3e <SD_disk_read+0x72>
	{
		/* READ_SINGLE_BLOCK */
		if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8000a1a:	6879      	ldr	r1, [r7, #4]
 8000a1c:	2051      	movs	r0, #81	; 0x51
 8000a1e:	f7ff fe86 	bl	800072e <SD_SendCmd>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d129      	bne.n	8000a7c <SD_disk_read+0xb0>
 8000a28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a2c:	68b8      	ldr	r0, [r7, #8]
 8000a2e:	f7ff fe0d 	bl	800064c <SD_RxDataBlock>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d021      	beq.n	8000a7c <SD_disk_read+0xb0>
 8000a38:	2300      	movs	r3, #0
 8000a3a:	603b      	str	r3, [r7, #0]
 8000a3c:	e01e      	b.n	8000a7c <SD_disk_read+0xb0>
	}
	else
	{
		/* READ_MULTIPLE_BLOCK */
		if (SD_SendCmd(CMD18, sector) == 0)
 8000a3e:	6879      	ldr	r1, [r7, #4]
 8000a40:	2052      	movs	r0, #82	; 0x52
 8000a42:	f7ff fe74 	bl	800072e <SD_SendCmd>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d117      	bne.n	8000a7c <SD_disk_read+0xb0>
		{
			do {
				if (!SD_RxDataBlock(buff, 512)) break;
 8000a4c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a50:	68b8      	ldr	r0, [r7, #8]
 8000a52:	f7ff fdfb 	bl	800064c <SD_RxDataBlock>
 8000a56:	4603      	mov	r3, r0
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d00a      	beq.n	8000a72 <SD_disk_read+0xa6>
				buff += 512;
 8000a5c:	68bb      	ldr	r3, [r7, #8]
 8000a5e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000a62:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000a64:	683b      	ldr	r3, [r7, #0]
 8000a66:	3b01      	subs	r3, #1
 8000a68:	603b      	str	r3, [r7, #0]
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d1ed      	bne.n	8000a4c <SD_disk_read+0x80>
 8000a70:	e000      	b.n	8000a74 <SD_disk_read+0xa8>
				if (!SD_RxDataBlock(buff, 512)) break;
 8000a72:	bf00      	nop

			/* STOP_TRANSMISSION */
			SD_SendCmd(CMD12, 0);
 8000a74:	2100      	movs	r1, #0
 8000a76:	204c      	movs	r0, #76	; 0x4c
 8000a78:	f7ff fe59 	bl	800072e <SD_SendCmd>
		}
	}

	/* Idle */
	DESELECT();
 8000a7c:	f7ff fd08 	bl	8000490 <DESELECT>
	SPI_RxByte();
 8000a80:	f7ff fd48 	bl	8000514 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	bf14      	ite	ne
 8000a8a:	2301      	movne	r3, #1
 8000a8c:	2300      	moveq	r3, #0
 8000a8e:	b2db      	uxtb	r3, r3
}
 8000a90:	4618      	mov	r0, r3
 8000a92:	3710      	adds	r7, #16
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	20000000 	.word	0x20000000
 8000a9c:	2000010c 	.word	0x2000010c

08000aa0 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b084      	sub	sp, #16
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	60b9      	str	r1, [r7, #8]
 8000aa8:	607a      	str	r2, [r7, #4]
 8000aaa:	603b      	str	r3, [r7, #0]
 8000aac:	4603      	mov	r3, r0
 8000aae:	73fb      	strb	r3, [r7, #15]
	/* pdrv should be 0 */
	if (pdrv || !count) return RES_PARERR;
 8000ab0:	7bfb      	ldrb	r3, [r7, #15]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d102      	bne.n	8000abc <SD_disk_write+0x1c>
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d101      	bne.n	8000ac0 <SD_disk_write+0x20>
 8000abc:	2304      	movs	r3, #4
 8000abe:	e06b      	b.n	8000b98 <SD_disk_write+0xf8>

	/* no disk */
	if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000ac0:	4b37      	ldr	r3, [pc, #220]	; (8000ba0 <SD_disk_write+0x100>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	f003 0301 	and.w	r3, r3, #1
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <SD_disk_write+0x32>
 8000ace:	2303      	movs	r3, #3
 8000ad0:	e062      	b.n	8000b98 <SD_disk_write+0xf8>

	/* write protection */
	if (Stat & STA_PROTECT) return RES_WRPRT;
 8000ad2:	4b33      	ldr	r3, [pc, #204]	; (8000ba0 <SD_disk_write+0x100>)
 8000ad4:	781b      	ldrb	r3, [r3, #0]
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	f003 0304 	and.w	r3, r3, #4
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <SD_disk_write+0x44>
 8000ae0:	2302      	movs	r3, #2
 8000ae2:	e059      	b.n	8000b98 <SD_disk_write+0xf8>

	/* convert to byte address */
	if (!(CardType & CT_SD2)) sector *= 512;
 8000ae4:	4b2f      	ldr	r3, [pc, #188]	; (8000ba4 <SD_disk_write+0x104>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	f003 0304 	and.w	r3, r3, #4
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d102      	bne.n	8000af6 <SD_disk_write+0x56>
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	025b      	lsls	r3, r3, #9
 8000af4:	607b      	str	r3, [r7, #4]

	SELECT();
 8000af6:	f7ff fcbd 	bl	8000474 <SELECT>

	if (count == 1)
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	2b01      	cmp	r3, #1
 8000afe:	d110      	bne.n	8000b22 <SD_disk_write+0x82>
	{
		/* WRITE_BLOCK */
		if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8000b00:	6879      	ldr	r1, [r7, #4]
 8000b02:	2058      	movs	r0, #88	; 0x58
 8000b04:	f7ff fe13 	bl	800072e <SD_SendCmd>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d13a      	bne.n	8000b84 <SD_disk_write+0xe4>
 8000b0e:	21fe      	movs	r1, #254	; 0xfe
 8000b10:	68b8      	ldr	r0, [r7, #8]
 8000b12:	f7ff fdc9 	bl	80006a8 <SD_TxDataBlock>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d033      	beq.n	8000b84 <SD_disk_write+0xe4>
			count = 0;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	603b      	str	r3, [r7, #0]
 8000b20:	e030      	b.n	8000b84 <SD_disk_write+0xe4>
	}
	else
	{
		/* WRITE_MULTIPLE_BLOCK */
		if (CardType & CT_SD1)
 8000b22:	4b20      	ldr	r3, [pc, #128]	; (8000ba4 <SD_disk_write+0x104>)
 8000b24:	781b      	ldrb	r3, [r3, #0]
 8000b26:	f003 0302 	and.w	r3, r3, #2
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d007      	beq.n	8000b3e <SD_disk_write+0x9e>
		{
			SD_SendCmd(CMD55, 0);
 8000b2e:	2100      	movs	r1, #0
 8000b30:	2077      	movs	r0, #119	; 0x77
 8000b32:	f7ff fdfc 	bl	800072e <SD_SendCmd>
			SD_SendCmd(CMD23, count); /* ACMD23 */
 8000b36:	6839      	ldr	r1, [r7, #0]
 8000b38:	2057      	movs	r0, #87	; 0x57
 8000b3a:	f7ff fdf8 	bl	800072e <SD_SendCmd>
		}

		if (SD_SendCmd(CMD25, sector) == 0)
 8000b3e:	6879      	ldr	r1, [r7, #4]
 8000b40:	2059      	movs	r0, #89	; 0x59
 8000b42:	f7ff fdf4 	bl	800072e <SD_SendCmd>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d11b      	bne.n	8000b84 <SD_disk_write+0xe4>
		{
			do {
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000b4c:	21fc      	movs	r1, #252	; 0xfc
 8000b4e:	68b8      	ldr	r0, [r7, #8]
 8000b50:	f7ff fdaa 	bl	80006a8 <SD_TxDataBlock>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d00a      	beq.n	8000b70 <SD_disk_write+0xd0>
				buff += 512;
 8000b5a:	68bb      	ldr	r3, [r7, #8]
 8000b5c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8000b60:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	3b01      	subs	r3, #1
 8000b66:	603b      	str	r3, [r7, #0]
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d1ee      	bne.n	8000b4c <SD_disk_write+0xac>
 8000b6e:	e000      	b.n	8000b72 <SD_disk_write+0xd2>
				if(!SD_TxDataBlock(buff, 0xFC)) break;
 8000b70:	bf00      	nop

			/* STOP_TRAN token */
			if(!SD_TxDataBlock(0, 0xFD))
 8000b72:	21fd      	movs	r1, #253	; 0xfd
 8000b74:	2000      	movs	r0, #0
 8000b76:	f7ff fd97 	bl	80006a8 <SD_TxDataBlock>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d101      	bne.n	8000b84 <SD_disk_write+0xe4>
			{
				count = 1;
 8000b80:	2301      	movs	r3, #1
 8000b82:	603b      	str	r3, [r7, #0]
			}
		}
	}

	/* Idle */
	DESELECT();
 8000b84:	f7ff fc84 	bl	8000490 <DESELECT>
	SPI_RxByte();
 8000b88:	f7ff fcc4 	bl	8000514 <SPI_RxByte>

	return count ? RES_ERROR : RES_OK;
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	bf14      	ite	ne
 8000b92:	2301      	movne	r3, #1
 8000b94:	2300      	moveq	r3, #0
 8000b96:	b2db      	uxtb	r3, r3
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	3710      	adds	r7, #16
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	20000000 	.word	0x20000000
 8000ba4:	2000010c 	.word	0x2000010c

08000ba8 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 8000ba8:	b590      	push	{r4, r7, lr}
 8000baa:	b08b      	sub	sp, #44	; 0x2c
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	603a      	str	r2, [r7, #0]
 8000bb2:	71fb      	strb	r3, [r7, #7]
 8000bb4:	460b      	mov	r3, r1
 8000bb6:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	uint8_t n, csd[16], *ptr = buff;
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	623b      	str	r3, [r7, #32]
	WORD csize;

	/* pdrv should be 0 */
	if (drv) return RES_PARERR;
 8000bbc:	79fb      	ldrb	r3, [r7, #7]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <SD_disk_ioctl+0x1e>
 8000bc2:	2304      	movs	r3, #4
 8000bc4:	e115      	b.n	8000df2 <SD_disk_ioctl+0x24a>
	res = RES_ERROR;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (ctrl == CTRL_POWER)
 8000bcc:	79bb      	ldrb	r3, [r7, #6]
 8000bce:	2b05      	cmp	r3, #5
 8000bd0:	d124      	bne.n	8000c1c <SD_disk_ioctl+0x74>
	{
		switch (*ptr)
 8000bd2:	6a3b      	ldr	r3, [r7, #32]
 8000bd4:	781b      	ldrb	r3, [r3, #0]
 8000bd6:	2b02      	cmp	r3, #2
 8000bd8:	d012      	beq.n	8000c00 <SD_disk_ioctl+0x58>
 8000bda:	2b02      	cmp	r3, #2
 8000bdc:	dc1a      	bgt.n	8000c14 <SD_disk_ioctl+0x6c>
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d002      	beq.n	8000be8 <SD_disk_ioctl+0x40>
 8000be2:	2b01      	cmp	r3, #1
 8000be4:	d006      	beq.n	8000bf4 <SD_disk_ioctl+0x4c>
 8000be6:	e015      	b.n	8000c14 <SD_disk_ioctl+0x6c>
		{
		case 0:
			SD_PowerOff();		/* Power Off */
 8000be8:	f7ff fd1a 	bl	8000620 <SD_PowerOff>
			res = RES_OK;
 8000bec:	2300      	movs	r3, #0
 8000bee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000bf2:	e0fc      	b.n	8000dee <SD_disk_ioctl+0x246>
		case 1:
			SD_PowerOn();		/* Power On */
 8000bf4:	f7ff fcd2 	bl	800059c <SD_PowerOn>
			res = RES_OK;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000bfe:	e0f6      	b.n	8000dee <SD_disk_ioctl+0x246>
		case 2:
			*(ptr + 1) = SD_CheckPower();
 8000c00:	6a3b      	ldr	r3, [r7, #32]
 8000c02:	1c5c      	adds	r4, r3, #1
 8000c04:	f7ff fd18 	bl	8000638 <SD_CheckPower>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	7023      	strb	r3, [r4, #0]
			res = RES_OK;		/* Power Check */
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000c12:	e0ec      	b.n	8000dee <SD_disk_ioctl+0x246>
		default:
			res = RES_PARERR;
 8000c14:	2304      	movs	r3, #4
 8000c16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000c1a:	e0e8      	b.n	8000dee <SD_disk_ioctl+0x246>
		}
	}
	else
	{
		/* no disk */
		if (Stat & STA_NOINIT) return RES_NOTRDY;
 8000c1c:	4b77      	ldr	r3, [pc, #476]	; (8000dfc <SD_disk_ioctl+0x254>)
 8000c1e:	781b      	ldrb	r3, [r3, #0]
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	f003 0301 	and.w	r3, r3, #1
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d001      	beq.n	8000c2e <SD_disk_ioctl+0x86>
 8000c2a:	2303      	movs	r3, #3
 8000c2c:	e0e1      	b.n	8000df2 <SD_disk_ioctl+0x24a>

		SELECT();
 8000c2e:	f7ff fc21 	bl	8000474 <SELECT>

		switch (ctrl)
 8000c32:	79bb      	ldrb	r3, [r7, #6]
 8000c34:	2b0d      	cmp	r3, #13
 8000c36:	f200 80cb 	bhi.w	8000dd0 <SD_disk_ioctl+0x228>
 8000c3a:	a201      	add	r2, pc, #4	; (adr r2, 8000c40 <SD_disk_ioctl+0x98>)
 8000c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c40:	08000d3b 	.word	0x08000d3b
 8000c44:	08000c79 	.word	0x08000c79
 8000c48:	08000d2b 	.word	0x08000d2b
 8000c4c:	08000dd1 	.word	0x08000dd1
 8000c50:	08000dd1 	.word	0x08000dd1
 8000c54:	08000dd1 	.word	0x08000dd1
 8000c58:	08000dd1 	.word	0x08000dd1
 8000c5c:	08000dd1 	.word	0x08000dd1
 8000c60:	08000dd1 	.word	0x08000dd1
 8000c64:	08000dd1 	.word	0x08000dd1
 8000c68:	08000dd1 	.word	0x08000dd1
 8000c6c:	08000d4d 	.word	0x08000d4d
 8000c70:	08000d71 	.word	0x08000d71
 8000c74:	08000d95 	.word	0x08000d95
		{
		case GET_SECTOR_COUNT:
			/* SEND_CSD */
			if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8000c78:	2100      	movs	r1, #0
 8000c7a:	2049      	movs	r0, #73	; 0x49
 8000c7c:	f7ff fd57 	bl	800072e <SD_SendCmd>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f040 80a8 	bne.w	8000dd8 <SD_disk_ioctl+0x230>
 8000c88:	f107 030c 	add.w	r3, r7, #12
 8000c8c:	2110      	movs	r1, #16
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f7ff fcdc 	bl	800064c <SD_RxDataBlock>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	f000 809e 	beq.w	8000dd8 <SD_disk_ioctl+0x230>
			{
				if ((csd[0] >> 6) == 1)
 8000c9c:	7b3b      	ldrb	r3, [r7, #12]
 8000c9e:	099b      	lsrs	r3, r3, #6
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	2b01      	cmp	r3, #1
 8000ca4:	d10e      	bne.n	8000cc4 <SD_disk_ioctl+0x11c>
				{
					/* SDC V2 */
					csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8000ca6:	7d7b      	ldrb	r3, [r7, #21]
 8000ca8:	b29a      	uxth	r2, r3
 8000caa:	7d3b      	ldrb	r3, [r7, #20]
 8000cac:	b29b      	uxth	r3, r3
 8000cae:	021b      	lsls	r3, r3, #8
 8000cb0:	b29b      	uxth	r3, r3
 8000cb2:	4413      	add	r3, r2
 8000cb4:	b29b      	uxth	r3, r3
 8000cb6:	3301      	adds	r3, #1
 8000cb8:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << 10;
 8000cba:	8bfb      	ldrh	r3, [r7, #30]
 8000cbc:	029a      	lsls	r2, r3, #10
 8000cbe:	683b      	ldr	r3, [r7, #0]
 8000cc0:	601a      	str	r2, [r3, #0]
 8000cc2:	e02e      	b.n	8000d22 <SD_disk_ioctl+0x17a>
				}
				else
				{
					/* MMC or SDC V1 */
					n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8000cc4:	7c7b      	ldrb	r3, [r7, #17]
 8000cc6:	f003 030f 	and.w	r3, r3, #15
 8000cca:	b2da      	uxtb	r2, r3
 8000ccc:	7dbb      	ldrb	r3, [r7, #22]
 8000cce:	09db      	lsrs	r3, r3, #7
 8000cd0:	b2db      	uxtb	r3, r3
 8000cd2:	4413      	add	r3, r2
 8000cd4:	b2da      	uxtb	r2, r3
 8000cd6:	7d7b      	ldrb	r3, [r7, #21]
 8000cd8:	005b      	lsls	r3, r3, #1
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	f003 0306 	and.w	r3, r3, #6
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	4413      	add	r3, r2
 8000ce4:	b2db      	uxtb	r3, r3
 8000ce6:	3302      	adds	r3, #2
 8000ce8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
					csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8000cec:	7d3b      	ldrb	r3, [r7, #20]
 8000cee:	099b      	lsrs	r3, r3, #6
 8000cf0:	b2db      	uxtb	r3, r3
 8000cf2:	b29a      	uxth	r2, r3
 8000cf4:	7cfb      	ldrb	r3, [r7, #19]
 8000cf6:	b29b      	uxth	r3, r3
 8000cf8:	009b      	lsls	r3, r3, #2
 8000cfa:	b29b      	uxth	r3, r3
 8000cfc:	4413      	add	r3, r2
 8000cfe:	b29a      	uxth	r2, r3
 8000d00:	7cbb      	ldrb	r3, [r7, #18]
 8000d02:	029b      	lsls	r3, r3, #10
 8000d04:	b29b      	uxth	r3, r3
 8000d06:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000d0a:	b29b      	uxth	r3, r3
 8000d0c:	4413      	add	r3, r2
 8000d0e:	b29b      	uxth	r3, r3
 8000d10:	3301      	adds	r3, #1
 8000d12:	83fb      	strh	r3, [r7, #30]
					*(DWORD*) buff = (DWORD) csize << (n - 9);
 8000d14:	8bfa      	ldrh	r2, [r7, #30]
 8000d16:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000d1a:	3b09      	subs	r3, #9
 8000d1c:	409a      	lsls	r2, r3
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	601a      	str	r2, [r3, #0]
				}
				res = RES_OK;
 8000d22:	2300      	movs	r3, #0
 8000d24:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			break;
 8000d28:	e056      	b.n	8000dd8 <SD_disk_ioctl+0x230>
		case GET_SECTOR_SIZE:
			*(WORD*) buff = 512;
 8000d2a:	683b      	ldr	r3, [r7, #0]
 8000d2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d30:	801a      	strh	r2, [r3, #0]
			res = RES_OK;
 8000d32:	2300      	movs	r3, #0
 8000d34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000d38:	e055      	b.n	8000de6 <SD_disk_ioctl+0x23e>
		case CTRL_SYNC:
			if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8000d3a:	f7ff fc15 	bl	8000568 <SD_ReadyWait>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2bff      	cmp	r3, #255	; 0xff
 8000d42:	d14b      	bne.n	8000ddc <SD_disk_ioctl+0x234>
 8000d44:	2300      	movs	r3, #0
 8000d46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000d4a:	e047      	b.n	8000ddc <SD_disk_ioctl+0x234>
		case MMC_GET_CSD:
			/* SEND_CSD */
			if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	2049      	movs	r0, #73	; 0x49
 8000d50:	f7ff fced 	bl	800072e <SD_SendCmd>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d142      	bne.n	8000de0 <SD_disk_ioctl+0x238>
 8000d5a:	2110      	movs	r1, #16
 8000d5c:	6a38      	ldr	r0, [r7, #32]
 8000d5e:	f7ff fc75 	bl	800064c <SD_RxDataBlock>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d03b      	beq.n	8000de0 <SD_disk_ioctl+0x238>
 8000d68:	2300      	movs	r3, #0
 8000d6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000d6e:	e037      	b.n	8000de0 <SD_disk_ioctl+0x238>
		case MMC_GET_CID:
			/* SEND_CID */
			if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8000d70:	2100      	movs	r1, #0
 8000d72:	204a      	movs	r0, #74	; 0x4a
 8000d74:	f7ff fcdb 	bl	800072e <SD_SendCmd>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d132      	bne.n	8000de4 <SD_disk_ioctl+0x23c>
 8000d7e:	2110      	movs	r1, #16
 8000d80:	6a38      	ldr	r0, [r7, #32]
 8000d82:	f7ff fc63 	bl	800064c <SD_RxDataBlock>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d02b      	beq.n	8000de4 <SD_disk_ioctl+0x23c>
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			break;
 8000d92:	e027      	b.n	8000de4 <SD_disk_ioctl+0x23c>
		case MMC_GET_OCR:
			/* READ_OCR */
			if (SD_SendCmd(CMD58, 0) == 0)
 8000d94:	2100      	movs	r1, #0
 8000d96:	207a      	movs	r0, #122	; 0x7a
 8000d98:	f7ff fcc9 	bl	800072e <SD_SendCmd>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d116      	bne.n	8000dd0 <SD_disk_ioctl+0x228>
			{
				for (n = 0; n < 4; n++)
 8000da2:	2300      	movs	r3, #0
 8000da4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000da8:	e00b      	b.n	8000dc2 <SD_disk_ioctl+0x21a>
				{
					*ptr++ = SPI_RxByte();
 8000daa:	6a3c      	ldr	r4, [r7, #32]
 8000dac:	1c63      	adds	r3, r4, #1
 8000dae:	623b      	str	r3, [r7, #32]
 8000db0:	f7ff fbb0 	bl	8000514 <SPI_RxByte>
 8000db4:	4603      	mov	r3, r0
 8000db6:	7023      	strb	r3, [r4, #0]
				for (n = 0; n < 4; n++)
 8000db8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000dbc:	3301      	adds	r3, #1
 8000dbe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8000dc2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000dc6:	2b03      	cmp	r3, #3
 8000dc8:	d9ef      	bls.n	8000daa <SD_disk_ioctl+0x202>
				}
				res = RES_OK;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
		default:
			res = RES_PARERR;
 8000dd0:	2304      	movs	r3, #4
 8000dd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000dd6:	e006      	b.n	8000de6 <SD_disk_ioctl+0x23e>
			break;
 8000dd8:	bf00      	nop
 8000dda:	e004      	b.n	8000de6 <SD_disk_ioctl+0x23e>
			break;
 8000ddc:	bf00      	nop
 8000dde:	e002      	b.n	8000de6 <SD_disk_ioctl+0x23e>
			break;
 8000de0:	bf00      	nop
 8000de2:	e000      	b.n	8000de6 <SD_disk_ioctl+0x23e>
			break;
 8000de4:	bf00      	nop
		}

		DESELECT();
 8000de6:	f7ff fb53 	bl	8000490 <DESELECT>
		SPI_RxByte();
 8000dea:	f7ff fb93 	bl	8000514 <SPI_RxByte>
	}

	return res;
 8000dee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	372c      	adds	r7, #44	; 0x2c
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd90      	pop	{r4, r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	20000000 	.word	0x20000000

08000e00 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b0a6      	sub	sp, #152	; 0x98
 8000e04:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e06:	f000 ff72 	bl	8001cee <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e0a:	f000 f875 	bl	8000ef8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */
    // ITM_Port32(31) = 1;
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e0e:	f000 fa47 	bl	80012a0 <MX_GPIO_Init>
  MX_ADC_Init();
 8000e12:	f000 f8d7 	bl	8000fc4 <MX_ADC_Init>
  MX_I2C1_Init();
 8000e16:	f000 f92d 	bl	8001074 <MX_I2C1_Init>
  MX_SPI2_Init();
 8000e1a:	f000 f9e1 	bl	80011e0 <MX_SPI2_Init>
  MX_USART3_UART_Init();
 8000e1e:	f000 fa15 	bl	800124c <MX_USART3_UART_Init>
  MX_FATFS_Init();
 8000e22:	f006 f989 	bl	8007138 <MX_FATFS_Init>
  MX_RTC_Init();
 8000e26:	f000 f953 	bl	80010d0 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

  muxInit();
 8000e2a:	f000 fb51 	bl	80014d0 <muxInit>


    int pressure_data[NUM_NODES] = {0};
 8000e2e:	1d3b      	adds	r3, r7, #4
 8000e30:	2290      	movs	r2, #144	; 0x90
 8000e32:	2100      	movs	r1, #0
 8000e34:	4618      	mov	r0, r3
 8000e36:	f009 fe1b 	bl	800aa70 <memset>
//
//    /* Mount the SD card */
    fr = f_mount(&fs, "", 0);
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	492a      	ldr	r1, [pc, #168]	; (8000ee8 <main+0xe8>)
 8000e3e:	482b      	ldr	r0, [pc, #172]	; (8000eec <main+0xec>)
 8000e40:	f008 fbb4 	bl	80095ac <f_mount>
 8000e44:	4603      	mov	r3, r0
 8000e46:	461a      	mov	r2, r3
 8000e48:	4b29      	ldr	r3, [pc, #164]	; (8000ef0 <main+0xf0>)
 8000e4a:	701a      	strb	r2, [r3, #0]
//  /* USER CODE BEGIN WHILE */
//
//    uint16_t start_time = HAL_GetTick();


    int cycle_cnt = 0;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

    while (HAL_GPIO_ReadPin(BTN_TEST_GPIO_Port, BTN_TEST_Pin) == GPIO_PIN_SET){}
 8000e52:	bf00      	nop
 8000e54:	2140      	movs	r1, #64	; 0x40
 8000e56:	4827      	ldr	r0, [pc, #156]	; (8000ef4 <main+0xf4>)
 8000e58:	f001 ff4e 	bl	8002cf8 <HAL_GPIO_ReadPin>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d0f8      	beq.n	8000e54 <main+0x54>
    HAL_GPIO_WritePin(GPIOC, GPIO_RGB_R_Pin, GPIO_PIN_SET);
 8000e62:	2201      	movs	r2, #1
 8000e64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e68:	4822      	ldr	r0, [pc, #136]	; (8000ef4 <main+0xf4>)
 8000e6a:	f001 ff5c 	bl	8002d26 <HAL_GPIO_WritePin>
    while (1)
    {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    	samplePrototypeMat(0, 0, pressure_data);
 8000e6e:	1d3b      	adds	r3, r7, #4
 8000e70:	461a      	mov	r2, r3
 8000e72:	2100      	movs	r1, #0
 8000e74:	2000      	movs	r0, #0
 8000e76:	f000 fca1 	bl	80017bc <samplePrototypeMat>
    	HAL_Delay(500);
 8000e7a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e7e:	f000 ffa5 	bl	8001dcc <HAL_Delay>

//      /* Sample all nodes on mat */
//      sampleMat(pressure_data, sizeof(pressure_data)/sizeof(*pressure_data));
//
//      /* Write to SD card */
      logData2SDCard(pressure_data, sizeof(pressure_data)/sizeof(*pressure_data));
 8000e82:	1d3b      	adds	r3, r7, #4
 8000e84:	2124      	movs	r1, #36	; 0x24
 8000e86:	4618      	mov	r0, r3
 8000e88:	f000 faca 	bl	8001420 <logData2SDCard>
  	  HAL_Delay(500);
 8000e8c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000e90:	f000 ff9c 	bl	8001dcc <HAL_Delay>

      //
//
//      // TODO: Check timer. If pass 2 minutes, open SD card file, read data and write to UART
      if (cycle_cnt >= 15) {
 8000e94:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000e98:	2b0e      	cmp	r3, #14
 8000e9a:	dd1f      	ble.n	8000edc <main+0xdc>
  		HAL_GPIO_WritePin(GPIOC, GPIO_RGB_R_Pin, GPIO_PIN_RESET);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ea2:	4814      	ldr	r0, [pc, #80]	; (8000ef4 <main+0xf4>)
 8000ea4:	f001 ff3f 	bl	8002d26 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_RGB_B_Pin, GPIO_PIN_SET);
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	2180      	movs	r1, #128	; 0x80
 8000eac:	4811      	ldr	r0, [pc, #68]	; (8000ef4 <main+0xf4>)
 8000eae:	f001 ff3a 	bl	8002d26 <HAL_GPIO_WritePin>
		HAL_Delay(3000);
 8000eb2:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000eb6:	f000 ff89 	bl	8001dcc <HAL_Delay>
		HAL_GPIO_WritePin(GPIOC, GPIO_RGB_B_Pin, GPIO_PIN_RESET);
 8000eba:	2200      	movs	r2, #0
 8000ebc:	2180      	movs	r1, #128	; 0x80
 8000ebe:	480d      	ldr	r0, [pc, #52]	; (8000ef4 <main+0xf4>)
 8000ec0:	f001 ff31 	bl	8002d26 <HAL_GPIO_WritePin>
//
//		// Read SD card and send data to ESP8266 via UART
////		readSDCardSendUART();
//
//	    /* Unmount the default drive */
		fr = f_mount(0, "", 0);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	4908      	ldr	r1, [pc, #32]	; (8000ee8 <main+0xe8>)
 8000ec8:	2000      	movs	r0, #0
 8000eca:	f008 fb6f 	bl	80095ac <f_mount>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	461a      	mov	r2, r3
 8000ed2:	4b07      	ldr	r3, [pc, #28]	; (8000ef0 <main+0xf0>)
 8000ed4:	701a      	strb	r2, [r3, #0]
////	    free(fs);                              /* Here the work area can be discarded */
//
//
	    exit(0);
 8000ed6:	2000      	movs	r0, #0
 8000ed8:	f009 fd92 	bl	800aa00 <exit>
      }

      cycle_cnt++;
 8000edc:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    	samplePrototypeMat(0, 0, pressure_data);
 8000ee6:	e7c2      	b.n	8000e6e <main+0x6e>
 8000ee8:	0800aa98 	.word	0x0800aa98
 8000eec:	200003e8 	.word	0x200003e8
 8000ef0:	20001500 	.word	0x20001500
 8000ef4:	40020800 	.word	0x40020800

08000ef8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b096      	sub	sp, #88	; 0x58
 8000efc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000efe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f02:	2234      	movs	r2, #52	; 0x34
 8000f04:	2100      	movs	r1, #0
 8000f06:	4618      	mov	r0, r3
 8000f08:	f009 fdb2 	bl	800aa70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f0c:	f107 0310 	add.w	r3, r7, #16
 8000f10:	2200      	movs	r2, #0
 8000f12:	601a      	str	r2, [r3, #0]
 8000f14:	605a      	str	r2, [r3, #4]
 8000f16:	609a      	str	r2, [r3, #8]
 8000f18:	60da      	str	r2, [r3, #12]
 8000f1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f1c:	1d3b      	adds	r3, r7, #4
 8000f1e:	2200      	movs	r2, #0
 8000f20:	601a      	str	r2, [r3, #0]
 8000f22:	605a      	str	r2, [r3, #4]
 8000f24:	609a      	str	r2, [r3, #8]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f26:	4b26      	ldr	r3, [pc, #152]	; (8000fc0 <SystemClock_Config+0xc8>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000f2e:	4a24      	ldr	r2, [pc, #144]	; (8000fc0 <SystemClock_Config+0xc8>)
 8000f30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000f34:	6013      	str	r3, [r2, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8000f36:	230b      	movs	r3, #11
 8000f38:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f42:	2310      	movs	r3, #16
 8000f44:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000f46:	2301      	movs	r3, #1
 8000f48:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f4a:	2302      	movs	r3, #2
 8000f4c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f4e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f52:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL3;
 8000f54:	2300      	movs	r3, #0
 8000f56:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV2;
 8000f58:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f5c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f62:	4618      	mov	r0, r3
 8000f64:	f003 fcfe 	bl	8004964 <HAL_RCC_OscConfig>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000f6e:	f000 fc7d 	bl	800186c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f72:	230f      	movs	r3, #15
 8000f74:	613b      	str	r3, [r7, #16]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f76:	2303      	movs	r3, #3
 8000f78:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f82:	2300      	movs	r3, #0
 8000f84:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000f86:	f107 0310 	add.w	r3, r7, #16
 8000f8a:	2101      	movs	r1, #1
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f004 f819 	bl	8004fc4 <HAL_RCC_ClockConfig>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d001      	beq.n	8000f9c <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000f98:	f000 fc68 	bl	800186c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000fa0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000fa4:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fa6:	1d3b      	adds	r3, r7, #4
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f004 fa77 	bl	800549c <HAL_RCCEx_PeriphCLKConfig>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000fb4:	f000 fc5a 	bl	800186c <Error_Handler>
  }
}
 8000fb8:	bf00      	nop
 8000fba:	3758      	adds	r7, #88	; 0x58
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	40007000 	.word	0x40007000

08000fc4 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b084      	sub	sp, #16
 8000fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */
  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fca:	1d3b      	adds	r3, r7, #4
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN ADC_Init 1 */
  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000fd4:	4b25      	ldr	r3, [pc, #148]	; (800106c <MX_ADC_Init+0xa8>)
 8000fd6:	4a26      	ldr	r2, [pc, #152]	; (8001070 <MX_ADC_Init+0xac>)
 8000fd8:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000fda:	4b24      	ldr	r3, [pc, #144]	; (800106c <MX_ADC_Init+0xa8>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000fe0:	4b22      	ldr	r3, [pc, #136]	; (800106c <MX_ADC_Init+0xa8>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fe6:	4b21      	ldr	r3, [pc, #132]	; (800106c <MX_ADC_Init+0xa8>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000fec:	4b1f      	ldr	r3, [pc, #124]	; (800106c <MX_ADC_Init+0xa8>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000ff2:	4b1e      	ldr	r3, [pc, #120]	; (800106c <MX_ADC_Init+0xa8>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8000ff8:	4b1c      	ldr	r3, [pc, #112]	; (800106c <MX_ADC_Init+0xa8>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 8000ffe:	4b1b      	ldr	r3, [pc, #108]	; (800106c <MX_ADC_Init+0xa8>)
 8001000:	2200      	movs	r2, #0
 8001002:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 8001004:	4b19      	ldr	r3, [pc, #100]	; (800106c <MX_ADC_Init+0xa8>)
 8001006:	2200      	movs	r2, #0
 8001008:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 800100a:	4b18      	ldr	r3, [pc, #96]	; (800106c <MX_ADC_Init+0xa8>)
 800100c:	2200      	movs	r2, #0
 800100e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 1;
 8001012:	4b16      	ldr	r3, [pc, #88]	; (800106c <MX_ADC_Init+0xa8>)
 8001014:	2201      	movs	r2, #1
 8001016:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001018:	4b14      	ldr	r3, [pc, #80]	; (800106c <MX_ADC_Init+0xa8>)
 800101a:	2200      	movs	r2, #0
 800101c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001020:	4b12      	ldr	r3, [pc, #72]	; (800106c <MX_ADC_Init+0xa8>)
 8001022:	2210      	movs	r2, #16
 8001024:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001026:	4b11      	ldr	r3, [pc, #68]	; (800106c <MX_ADC_Init+0xa8>)
 8001028:	2200      	movs	r2, #0
 800102a:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 800102c:	4b0f      	ldr	r3, [pc, #60]	; (800106c <MX_ADC_Init+0xa8>)
 800102e:	2200      	movs	r2, #0
 8001030:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001034:	480d      	ldr	r0, [pc, #52]	; (800106c <MX_ADC_Init+0xa8>)
 8001036:	f000 feeb 	bl	8001e10 <HAL_ADC_Init>
 800103a:	4603      	mov	r3, r0
 800103c:	2b00      	cmp	r3, #0
 800103e:	d001      	beq.n	8001044 <MX_ADC_Init+0x80>
  {
    Error_Handler();
 8001040:	f000 fc14 	bl	800186c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001044:	2309      	movs	r3, #9
 8001046:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001048:	2301      	movs	r3, #1
 800104a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_48CYCLES;
 800104c:	2304      	movs	r3, #4
 800104e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001050:	1d3b      	adds	r3, r7, #4
 8001052:	4619      	mov	r1, r3
 8001054:	4805      	ldr	r0, [pc, #20]	; (800106c <MX_ADC_Init+0xa8>)
 8001056:	f001 f949 	bl	80022ec <HAL_ADC_ConfigChannel>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <MX_ADC_Init+0xa0>
  {
    Error_Handler();
 8001060:	f000 fc04 	bl	800186c <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */
  /* USER CODE END ADC_Init 2 */

}
 8001064:	bf00      	nop
 8001066:	3710      	adds	r7, #16
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	20001528 	.word	0x20001528
 8001070:	40012400 	.word	0x40012400

08001074 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001078:	4b12      	ldr	r3, [pc, #72]	; (80010c4 <MX_I2C1_Init+0x50>)
 800107a:	4a13      	ldr	r2, [pc, #76]	; (80010c8 <MX_I2C1_Init+0x54>)
 800107c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800107e:	4b11      	ldr	r3, [pc, #68]	; (80010c4 <MX_I2C1_Init+0x50>)
 8001080:	4a12      	ldr	r2, [pc, #72]	; (80010cc <MX_I2C1_Init+0x58>)
 8001082:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001084:	4b0f      	ldr	r3, [pc, #60]	; (80010c4 <MX_I2C1_Init+0x50>)
 8001086:	2200      	movs	r2, #0
 8001088:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800108a:	4b0e      	ldr	r3, [pc, #56]	; (80010c4 <MX_I2C1_Init+0x50>)
 800108c:	2200      	movs	r2, #0
 800108e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001090:	4b0c      	ldr	r3, [pc, #48]	; (80010c4 <MX_I2C1_Init+0x50>)
 8001092:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001096:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001098:	4b0a      	ldr	r3, [pc, #40]	; (80010c4 <MX_I2C1_Init+0x50>)
 800109a:	2200      	movs	r2, #0
 800109c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800109e:	4b09      	ldr	r3, [pc, #36]	; (80010c4 <MX_I2C1_Init+0x50>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010a4:	4b07      	ldr	r3, [pc, #28]	; (80010c4 <MX_I2C1_Init+0x50>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010aa:	4b06      	ldr	r3, [pc, #24]	; (80010c4 <MX_I2C1_Init+0x50>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010b0:	4804      	ldr	r0, [pc, #16]	; (80010c4 <MX_I2C1_Init+0x50>)
 80010b2:	f001 fe51 	bl	8002d58 <HAL_I2C_Init>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010bc:	f000 fbd6 	bl	800186c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  /* USER CODE END I2C1_Init 2 */

}
 80010c0:	bf00      	nop
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	20001420 	.word	0x20001420
 80010c8:	40005400 	.word	0x40005400
 80010cc:	000186a0 	.word	0x000186a0

080010d0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b08c      	sub	sp, #48	; 0x30
 80010d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80010d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010da:	2200      	movs	r2, #0
 80010dc:	601a      	str	r2, [r3, #0]
 80010de:	605a      	str	r2, [r3, #4]
 80010e0:	609a      	str	r2, [r3, #8]
  RTC_DateTypeDef sDate = {0};
 80010e2:	2300      	movs	r3, #0
 80010e4:	623b      	str	r3, [r7, #32]
  RTC_AlarmTypeDef sAlarm = {0};
 80010e6:	1d3b      	adds	r3, r7, #4
 80010e8:	2200      	movs	r2, #0
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	605a      	str	r2, [r3, #4]
 80010ee:	609a      	str	r2, [r3, #8]
 80010f0:	60da      	str	r2, [r3, #12]
 80010f2:	611a      	str	r2, [r3, #16]
 80010f4:	615a      	str	r2, [r3, #20]
 80010f6:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80010f8:	4b37      	ldr	r3, [pc, #220]	; (80011d8 <MX_RTC_Init+0x108>)
 80010fa:	4a38      	ldr	r2, [pc, #224]	; (80011dc <MX_RTC_Init+0x10c>)
 80010fc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80010fe:	4b36      	ldr	r3, [pc, #216]	; (80011d8 <MX_RTC_Init+0x108>)
 8001100:	2200      	movs	r2, #0
 8001102:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001104:	4b34      	ldr	r3, [pc, #208]	; (80011d8 <MX_RTC_Init+0x108>)
 8001106:	227f      	movs	r2, #127	; 0x7f
 8001108:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800110a:	4b33      	ldr	r3, [pc, #204]	; (80011d8 <MX_RTC_Init+0x108>)
 800110c:	22ff      	movs	r2, #255	; 0xff
 800110e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001110:	4b31      	ldr	r3, [pc, #196]	; (80011d8 <MX_RTC_Init+0x108>)
 8001112:	2200      	movs	r2, #0
 8001114:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001116:	4b30      	ldr	r3, [pc, #192]	; (80011d8 <MX_RTC_Init+0x108>)
 8001118:	2200      	movs	r2, #0
 800111a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800111c:	4b2e      	ldr	r3, [pc, #184]	; (80011d8 <MX_RTC_Init+0x108>)
 800111e:	2200      	movs	r2, #0
 8001120:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001122:	482d      	ldr	r0, [pc, #180]	; (80011d8 <MX_RTC_Init+0x108>)
 8001124:	f004 fac4 	bl	80056b0 <HAL_RTC_Init>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <MX_RTC_Init+0x62>
  {
    Error_Handler();
 800112e:	f000 fb9d 	bl	800186c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 22;
 8001132:	2316      	movs	r3, #22
 8001134:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sTime.Minutes = 0;
 8001138:	2300      	movs	r3, #0
 800113a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  sTime.Seconds = 0;
 800113e:	2300      	movs	r3, #0
 8001140:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001144:	2300      	movs	r3, #0
 8001146:	62bb      	str	r3, [r7, #40]	; 0x28
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001148:	2300      	movs	r3, #0
 800114a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800114c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001150:	2200      	movs	r2, #0
 8001152:	4619      	mov	r1, r3
 8001154:	4820      	ldr	r0, [pc, #128]	; (80011d8 <MX_RTC_Init+0x108>)
 8001156:	f004 fb35 	bl	80057c4 <HAL_RTC_SetTime>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001160:	f000 fb84 	bl	800186c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 8001164:	2305      	movs	r3, #5
 8001166:	f887 3020 	strb.w	r3, [r7, #32]
  sDate.Month = RTC_MONTH_MARCH;
 800116a:	2303      	movs	r3, #3
 800116c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  sDate.Date = 11;
 8001170:	230b      	movs	r3, #11
 8001172:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  sDate.Year = 22;
 8001176:	2316      	movs	r3, #22
 8001178:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800117c:	f107 0320 	add.w	r3, r7, #32
 8001180:	2200      	movs	r2, #0
 8001182:	4619      	mov	r1, r3
 8001184:	4814      	ldr	r0, [pc, #80]	; (80011d8 <MX_RTC_Init+0x108>)
 8001186:	f004 fbd1 	bl	800592c <HAL_RTC_SetDate>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 8001190:	f000 fb6c 	bl	800186c <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 6;
 8001194:	2306      	movs	r3, #6
 8001196:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0;
 8001198:	2300      	movs	r3, #0
 800119a:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0;
 800119c:	2300      	movs	r3, #0
 800119e:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80011a0:	2300      	movs	r3, #0
 80011a2:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80011a4:	2300      	movs	r3, #0
 80011a6:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80011a8:	2300      	movs	r3, #0
 80011aa:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80011ac:	2300      	movs	r3, #0
 80011ae:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmDateWeekDay = 1;
 80011b0:	2301      	movs	r3, #1
 80011b2:	763b      	strb	r3, [r7, #24]
  sAlarm.Alarm = RTC_ALARM_A;
 80011b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011b8:	61fb      	str	r3, [r7, #28]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 80011ba:	1d3b      	adds	r3, r7, #4
 80011bc:	2200      	movs	r2, #0
 80011be:	4619      	mov	r1, r3
 80011c0:	4805      	ldr	r0, [pc, #20]	; (80011d8 <MX_RTC_Init+0x108>)
 80011c2:	f004 fc51 	bl	8005a68 <HAL_RTC_SetAlarm_IT>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <MX_RTC_Init+0x100>
  {
    Error_Handler();
 80011cc:	f000 fb4e 	bl	800186c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80011d0:	bf00      	nop
 80011d2:	3730      	adds	r7, #48	; 0x30
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	200014e0 	.word	0x200014e0
 80011dc:	40002800 	.word	0x40002800

080011e0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */
  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80011e4:	4b17      	ldr	r3, [pc, #92]	; (8001244 <MX_SPI2_Init+0x64>)
 80011e6:	4a18      	ldr	r2, [pc, #96]	; (8001248 <MX_SPI2_Init+0x68>)
 80011e8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80011ea:	4b16      	ldr	r3, [pc, #88]	; (8001244 <MX_SPI2_Init+0x64>)
 80011ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80011f0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80011f2:	4b14      	ldr	r3, [pc, #80]	; (8001244 <MX_SPI2_Init+0x64>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80011f8:	4b12      	ldr	r3, [pc, #72]	; (8001244 <MX_SPI2_Init+0x64>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011fe:	4b11      	ldr	r3, [pc, #68]	; (8001244 <MX_SPI2_Init+0x64>)
 8001200:	2200      	movs	r2, #0
 8001202:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001204:	4b0f      	ldr	r3, [pc, #60]	; (8001244 <MX_SPI2_Init+0x64>)
 8001206:	2200      	movs	r2, #0
 8001208:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800120a:	4b0e      	ldr	r3, [pc, #56]	; (8001244 <MX_SPI2_Init+0x64>)
 800120c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001210:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001212:	4b0c      	ldr	r3, [pc, #48]	; (8001244 <MX_SPI2_Init+0x64>)
 8001214:	2210      	movs	r2, #16
 8001216:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001218:	4b0a      	ldr	r3, [pc, #40]	; (8001244 <MX_SPI2_Init+0x64>)
 800121a:	2200      	movs	r2, #0
 800121c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800121e:	4b09      	ldr	r3, [pc, #36]	; (8001244 <MX_SPI2_Init+0x64>)
 8001220:	2200      	movs	r2, #0
 8001222:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001224:	4b07      	ldr	r3, [pc, #28]	; (8001244 <MX_SPI2_Init+0x64>)
 8001226:	2200      	movs	r2, #0
 8001228:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800122a:	4b06      	ldr	r3, [pc, #24]	; (8001244 <MX_SPI2_Init+0x64>)
 800122c:	220a      	movs	r2, #10
 800122e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001230:	4804      	ldr	r0, [pc, #16]	; (8001244 <MX_SPI2_Init+0x64>)
 8001232:	f004 fe06 	bl	8005e42 <HAL_SPI_Init>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800123c:	f000 fb16 	bl	800186c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
  /* USER CODE END SPI2_Init 2 */

}
 8001240:	bf00      	nop
 8001242:	bd80      	pop	{r7, pc}
 8001244:	2000034c 	.word	0x2000034c
 8001248:	40003800 	.word	0x40003800

0800124c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_Init 0 */
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */
  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001250:	4b11      	ldr	r3, [pc, #68]	; (8001298 <MX_USART3_UART_Init+0x4c>)
 8001252:	4a12      	ldr	r2, [pc, #72]	; (800129c <MX_USART3_UART_Init+0x50>)
 8001254:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001256:	4b10      	ldr	r3, [pc, #64]	; (8001298 <MX_USART3_UART_Init+0x4c>)
 8001258:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800125c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800125e:	4b0e      	ldr	r3, [pc, #56]	; (8001298 <MX_USART3_UART_Init+0x4c>)
 8001260:	2200      	movs	r2, #0
 8001262:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001264:	4b0c      	ldr	r3, [pc, #48]	; (8001298 <MX_USART3_UART_Init+0x4c>)
 8001266:	2200      	movs	r2, #0
 8001268:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800126a:	4b0b      	ldr	r3, [pc, #44]	; (8001298 <MX_USART3_UART_Init+0x4c>)
 800126c:	2200      	movs	r2, #0
 800126e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001270:	4b09      	ldr	r3, [pc, #36]	; (8001298 <MX_USART3_UART_Init+0x4c>)
 8001272:	220c      	movs	r2, #12
 8001274:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001276:	4b08      	ldr	r3, [pc, #32]	; (8001298 <MX_USART3_UART_Init+0x4c>)
 8001278:	2200      	movs	r2, #0
 800127a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800127c:	4b06      	ldr	r3, [pc, #24]	; (8001298 <MX_USART3_UART_Init+0x4c>)
 800127e:	2200      	movs	r2, #0
 8001280:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001282:	4805      	ldr	r0, [pc, #20]	; (8001298 <MX_USART3_UART_Init+0x4c>)
 8001284:	f005 fb06 	bl	8006894 <HAL_UART_Init>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800128e:	f000 faed 	bl	800186c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */
  /* USER CODE END USART3_Init 2 */

}
 8001292:	bf00      	nop
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	200003a4 	.word	0x200003a4
 800129c:	40004800 	.word	0x40004800

080012a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b08a      	sub	sp, #40	; 0x28
 80012a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012a6:	f107 0314 	add.w	r3, r7, #20
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	605a      	str	r2, [r3, #4]
 80012b0:	609a      	str	r2, [r3, #8]
 80012b2:	60da      	str	r2, [r3, #12]
 80012b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012b6:	4b55      	ldr	r3, [pc, #340]	; (800140c <MX_GPIO_Init+0x16c>)
 80012b8:	69db      	ldr	r3, [r3, #28]
 80012ba:	4a54      	ldr	r2, [pc, #336]	; (800140c <MX_GPIO_Init+0x16c>)
 80012bc:	f043 0304 	orr.w	r3, r3, #4
 80012c0:	61d3      	str	r3, [r2, #28]
 80012c2:	4b52      	ldr	r3, [pc, #328]	; (800140c <MX_GPIO_Init+0x16c>)
 80012c4:	69db      	ldr	r3, [r3, #28]
 80012c6:	f003 0304 	and.w	r3, r3, #4
 80012ca:	613b      	str	r3, [r7, #16]
 80012cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80012ce:	4b4f      	ldr	r3, [pc, #316]	; (800140c <MX_GPIO_Init+0x16c>)
 80012d0:	69db      	ldr	r3, [r3, #28]
 80012d2:	4a4e      	ldr	r2, [pc, #312]	; (800140c <MX_GPIO_Init+0x16c>)
 80012d4:	f043 0320 	orr.w	r3, r3, #32
 80012d8:	61d3      	str	r3, [r2, #28]
 80012da:	4b4c      	ldr	r3, [pc, #304]	; (800140c <MX_GPIO_Init+0x16c>)
 80012dc:	69db      	ldr	r3, [r3, #28]
 80012de:	f003 0320 	and.w	r3, r3, #32
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e6:	4b49      	ldr	r3, [pc, #292]	; (800140c <MX_GPIO_Init+0x16c>)
 80012e8:	69db      	ldr	r3, [r3, #28]
 80012ea:	4a48      	ldr	r2, [pc, #288]	; (800140c <MX_GPIO_Init+0x16c>)
 80012ec:	f043 0301 	orr.w	r3, r3, #1
 80012f0:	61d3      	str	r3, [r2, #28]
 80012f2:	4b46      	ldr	r3, [pc, #280]	; (800140c <MX_GPIO_Init+0x16c>)
 80012f4:	69db      	ldr	r3, [r3, #28]
 80012f6:	f003 0301 	and.w	r3, r3, #1
 80012fa:	60bb      	str	r3, [r7, #8]
 80012fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012fe:	4b43      	ldr	r3, [pc, #268]	; (800140c <MX_GPIO_Init+0x16c>)
 8001300:	69db      	ldr	r3, [r3, #28]
 8001302:	4a42      	ldr	r2, [pc, #264]	; (800140c <MX_GPIO_Init+0x16c>)
 8001304:	f043 0302 	orr.w	r3, r3, #2
 8001308:	61d3      	str	r3, [r2, #28]
 800130a:	4b40      	ldr	r3, [pc, #256]	; (800140c <MX_GPIO_Init+0x16c>)
 800130c:	69db      	ldr	r3, [r3, #28]
 800130e:	f003 0302 	and.w	r3, r3, #2
 8001312:	607b      	str	r3, [r7, #4]
 8001314:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001316:	4b3d      	ldr	r3, [pc, #244]	; (800140c <MX_GPIO_Init+0x16c>)
 8001318:	69db      	ldr	r3, [r3, #28]
 800131a:	4a3c      	ldr	r2, [pc, #240]	; (800140c <MX_GPIO_Init+0x16c>)
 800131c:	f043 0308 	orr.w	r3, r3, #8
 8001320:	61d3      	str	r3, [r2, #28]
 8001322:	4b3a      	ldr	r3, [pc, #232]	; (800140c <MX_GPIO_Init+0x16c>)
 8001324:	69db      	ldr	r3, [r3, #28]
 8001326:	f003 0308 	and.w	r3, r3, #8
 800132a:	603b      	str	r3, [r7, #0]
 800132c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SENSE_EN6_L_Pin|SENSE_EN7_L_Pin|SENSE_EN8_L_Pin|PWR_MUX_IN_Pin
 800132e:	2200      	movs	r2, #0
 8001330:	f24f 31bb 	movw	r1, #62395	; 0xf3bb
 8001334:	4836      	ldr	r0, [pc, #216]	; (8001410 <MX_GPIO_Init+0x170>)
 8001336:	f001 fcf6 	bl	8002d26 <HAL_GPIO_WritePin>
                          |SENSE_EN2_L_Pin|SENSE_EN1_L_Pin|PWR_EN3_L_Pin|PWR_EN2_L_Pin
                          |GPIO_RGB_B_Pin|GPIO_RGB_G_Pin|GPIO_RGB_R_Pin|WIFI_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SENSE_S1_Pin|SENSE_S2_Pin|SENSE_S3_Pin|PWR_S1_Pin
 800133a:	2200      	movs	r2, #0
 800133c:	f241 01f7 	movw	r1, #4343	; 0x10f7
 8001340:	4834      	ldr	r0, [pc, #208]	; (8001414 <MX_GPIO_Init+0x174>)
 8001342:	f001 fcf0 	bl	8002d26 <HAL_GPIO_WritePin>
                          |PWR_S2_Pin|PWR_S3_Pin|PWR_EN4_L_Pin|MCU_PA12_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PWR_EN1_L_Pin|MCU_BOOT1_Pin|SENSE_EN3_L_Pin|SENSE_EN4_L_Pin
 8001346:	2200      	movs	r2, #0
 8001348:	f641 4165 	movw	r1, #7269	; 0x1c65
 800134c:	4832      	ldr	r0, [pc, #200]	; (8001418 <MX_GPIO_Init+0x178>)
 800134e:	f001 fcea 	bl	8002d26 <HAL_GPIO_WritePin>
                          |SENSE_EN5_L_Pin|SPI_CS2_L_Pin|SD_CS_L_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WIFI_RST_GPIO_Port, WIFI_RST_Pin, GPIO_PIN_RESET);
 8001352:	2200      	movs	r2, #0
 8001354:	2104      	movs	r1, #4
 8001356:	4831      	ldr	r0, [pc, #196]	; (800141c <MX_GPIO_Init+0x17c>)
 8001358:	f001 fce5 	bl	8002d26 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SENSE_EN6_L_Pin SENSE_EN7_L_Pin SENSE_EN8_L_Pin PWR_MUX_IN_Pin
                           SENSE_EN2_L_Pin SENSE_EN1_L_Pin PWR_EN3_L_Pin PWR_EN2_L_Pin
                           GPIO_RGB_B_Pin GPIO_RGB_G_Pin GPIO_RGB_R_Pin WIFI_EN_Pin */
  GPIO_InitStruct.Pin = SENSE_EN6_L_Pin|SENSE_EN7_L_Pin|SENSE_EN8_L_Pin|PWR_MUX_IN_Pin
 800135c:	f24f 33bb 	movw	r3, #62395	; 0xf3bb
 8001360:	617b      	str	r3, [r7, #20]
                          |SENSE_EN2_L_Pin|SENSE_EN1_L_Pin|PWR_EN3_L_Pin|PWR_EN2_L_Pin
                          |GPIO_RGB_B_Pin|GPIO_RGB_G_Pin|GPIO_RGB_R_Pin|WIFI_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001362:	2301      	movs	r3, #1
 8001364:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001366:	2300      	movs	r3, #0
 8001368:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800136a:	2300      	movs	r3, #0
 800136c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800136e:	f107 0314 	add.w	r3, r7, #20
 8001372:	4619      	mov	r1, r3
 8001374:	4826      	ldr	r0, [pc, #152]	; (8001410 <MX_GPIO_Init+0x170>)
 8001376:	f001 fb3f 	bl	80029f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SENSE_S1_Pin SENSE_S2_Pin SENSE_S3_Pin PWR_S1_Pin
                           PWR_S2_Pin PWR_S3_Pin PWR_EN4_L_Pin MCU_PA12_Pin */
  GPIO_InitStruct.Pin = SENSE_S1_Pin|SENSE_S2_Pin|SENSE_S3_Pin|PWR_S1_Pin
 800137a:	f241 03f7 	movw	r3, #4343	; 0x10f7
 800137e:	617b      	str	r3, [r7, #20]
                          |PWR_S2_Pin|PWR_S3_Pin|PWR_EN4_L_Pin|MCU_PA12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001380:	2301      	movs	r3, #1
 8001382:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001384:	2300      	movs	r3, #0
 8001386:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001388:	2300      	movs	r3, #0
 800138a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800138c:	f107 0314 	add.w	r3, r7, #20
 8001390:	4619      	mov	r1, r3
 8001392:	4820      	ldr	r0, [pc, #128]	; (8001414 <MX_GPIO_Init+0x174>)
 8001394:	f001 fb30 	bl	80029f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PWR_EN1_L_Pin MCU_BOOT1_Pin SENSE_EN3_L_Pin SENSE_EN4_L_Pin
                           SENSE_EN5_L_Pin SPI_CS2_L_Pin SD_CS_L_Pin */
  GPIO_InitStruct.Pin = PWR_EN1_L_Pin|MCU_BOOT1_Pin|SENSE_EN3_L_Pin|SENSE_EN4_L_Pin
 8001398:	f641 4365 	movw	r3, #7269	; 0x1c65
 800139c:	617b      	str	r3, [r7, #20]
                          |SENSE_EN5_L_Pin|SPI_CS2_L_Pin|SD_CS_L_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800139e:	2301      	movs	r3, #1
 80013a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a2:	2300      	movs	r3, #0
 80013a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013a6:	2300      	movs	r3, #0
 80013a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013aa:	f107 0314 	add.w	r3, r7, #20
 80013ae:	4619      	mov	r1, r3
 80013b0:	4819      	ldr	r0, [pc, #100]	; (8001418 <MX_GPIO_Init+0x178>)
 80013b2:	f001 fb21 	bl	80029f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_TEST_Pin */
  GPIO_InitStruct.Pin = BTN_TEST_Pin;
 80013b6:	2340      	movs	r3, #64	; 0x40
 80013b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013ba:	2300      	movs	r3, #0
 80013bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013be:	2300      	movs	r3, #0
 80013c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_TEST_GPIO_Port, &GPIO_InitStruct);
 80013c2:	f107 0314 	add.w	r3, r7, #20
 80013c6:	4619      	mov	r1, r3
 80013c8:	4811      	ldr	r0, [pc, #68]	; (8001410 <MX_GPIO_Init+0x170>)
 80013ca:	f001 fb15 	bl	80029f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LS_FLAG_Pin */
  GPIO_InitStruct.Pin = LS_FLAG_Pin;
 80013ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013d4:	2300      	movs	r3, #0
 80013d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d8:	2300      	movs	r3, #0
 80013da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LS_FLAG_GPIO_Port, &GPIO_InitStruct);
 80013dc:	f107 0314 	add.w	r3, r7, #20
 80013e0:	4619      	mov	r1, r3
 80013e2:	480c      	ldr	r0, [pc, #48]	; (8001414 <MX_GPIO_Init+0x174>)
 80013e4:	f001 fb08 	bl	80029f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : WIFI_RST_Pin */
  GPIO_InitStruct.Pin = WIFI_RST_Pin;
 80013e8:	2304      	movs	r3, #4
 80013ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ec:	2301      	movs	r3, #1
 80013ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f4:	2300      	movs	r3, #0
 80013f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(WIFI_RST_GPIO_Port, &GPIO_InitStruct);
 80013f8:	f107 0314 	add.w	r3, r7, #20
 80013fc:	4619      	mov	r1, r3
 80013fe:	4807      	ldr	r0, [pc, #28]	; (800141c <MX_GPIO_Init+0x17c>)
 8001400:	f001 fafa 	bl	80029f8 <HAL_GPIO_Init>

}
 8001404:	bf00      	nop
 8001406:	3728      	adds	r7, #40	; 0x28
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	40023800 	.word	0x40023800
 8001410:	40020800 	.word	0x40020800
 8001414:	40020000 	.word	0x40020000
 8001418:	40020400 	.word	0x40020400
 800141c:	40020c00 	.word	0x40020c00

08001420 <logData2SDCard>:
    * @brief
    * @param  :
    * @retval :
    */
void logData2SDCard(int *data, int len)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	6039      	str	r1, [r7, #0]

    /*Open the file*/
    fr = f_open(&fil, file_name, FA_OPEN_ALWAYS | FA_WRITE | FA_READ);
 800142a:	2213      	movs	r2, #19
 800142c:	4923      	ldr	r1, [pc, #140]	; (80014bc <logData2SDCard+0x9c>)
 800142e:	4824      	ldr	r0, [pc, #144]	; (80014c0 <logData2SDCard+0xa0>)
 8001430:	f008 f902 	bl	8009638 <f_open>
 8001434:	4603      	mov	r3, r0
 8001436:	461a      	mov	r2, r3
 8001438:	4b22      	ldr	r3, [pc, #136]	; (80014c4 <logData2SDCard+0xa4>)
 800143a:	701a      	strb	r2, [r3, #0]

    /* Make space for line of data */
    f_lseek(&fil, FILE_LINE_SIZE);
 800143c:	21b4      	movs	r1, #180	; 0xb4
 800143e:	4820      	ldr	r0, [pc, #128]	; (80014c0 <logData2SDCard+0xa0>)
 8001440:	f008 fd02 	bl	8009e48 <f_lseek>
    f_lseek(&fil, f_size(&fil));
 8001444:	4b1e      	ldr	r3, [pc, #120]	; (80014c0 <logData2SDCard+0xa0>)
 8001446:	68db      	ldr	r3, [r3, #12]
 8001448:	4619      	mov	r1, r3
 800144a:	481d      	ldr	r0, [pc, #116]	; (80014c0 <logData2SDCard+0xa0>)
 800144c:	f008 fcfc 	bl	8009e48 <f_lseek>

	/* Construct string to put into file */
    for(int node = 0; node < len - 1; node++)
 8001450:	2300      	movs	r3, #0
 8001452:	60fb      	str	r3, [r7, #12]
 8001454:	e010      	b.n	8001478 <logData2SDCard+0x58>
    {
        fr = f_printf(&fil, "%d,", data[node]);
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	687a      	ldr	r2, [r7, #4]
 800145c:	4413      	add	r3, r2
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	461a      	mov	r2, r3
 8001462:	4919      	ldr	r1, [pc, #100]	; (80014c8 <logData2SDCard+0xa8>)
 8001464:	4816      	ldr	r0, [pc, #88]	; (80014c0 <logData2SDCard+0xa0>)
 8001466:	f008 ff89 	bl	800a37c <f_printf>
 800146a:	4603      	mov	r3, r0
 800146c:	b2da      	uxtb	r2, r3
 800146e:	4b15      	ldr	r3, [pc, #84]	; (80014c4 <logData2SDCard+0xa4>)
 8001470:	701a      	strb	r2, [r3, #0]
    for(int node = 0; node < len - 1; node++)
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	3301      	adds	r3, #1
 8001476:	60fb      	str	r3, [r7, #12]
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	3b01      	subs	r3, #1
 800147c:	68fa      	ldr	r2, [r7, #12]
 800147e:	429a      	cmp	r2, r3
 8001480:	dbe9      	blt.n	8001456 <logData2SDCard+0x36>
    }

    fr = f_printf(&fil, "%d\n", data[len - 1]);
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001488:	3b01      	subs	r3, #1
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	687a      	ldr	r2, [r7, #4]
 800148e:	4413      	add	r3, r2
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	461a      	mov	r2, r3
 8001494:	490d      	ldr	r1, [pc, #52]	; (80014cc <logData2SDCard+0xac>)
 8001496:	480a      	ldr	r0, [pc, #40]	; (80014c0 <logData2SDCard+0xa0>)
 8001498:	f008 ff70 	bl	800a37c <f_printf>
 800149c:	4603      	mov	r3, r0
 800149e:	b2da      	uxtb	r2, r3
 80014a0:	4b08      	ldr	r3, [pc, #32]	; (80014c4 <logData2SDCard+0xa4>)
 80014a2:	701a      	strb	r2, [r3, #0]

	/* Close the file */
	fr = f_close(&fil);
 80014a4:	4806      	ldr	r0, [pc, #24]	; (80014c0 <logData2SDCard+0xa0>)
 80014a6:	f008 fca5 	bl	8009df4 <f_close>
 80014aa:	4603      	mov	r3, r0
 80014ac:	461a      	mov	r2, r3
 80014ae:	4b05      	ldr	r3, [pc, #20]	; (80014c4 <logData2SDCard+0xa4>)
 80014b0:	701a      	strb	r2, [r3, #0]

}
 80014b2:	bf00      	nop
 80014b4:	3710      	adds	r7, #16
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	20000004 	.word	0x20000004
 80014c0:	2000157c 	.word	0x2000157c
 80014c4:	20001500 	.word	0x20001500
 80014c8:	0800aab0 	.word	0x0800aab0
 80014cc:	0800aab4 	.word	0x0800aab4

080014d0 <muxInit>:
/**
    * @brief
    * @param  :
    * @retval :
    */
void muxInit(void) {
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
	/* Set load switch */
	HAL_GPIO_WritePin(GPIOC, PWR_MUX_IN_Pin, GPIO_PIN_SET);
 80014d6:	2201      	movs	r2, #1
 80014d8:	2101      	movs	r1, #1
 80014da:	4819      	ldr	r0, [pc, #100]	; (8001540 <muxInit+0x70>)
 80014dc:	f001 fc23 	bl	8002d26 <HAL_GPIO_WritePin>

	/* All muxes are active low. We want to set them high (disabled) at startup */
	for (int pwr_mux = 0; pwr_mux < 4; pwr_mux++)
 80014e0:	2300      	movs	r3, #0
 80014e2:	607b      	str	r3, [r7, #4]
 80014e4:	e00e      	b.n	8001504 <muxInit+0x34>
	{
		disableMux(pwrMuxType[pwr_mux], pwrMuxEnable[pwr_mux]);
 80014e6:	4a17      	ldr	r2, [pc, #92]	; (8001544 <muxInit+0x74>)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80014ee:	4916      	ldr	r1, [pc, #88]	; (8001548 <muxInit+0x78>)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80014f6:	4619      	mov	r1, r3
 80014f8:	4610      	mov	r0, r2
 80014fa:	f000 f935 	bl	8001768 <disableMux>
	for (int pwr_mux = 0; pwr_mux < 4; pwr_mux++)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	3301      	adds	r3, #1
 8001502:	607b      	str	r3, [r7, #4]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2b03      	cmp	r3, #3
 8001508:	dded      	ble.n	80014e6 <muxInit+0x16>
	}
	for (int sense_mux = 0; sense_mux < 8; sense_mux++)
 800150a:	2300      	movs	r3, #0
 800150c:	603b      	str	r3, [r7, #0]
 800150e:	e00e      	b.n	800152e <muxInit+0x5e>
	{
		disableMux(senseMuxType[sense_mux], senseMuxEnable[sense_mux]);
 8001510:	4a0e      	ldr	r2, [pc, #56]	; (800154c <muxInit+0x7c>)
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001518:	490d      	ldr	r1, [pc, #52]	; (8001550 <muxInit+0x80>)
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001520:	4619      	mov	r1, r3
 8001522:	4610      	mov	r0, r2
 8001524:	f000 f920 	bl	8001768 <disableMux>
	for (int sense_mux = 0; sense_mux < 8; sense_mux++)
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	3301      	adds	r3, #1
 800152c:	603b      	str	r3, [r7, #0]
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	2b07      	cmp	r3, #7
 8001532:	dded      	ble.n	8001510 <muxInit+0x40>
	}
}
 8001534:	bf00      	nop
 8001536:	bf00      	nop
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	40020800 	.word	0x40020800
 8001544:	20000024 	.word	0x20000024
 8001548:	0800ab00 	.word	0x0800ab00
 800154c:	20000034 	.word	0x20000034
 8001550:	0800ab10 	.word	0x0800ab10

08001554 <selectChannel>:

/**
    * @brief  Sets to S0, S1, and S2 select pins
    */
void selectChannel(int pin, int array[]) {
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	6039      	str	r1, [r7, #0]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2b07      	cmp	r3, #7
 8001562:	f200 80eb 	bhi.w	800173c <selectChannel+0x1e8>
 8001566:	a201      	add	r2, pc, #4	; (adr r2, 800156c <selectChannel+0x18>)
 8001568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800156c:	0800158d 	.word	0x0800158d
 8001570:	080015c3 	.word	0x080015c3
 8001574:	080015f9 	.word	0x080015f9
 8001578:	0800162f 	.word	0x0800162f
 800157c:	08001665 	.word	0x08001665
 8001580:	0800169b 	.word	0x0800169b
 8001584:	080016d1 	.word	0x080016d1
 8001588:	08001707 	.word	0x08001707
	switch (pin) {
		case 0:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_RESET);
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	b29b      	uxth	r3, r3
 8001592:	2200      	movs	r2, #0
 8001594:	4619      	mov	r1, r3
 8001596:	486b      	ldr	r0, [pc, #428]	; (8001744 <selectChannel+0x1f0>)
 8001598:	f001 fbc5 	bl	8002d26 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_RESET);
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	3304      	adds	r3, #4
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	b29b      	uxth	r3, r3
 80015a4:	2200      	movs	r2, #0
 80015a6:	4619      	mov	r1, r3
 80015a8:	4866      	ldr	r0, [pc, #408]	; (8001744 <selectChannel+0x1f0>)
 80015aa:	f001 fbbc 	bl	8002d26 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_RESET);
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	3308      	adds	r3, #8
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	b29b      	uxth	r3, r3
 80015b6:	2200      	movs	r2, #0
 80015b8:	4619      	mov	r1, r3
 80015ba:	4862      	ldr	r0, [pc, #392]	; (8001744 <selectChannel+0x1f0>)
 80015bc:	f001 fbb3 	bl	8002d26 <HAL_GPIO_WritePin>
			break;
 80015c0:	e0bc      	b.n	800173c <selectChannel+0x1e8>
		case 1:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_SET);
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	b29b      	uxth	r3, r3
 80015c8:	2201      	movs	r2, #1
 80015ca:	4619      	mov	r1, r3
 80015cc:	485d      	ldr	r0, [pc, #372]	; (8001744 <selectChannel+0x1f0>)
 80015ce:	f001 fbaa 	bl	8002d26 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_RESET);
 80015d2:	683b      	ldr	r3, [r7, #0]
 80015d4:	3304      	adds	r3, #4
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	b29b      	uxth	r3, r3
 80015da:	2200      	movs	r2, #0
 80015dc:	4619      	mov	r1, r3
 80015de:	4859      	ldr	r0, [pc, #356]	; (8001744 <selectChannel+0x1f0>)
 80015e0:	f001 fba1 	bl	8002d26 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_RESET);
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	3308      	adds	r3, #8
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	b29b      	uxth	r3, r3
 80015ec:	2200      	movs	r2, #0
 80015ee:	4619      	mov	r1, r3
 80015f0:	4854      	ldr	r0, [pc, #336]	; (8001744 <selectChannel+0x1f0>)
 80015f2:	f001 fb98 	bl	8002d26 <HAL_GPIO_WritePin>
			break;
 80015f6:	e0a1      	b.n	800173c <selectChannel+0x1e8>
		case 2:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_RESET);
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	2200      	movs	r2, #0
 8001600:	4619      	mov	r1, r3
 8001602:	4850      	ldr	r0, [pc, #320]	; (8001744 <selectChannel+0x1f0>)
 8001604:	f001 fb8f 	bl	8002d26 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_SET);
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	3304      	adds	r3, #4
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	b29b      	uxth	r3, r3
 8001610:	2201      	movs	r2, #1
 8001612:	4619      	mov	r1, r3
 8001614:	484b      	ldr	r0, [pc, #300]	; (8001744 <selectChannel+0x1f0>)
 8001616:	f001 fb86 	bl	8002d26 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_RESET);
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	3308      	adds	r3, #8
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	b29b      	uxth	r3, r3
 8001622:	2200      	movs	r2, #0
 8001624:	4619      	mov	r1, r3
 8001626:	4847      	ldr	r0, [pc, #284]	; (8001744 <selectChannel+0x1f0>)
 8001628:	f001 fb7d 	bl	8002d26 <HAL_GPIO_WritePin>
			break;
 800162c:	e086      	b.n	800173c <selectChannel+0x1e8>
		case 3:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_SET);
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	b29b      	uxth	r3, r3
 8001634:	2201      	movs	r2, #1
 8001636:	4619      	mov	r1, r3
 8001638:	4842      	ldr	r0, [pc, #264]	; (8001744 <selectChannel+0x1f0>)
 800163a:	f001 fb74 	bl	8002d26 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_SET);
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	3304      	adds	r3, #4
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	b29b      	uxth	r3, r3
 8001646:	2201      	movs	r2, #1
 8001648:	4619      	mov	r1, r3
 800164a:	483e      	ldr	r0, [pc, #248]	; (8001744 <selectChannel+0x1f0>)
 800164c:	f001 fb6b 	bl	8002d26 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_RESET);
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	3308      	adds	r3, #8
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	b29b      	uxth	r3, r3
 8001658:	2200      	movs	r2, #0
 800165a:	4619      	mov	r1, r3
 800165c:	4839      	ldr	r0, [pc, #228]	; (8001744 <selectChannel+0x1f0>)
 800165e:	f001 fb62 	bl	8002d26 <HAL_GPIO_WritePin>
			break;
 8001662:	e06b      	b.n	800173c <selectChannel+0x1e8>
		case 4:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_RESET);
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	b29b      	uxth	r3, r3
 800166a:	2200      	movs	r2, #0
 800166c:	4619      	mov	r1, r3
 800166e:	4835      	ldr	r0, [pc, #212]	; (8001744 <selectChannel+0x1f0>)
 8001670:	f001 fb59 	bl	8002d26 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_RESET);
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	3304      	adds	r3, #4
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	b29b      	uxth	r3, r3
 800167c:	2200      	movs	r2, #0
 800167e:	4619      	mov	r1, r3
 8001680:	4830      	ldr	r0, [pc, #192]	; (8001744 <selectChannel+0x1f0>)
 8001682:	f001 fb50 	bl	8002d26 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_SET);
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	3308      	adds	r3, #8
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	b29b      	uxth	r3, r3
 800168e:	2201      	movs	r2, #1
 8001690:	4619      	mov	r1, r3
 8001692:	482c      	ldr	r0, [pc, #176]	; (8001744 <selectChannel+0x1f0>)
 8001694:	f001 fb47 	bl	8002d26 <HAL_GPIO_WritePin>
			break;
 8001698:	e050      	b.n	800173c <selectChannel+0x1e8>
		case 5:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_SET);
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	b29b      	uxth	r3, r3
 80016a0:	2201      	movs	r2, #1
 80016a2:	4619      	mov	r1, r3
 80016a4:	4827      	ldr	r0, [pc, #156]	; (8001744 <selectChannel+0x1f0>)
 80016a6:	f001 fb3e 	bl	8002d26 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_RESET);
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	3304      	adds	r3, #4
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	b29b      	uxth	r3, r3
 80016b2:	2200      	movs	r2, #0
 80016b4:	4619      	mov	r1, r3
 80016b6:	4823      	ldr	r0, [pc, #140]	; (8001744 <selectChannel+0x1f0>)
 80016b8:	f001 fb35 	bl	8002d26 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_SET);
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	3308      	adds	r3, #8
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	b29b      	uxth	r3, r3
 80016c4:	2201      	movs	r2, #1
 80016c6:	4619      	mov	r1, r3
 80016c8:	481e      	ldr	r0, [pc, #120]	; (8001744 <selectChannel+0x1f0>)
 80016ca:	f001 fb2c 	bl	8002d26 <HAL_GPIO_WritePin>
			break;
 80016ce:	e035      	b.n	800173c <selectChannel+0x1e8>
		case 6:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_RESET);
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	b29b      	uxth	r3, r3
 80016d6:	2200      	movs	r2, #0
 80016d8:	4619      	mov	r1, r3
 80016da:	481a      	ldr	r0, [pc, #104]	; (8001744 <selectChannel+0x1f0>)
 80016dc:	f001 fb23 	bl	8002d26 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_SET);
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	3304      	adds	r3, #4
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	2201      	movs	r2, #1
 80016ea:	4619      	mov	r1, r3
 80016ec:	4815      	ldr	r0, [pc, #84]	; (8001744 <selectChannel+0x1f0>)
 80016ee:	f001 fb1a 	bl	8002d26 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_SET);
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	3308      	adds	r3, #8
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	b29b      	uxth	r3, r3
 80016fa:	2201      	movs	r2, #1
 80016fc:	4619      	mov	r1, r3
 80016fe:	4811      	ldr	r0, [pc, #68]	; (8001744 <selectChannel+0x1f0>)
 8001700:	f001 fb11 	bl	8002d26 <HAL_GPIO_WritePin>
			break;
 8001704:	e01a      	b.n	800173c <selectChannel+0x1e8>
		case 7:
			HAL_GPIO_WritePin(GPIOA, array[0], GPIO_PIN_SET);
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	b29b      	uxth	r3, r3
 800170c:	2201      	movs	r2, #1
 800170e:	4619      	mov	r1, r3
 8001710:	480c      	ldr	r0, [pc, #48]	; (8001744 <selectChannel+0x1f0>)
 8001712:	f001 fb08 	bl	8002d26 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[1], GPIO_PIN_SET);
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	3304      	adds	r3, #4
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	b29b      	uxth	r3, r3
 800171e:	2201      	movs	r2, #1
 8001720:	4619      	mov	r1, r3
 8001722:	4808      	ldr	r0, [pc, #32]	; (8001744 <selectChannel+0x1f0>)
 8001724:	f001 faff 	bl	8002d26 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, array[2], GPIO_PIN_SET);
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	3308      	adds	r3, #8
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	b29b      	uxth	r3, r3
 8001730:	2201      	movs	r2, #1
 8001732:	4619      	mov	r1, r3
 8001734:	4803      	ldr	r0, [pc, #12]	; (8001744 <selectChannel+0x1f0>)
 8001736:	f001 faf6 	bl	8002d26 <HAL_GPIO_WritePin>
			break;
 800173a:	bf00      	nop
	}
}
 800173c:	bf00      	nop
 800173e:	3708      	adds	r7, #8
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	40020000 	.word	0x40020000

08001748 <enableMux>:
    * @brief
    * @param  :
    * @retval :
    */
void enableMux(GPIO_TypeDef *type, int pin)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(type,  pin,  GPIO_PIN_RESET);
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	b29b      	uxth	r3, r3
 8001756:	2200      	movs	r2, #0
 8001758:	4619      	mov	r1, r3
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f001 fae3 	bl	8002d26 <HAL_GPIO_WritePin>
}
 8001760:	bf00      	nop
 8001762:	3708      	adds	r7, #8
 8001764:	46bd      	mov	sp, r7
 8001766:	bd80      	pop	{r7, pc}

08001768 <disableMux>:
    * @brief
    * @param  :
    * @retval :
    */
void disableMux(GPIO_TypeDef *type, int pin)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
 8001770:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(type,  pin,  GPIO_PIN_SET);
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	b29b      	uxth	r3, r3
 8001776:	2201      	movs	r2, #1
 8001778:	4619      	mov	r1, r3
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	f001 fad3 	bl	8002d26 <HAL_GPIO_WritePin>
}
 8001780:	bf00      	nop
 8001782:	3708      	adds	r7, #8
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}

08001788 <readPressure>:
    * @brief  :
    * @param  :
    * @retval :
    */
int readPressure(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b082      	sub	sp, #8
 800178c:	af00      	add	r7, sp, #0
    // ADCSelectCH9();
    HAL_ADC_Start(&hadc);
 800178e:	480a      	ldr	r0, [pc, #40]	; (80017b8 <readPressure+0x30>)
 8001790:	f000 fc84 	bl	800209c <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8001794:	f04f 31ff 	mov.w	r1, #4294967295
 8001798:	4807      	ldr	r0, [pc, #28]	; (80017b8 <readPressure+0x30>)
 800179a:	f000 fd0b 	bl	80021b4 <HAL_ADC_PollForConversion>
    int data = HAL_ADC_GetValue(&hadc);
 800179e:	4806      	ldr	r0, [pc, #24]	; (80017b8 <readPressure+0x30>)
 80017a0:	f000 fd98 	bl	80022d4 <HAL_ADC_GetValue>
 80017a4:	4603      	mov	r3, r0
 80017a6:	607b      	str	r3, [r7, #4]
    HAL_ADC_Stop(&hadc);
 80017a8:	4803      	ldr	r0, [pc, #12]	; (80017b8 <readPressure+0x30>)
 80017aa:	f000 fcd7 	bl	800215c <HAL_ADC_Stop>
    return data;
 80017ae:	687b      	ldr	r3, [r7, #4]
}
 80017b0:	4618      	mov	r0, r3
 80017b2:	3708      	adds	r7, #8
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	20001528 	.word	0x20001528

080017bc <samplePrototypeMat>:
    * @brief  :
    * @param  :
    * @retval :
    */
int samplePrototypeMat(int pwr_mux, int sense_mux, int* data)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b088      	sub	sp, #32
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	60f8      	str	r0, [r7, #12]
 80017c4:	60b9      	str	r1, [r7, #8]
 80017c6:	607a      	str	r2, [r7, #4]
	int array_cnt = 0;
 80017c8:	2300      	movs	r3, #0
 80017ca:	61fb      	str	r3, [r7, #28]
	enableMux(pwrMuxType[pwr_mux], pwrMuxEnable[pwr_mux]);
 80017cc:	4a21      	ldr	r2, [pc, #132]	; (8001854 <samplePrototypeMat+0x98>)
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80017d4:	4920      	ldr	r1, [pc, #128]	; (8001858 <samplePrototypeMat+0x9c>)
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80017dc:	4619      	mov	r1, r3
 80017de:	4610      	mov	r0, r2
 80017e0:	f7ff ffb2 	bl	8001748 <enableMux>
	enableMux(senseMuxType[sense_mux], senseMuxEnable[sense_mux]);
 80017e4:	4a1d      	ldr	r2, [pc, #116]	; (800185c <samplePrototypeMat+0xa0>)
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80017ec:	491c      	ldr	r1, [pc, #112]	; (8001860 <samplePrototypeMat+0xa4>)
 80017ee:	68bb      	ldr	r3, [r7, #8]
 80017f0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80017f4:	4619      	mov	r1, r3
 80017f6:	4610      	mov	r0, r2
 80017f8:	f7ff ffa6 	bl	8001748 <enableMux>

	for (int pwr_sel = 0; pwr_sel < 6; pwr_sel++) {
 80017fc:	2300      	movs	r3, #0
 80017fe:	61bb      	str	r3, [r7, #24]
 8001800:	e01f      	b.n	8001842 <samplePrototypeMat+0x86>
		selectChannel(pwr_sel, pwrMuxSelect);
 8001802:	4918      	ldr	r1, [pc, #96]	; (8001864 <samplePrototypeMat+0xa8>)
 8001804:	69b8      	ldr	r0, [r7, #24]
 8001806:	f7ff fea5 	bl	8001554 <selectChannel>
		for (int sense_sel = 0; sense_sel < 6; sense_sel++) {
 800180a:	2300      	movs	r3, #0
 800180c:	617b      	str	r3, [r7, #20]
 800180e:	e012      	b.n	8001836 <samplePrototypeMat+0x7a>
			selectChannel(sense_sel, senseMuxSelect);
 8001810:	4915      	ldr	r1, [pc, #84]	; (8001868 <samplePrototypeMat+0xac>)
 8001812:	6978      	ldr	r0, [r7, #20]
 8001814:	f7ff fe9e 	bl	8001554 <selectChannel>

			/* Read voltage */
			int raw_ADC_pressure = readPressure();
 8001818:	f7ff ffb6 	bl	8001788 <readPressure>
 800181c:	6138      	str	r0, [r7, #16]
//						cycle_cnt++;
//					}
//					cycle_sum = cycle_sum/cycle_max;

//			data[array_cnt] = cycle_sum;
			data[array_cnt] = raw_ADC_pressure;
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	4413      	add	r3, r2
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	601a      	str	r2, [r3, #0]
			array_cnt++;
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	3301      	adds	r3, #1
 800182e:	61fb      	str	r3, [r7, #28]
		for (int sense_sel = 0; sense_sel < 6; sense_sel++) {
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	3301      	adds	r3, #1
 8001834:	617b      	str	r3, [r7, #20]
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	2b05      	cmp	r3, #5
 800183a:	dde9      	ble.n	8001810 <samplePrototypeMat+0x54>
	for (int pwr_sel = 0; pwr_sel < 6; pwr_sel++) {
 800183c:	69bb      	ldr	r3, [r7, #24]
 800183e:	3301      	adds	r3, #1
 8001840:	61bb      	str	r3, [r7, #24]
 8001842:	69bb      	ldr	r3, [r7, #24]
 8001844:	2b05      	cmp	r3, #5
 8001846:	dddc      	ble.n	8001802 <samplePrototypeMat+0x46>
		}
	}

}
 8001848:	bf00      	nop
 800184a:	4618      	mov	r0, r3
 800184c:	3720      	adds	r7, #32
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	20000024 	.word	0x20000024
 8001858:	0800ab00 	.word	0x0800ab00
 800185c:	20000034 	.word	0x20000034
 8001860:	0800ab10 	.word	0x0800ab10
 8001864:	20000060 	.word	0x20000060
 8001868:	20000054 	.word	0x20000054

0800186c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001870:	b672      	cpsid	i
}
 8001872:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8001874:	e7fe      	b.n	8001874 <Error_Handler+0x8>
	...

08001878 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b084      	sub	sp, #16
 800187c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 800187e:	4b18      	ldr	r3, [pc, #96]	; (80018e0 <HAL_MspInit+0x68>)
 8001880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001882:	4a17      	ldr	r2, [pc, #92]	; (80018e0 <HAL_MspInit+0x68>)
 8001884:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001888:	6253      	str	r3, [r2, #36]	; 0x24
 800188a:	4b15      	ldr	r3, [pc, #84]	; (80018e0 <HAL_MspInit+0x68>)
 800188c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800188e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001896:	4b12      	ldr	r3, [pc, #72]	; (80018e0 <HAL_MspInit+0x68>)
 8001898:	6a1b      	ldr	r3, [r3, #32]
 800189a:	4a11      	ldr	r2, [pc, #68]	; (80018e0 <HAL_MspInit+0x68>)
 800189c:	f043 0301 	orr.w	r3, r3, #1
 80018a0:	6213      	str	r3, [r2, #32]
 80018a2:	4b0f      	ldr	r3, [pc, #60]	; (80018e0 <HAL_MspInit+0x68>)
 80018a4:	6a1b      	ldr	r3, [r3, #32]
 80018a6:	f003 0301 	and.w	r3, r3, #1
 80018aa:	60bb      	str	r3, [r7, #8]
 80018ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018ae:	4b0c      	ldr	r3, [pc, #48]	; (80018e0 <HAL_MspInit+0x68>)
 80018b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b2:	4a0b      	ldr	r2, [pc, #44]	; (80018e0 <HAL_MspInit+0x68>)
 80018b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018b8:	6253      	str	r3, [r2, #36]	; 0x24
 80018ba:	4b09      	ldr	r3, [pc, #36]	; (80018e0 <HAL_MspInit+0x68>)
 80018bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018c2:	607b      	str	r3, [r7, #4]
 80018c4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 80018c6:	2200      	movs	r2, #0
 80018c8:	2100      	movs	r1, #0
 80018ca:	2005      	movs	r0, #5
 80018cc:	f000 ffd3 	bl	8002876 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80018d0:	2005      	movs	r0, #5
 80018d2:	f000 ffec 	bl	80028ae <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018d6:	bf00      	nop
 80018d8:	3710      	adds	r7, #16
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	40023800 	.word	0x40023800

080018e4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b08a      	sub	sp, #40	; 0x28
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ec:	f107 0314 	add.w	r3, r7, #20
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	605a      	str	r2, [r3, #4]
 80018f6:	609a      	str	r2, [r3, #8]
 80018f8:	60da      	str	r2, [r3, #12]
 80018fa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a15      	ldr	r2, [pc, #84]	; (8001958 <HAL_ADC_MspInit+0x74>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d123      	bne.n	800194e <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001906:	4b15      	ldr	r3, [pc, #84]	; (800195c <HAL_ADC_MspInit+0x78>)
 8001908:	6a1b      	ldr	r3, [r3, #32]
 800190a:	4a14      	ldr	r2, [pc, #80]	; (800195c <HAL_ADC_MspInit+0x78>)
 800190c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001910:	6213      	str	r3, [r2, #32]
 8001912:	4b12      	ldr	r3, [pc, #72]	; (800195c <HAL_ADC_MspInit+0x78>)
 8001914:	6a1b      	ldr	r3, [r3, #32]
 8001916:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800191a:	613b      	str	r3, [r7, #16]
 800191c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800191e:	4b0f      	ldr	r3, [pc, #60]	; (800195c <HAL_ADC_MspInit+0x78>)
 8001920:	69db      	ldr	r3, [r3, #28]
 8001922:	4a0e      	ldr	r2, [pc, #56]	; (800195c <HAL_ADC_MspInit+0x78>)
 8001924:	f043 0302 	orr.w	r3, r3, #2
 8001928:	61d3      	str	r3, [r2, #28]
 800192a:	4b0c      	ldr	r3, [pc, #48]	; (800195c <HAL_ADC_MspInit+0x78>)
 800192c:	69db      	ldr	r3, [r3, #28]
 800192e:	f003 0302 	and.w	r3, r3, #2
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = SENSE_OUT_Pin;
 8001936:	2302      	movs	r3, #2
 8001938:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800193a:	2303      	movs	r3, #3
 800193c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193e:	2300      	movs	r3, #0
 8001940:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SENSE_OUT_GPIO_Port, &GPIO_InitStruct);
 8001942:	f107 0314 	add.w	r3, r7, #20
 8001946:	4619      	mov	r1, r3
 8001948:	4805      	ldr	r0, [pc, #20]	; (8001960 <HAL_ADC_MspInit+0x7c>)
 800194a:	f001 f855 	bl	80029f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800194e:	bf00      	nop
 8001950:	3728      	adds	r7, #40	; 0x28
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
 8001956:	bf00      	nop
 8001958:	40012400 	.word	0x40012400
 800195c:	40023800 	.word	0x40023800
 8001960:	40020400 	.word	0x40020400

08001964 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b08a      	sub	sp, #40	; 0x28
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800196c:	f107 0314 	add.w	r3, r7, #20
 8001970:	2200      	movs	r2, #0
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	605a      	str	r2, [r3, #4]
 8001976:	609a      	str	r2, [r3, #8]
 8001978:	60da      	str	r2, [r3, #12]
 800197a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a1f      	ldr	r2, [pc, #124]	; (8001a00 <HAL_I2C_MspInit+0x9c>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d138      	bne.n	80019f8 <HAL_I2C_MspInit+0x94>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001986:	4b1f      	ldr	r3, [pc, #124]	; (8001a04 <HAL_I2C_MspInit+0xa0>)
 8001988:	69db      	ldr	r3, [r3, #28]
 800198a:	4a1e      	ldr	r2, [pc, #120]	; (8001a04 <HAL_I2C_MspInit+0xa0>)
 800198c:	f043 0302 	orr.w	r3, r3, #2
 8001990:	61d3      	str	r3, [r2, #28]
 8001992:	4b1c      	ldr	r3, [pc, #112]	; (8001a04 <HAL_I2C_MspInit+0xa0>)
 8001994:	69db      	ldr	r3, [r3, #28]
 8001996:	f003 0302 	and.w	r3, r3, #2
 800199a:	613b      	str	r3, [r7, #16]
 800199c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_SDA_Pin|I2C_SCL_Pin;
 800199e:	f44f 7340 	mov.w	r3, #768	; 0x300
 80019a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019a4:	2312      	movs	r3, #18
 80019a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a8:	2300      	movs	r3, #0
 80019aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ac:	2303      	movs	r3, #3
 80019ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80019b0:	2304      	movs	r3, #4
 80019b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019b4:	f107 0314 	add.w	r3, r7, #20
 80019b8:	4619      	mov	r1, r3
 80019ba:	4813      	ldr	r0, [pc, #76]	; (8001a08 <HAL_I2C_MspInit+0xa4>)
 80019bc:	f001 f81c 	bl	80029f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80019c0:	4b10      	ldr	r3, [pc, #64]	; (8001a04 <HAL_I2C_MspInit+0xa0>)
 80019c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c4:	4a0f      	ldr	r2, [pc, #60]	; (8001a04 <HAL_I2C_MspInit+0xa0>)
 80019c6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80019ca:	6253      	str	r3, [r2, #36]	; 0x24
 80019cc:	4b0d      	ldr	r3, [pc, #52]	; (8001a04 <HAL_I2C_MspInit+0xa0>)
 80019ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019d4:	60fb      	str	r3, [r7, #12]
 80019d6:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80019d8:	2200      	movs	r2, #0
 80019da:	2100      	movs	r1, #0
 80019dc:	201f      	movs	r0, #31
 80019de:	f000 ff4a 	bl	8002876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80019e2:	201f      	movs	r0, #31
 80019e4:	f000 ff63 	bl	80028ae <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80019e8:	2200      	movs	r2, #0
 80019ea:	2100      	movs	r1, #0
 80019ec:	2020      	movs	r0, #32
 80019ee:	f000 ff42 	bl	8002876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80019f2:	2020      	movs	r0, #32
 80019f4:	f000 ff5b 	bl	80028ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80019f8:	bf00      	nop
 80019fa:	3728      	adds	r7, #40	; 0x28
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	40005400 	.word	0x40005400
 8001a04:	40023800 	.word	0x40023800
 8001a08:	40020400 	.word	0x40020400

08001a0c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a08      	ldr	r2, [pc, #32]	; (8001a3c <HAL_RTC_MspInit+0x30>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d10a      	bne.n	8001a34 <HAL_RTC_MspInit+0x28>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001a1e:	4b08      	ldr	r3, [pc, #32]	; (8001a40 <HAL_RTC_MspInit+0x34>)
 8001a20:	2201      	movs	r2, #1
 8001a22:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001a24:	2200      	movs	r2, #0
 8001a26:	2100      	movs	r1, #0
 8001a28:	2029      	movs	r0, #41	; 0x29
 8001a2a:	f000 ff24 	bl	8002876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001a2e:	2029      	movs	r0, #41	; 0x29
 8001a30:	f000 ff3d 	bl	80028ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001a34:	bf00      	nop
 8001a36:	3708      	adds	r7, #8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	40002800 	.word	0x40002800
 8001a40:	424706d8 	.word	0x424706d8

08001a44 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b08a      	sub	sp, #40	; 0x28
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a4c:	f107 0314 	add.w	r3, r7, #20
 8001a50:	2200      	movs	r2, #0
 8001a52:	601a      	str	r2, [r3, #0]
 8001a54:	605a      	str	r2, [r3, #4]
 8001a56:	609a      	str	r2, [r3, #8]
 8001a58:	60da      	str	r2, [r3, #12]
 8001a5a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a1b      	ldr	r2, [pc, #108]	; (8001ad0 <HAL_SPI_MspInit+0x8c>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d130      	bne.n	8001ac8 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001a66:	4b1b      	ldr	r3, [pc, #108]	; (8001ad4 <HAL_SPI_MspInit+0x90>)
 8001a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a6a:	4a1a      	ldr	r2, [pc, #104]	; (8001ad4 <HAL_SPI_MspInit+0x90>)
 8001a6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a70:	6253      	str	r3, [r2, #36]	; 0x24
 8001a72:	4b18      	ldr	r3, [pc, #96]	; (8001ad4 <HAL_SPI_MspInit+0x90>)
 8001a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a7a:	613b      	str	r3, [r7, #16]
 8001a7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a7e:	4b15      	ldr	r3, [pc, #84]	; (8001ad4 <HAL_SPI_MspInit+0x90>)
 8001a80:	69db      	ldr	r3, [r3, #28]
 8001a82:	4a14      	ldr	r2, [pc, #80]	; (8001ad4 <HAL_SPI_MspInit+0x90>)
 8001a84:	f043 0302 	orr.w	r3, r3, #2
 8001a88:	61d3      	str	r3, [r2, #28]
 8001a8a:	4b12      	ldr	r3, [pc, #72]	; (8001ad4 <HAL_SPI_MspInit+0x90>)
 8001a8c:	69db      	ldr	r3, [r3, #28]
 8001a8e:	f003 0302 	and.w	r3, r3, #2
 8001a92:	60fb      	str	r3, [r7, #12]
 8001a94:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001a96:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001a9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001aa8:	2305      	movs	r3, #5
 8001aaa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aac:	f107 0314 	add.w	r3, r7, #20
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	4809      	ldr	r0, [pc, #36]	; (8001ad8 <HAL_SPI_MspInit+0x94>)
 8001ab4:	f000 ffa0 	bl	80029f8 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8001ab8:	2200      	movs	r2, #0
 8001aba:	2100      	movs	r1, #0
 8001abc:	2024      	movs	r0, #36	; 0x24
 8001abe:	f000 feda 	bl	8002876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001ac2:	2024      	movs	r0, #36	; 0x24
 8001ac4:	f000 fef3 	bl	80028ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001ac8:	bf00      	nop
 8001aca:	3728      	adds	r7, #40	; 0x28
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	40003800 	.word	0x40003800
 8001ad4:	40023800 	.word	0x40023800
 8001ad8:	40020400 	.word	0x40020400

08001adc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b08a      	sub	sp, #40	; 0x28
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae4:	f107 0314 	add.w	r3, r7, #20
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
 8001af2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a1b      	ldr	r2, [pc, #108]	; (8001b68 <HAL_UART_MspInit+0x8c>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d130      	bne.n	8001b60 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001afe:	4b1b      	ldr	r3, [pc, #108]	; (8001b6c <HAL_UART_MspInit+0x90>)
 8001b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b02:	4a1a      	ldr	r2, [pc, #104]	; (8001b6c <HAL_UART_MspInit+0x90>)
 8001b04:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b08:	6253      	str	r3, [r2, #36]	; 0x24
 8001b0a:	4b18      	ldr	r3, [pc, #96]	; (8001b6c <HAL_UART_MspInit+0x90>)
 8001b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b0e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b12:	613b      	str	r3, [r7, #16]
 8001b14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b16:	4b15      	ldr	r3, [pc, #84]	; (8001b6c <HAL_UART_MspInit+0x90>)
 8001b18:	69db      	ldr	r3, [r3, #28]
 8001b1a:	4a14      	ldr	r2, [pc, #80]	; (8001b6c <HAL_UART_MspInit+0x90>)
 8001b1c:	f043 0304 	orr.w	r3, r3, #4
 8001b20:	61d3      	str	r3, [r2, #28]
 8001b22:	4b12      	ldr	r3, [pc, #72]	; (8001b6c <HAL_UART_MspInit+0x90>)
 8001b24:	69db      	ldr	r3, [r3, #28]
 8001b26:	f003 0304 	and.w	r3, r3, #4
 8001b2a:	60fb      	str	r3, [r7, #12]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = UART_RX_Pin|UART_TX_Pin;
 8001b2e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001b32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b34:	2302      	movs	r3, #2
 8001b36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b40:	2307      	movs	r3, #7
 8001b42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b44:	f107 0314 	add.w	r3, r7, #20
 8001b48:	4619      	mov	r1, r3
 8001b4a:	4809      	ldr	r0, [pc, #36]	; (8001b70 <HAL_UART_MspInit+0x94>)
 8001b4c:	f000 ff54 	bl	80029f8 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001b50:	2200      	movs	r2, #0
 8001b52:	2100      	movs	r1, #0
 8001b54:	2027      	movs	r0, #39	; 0x27
 8001b56:	f000 fe8e 	bl	8002876 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001b5a:	2027      	movs	r0, #39	; 0x27
 8001b5c:	f000 fea7 	bl	80028ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001b60:	bf00      	nop
 8001b62:	3728      	adds	r7, #40	; 0x28
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bd80      	pop	{r7, pc}
 8001b68:	40004800 	.word	0x40004800
 8001b6c:	40023800 	.word	0x40023800
 8001b70:	40020800 	.word	0x40020800

08001b74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b78:	e7fe      	b.n	8001b78 <NMI_Handler+0x4>

08001b7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b7e:	e7fe      	b.n	8001b7e <HardFault_Handler+0x4>

08001b80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b84:	e7fe      	b.n	8001b84 <MemManage_Handler+0x4>

08001b86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b86:	b480      	push	{r7}
 8001b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b8a:	e7fe      	b.n	8001b8a <BusFault_Handler+0x4>

08001b8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b90:	e7fe      	b.n	8001b90 <UsageFault_Handler+0x4>

08001b92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b92:	b480      	push	{r7}
 8001b94:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001b96:	bf00      	nop
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bc80      	pop	{r7}
 8001b9c:	4770      	bx	lr

08001b9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b9e:	b480      	push	{r7}
 8001ba0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ba2:	bf00      	nop
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bc80      	pop	{r7}
 8001ba8:	4770      	bx	lr

08001baa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001baa:	b480      	push	{r7}
 8001bac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bae:	bf00      	nop
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bc80      	pop	{r7}
 8001bb4:	4770      	bx	lr
	...

08001bb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	if(Timer1 > 0)
 8001bbc:	4b0b      	ldr	r3, [pc, #44]	; (8001bec <SysTick_Handler+0x34>)
 8001bbe:	881b      	ldrh	r3, [r3, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d005      	beq.n	8001bd0 <SysTick_Handler+0x18>
		Timer1--;
 8001bc4:	4b09      	ldr	r3, [pc, #36]	; (8001bec <SysTick_Handler+0x34>)
 8001bc6:	881b      	ldrh	r3, [r3, #0]
 8001bc8:	3b01      	subs	r3, #1
 8001bca:	b29a      	uxth	r2, r3
 8001bcc:	4b07      	ldr	r3, [pc, #28]	; (8001bec <SysTick_Handler+0x34>)
 8001bce:	801a      	strh	r2, [r3, #0]

	if(Timer2 > 0)
 8001bd0:	4b07      	ldr	r3, [pc, #28]	; (8001bf0 <SysTick_Handler+0x38>)
 8001bd2:	881b      	ldrh	r3, [r3, #0]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d005      	beq.n	8001be4 <SysTick_Handler+0x2c>
		Timer2--;
 8001bd8:	4b05      	ldr	r3, [pc, #20]	; (8001bf0 <SysTick_Handler+0x38>)
 8001bda:	881b      	ldrh	r3, [r3, #0]
 8001bdc:	3b01      	subs	r3, #1
 8001bde:	b29a      	uxth	r2, r3
 8001be0:	4b03      	ldr	r3, [pc, #12]	; (8001bf0 <SysTick_Handler+0x38>)
 8001be2:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001be4:	f000 f8d6 	bl	8001d94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001be8:	bf00      	nop
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	20000346 	.word	0x20000346
 8001bf0:	20000344 	.word	0x20000344

08001bf4 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8001bf8:	bf00      	nop
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bc80      	pop	{r7}
 8001bfe:	4770      	bx	lr

08001c00 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001c04:	4802      	ldr	r0, [pc, #8]	; (8001c10 <I2C1_EV_IRQHandler+0x10>)
 8001c06:	f001 f9eb 	bl	8002fe0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001c0a:	bf00      	nop
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20001420 	.word	0x20001420

08001c14 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001c18:	4802      	ldr	r0, [pc, #8]	; (8001c24 <I2C1_ER_IRQHandler+0x10>)
 8001c1a:	f001 fb52 	bl	80032c2 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001c1e:	bf00      	nop
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	20001420 	.word	0x20001420

08001c28 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001c2c:	4802      	ldr	r0, [pc, #8]	; (8001c38 <SPI2_IRQHandler+0x10>)
 8001c2e:	f004 fc63 	bl	80064f8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001c32:	bf00      	nop
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	2000034c 	.word	0x2000034c

08001c3c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */
  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001c40:	4802      	ldr	r0, [pc, #8]	; (8001c4c <USART3_IRQHandler+0x10>)
 8001c42:	f004 fe75 	bl	8006930 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001c46:	bf00      	nop
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	200003a4 	.word	0x200003a4

08001c50 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupts through EXTI line17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001c54:	4802      	ldr	r0, [pc, #8]	; (8001c60 <RTC_Alarm_IRQHandler+0x10>)
 8001c56:	f004 f82d 	bl	8005cb4 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001c5a:	bf00      	nop
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	200014e0 	.word	0x200014e0

08001c64 <_kill>:
{
	return 1;
}

int _kill(int pid, int sig)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
 8001c6c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001c6e:	f008 fec1 	bl	800a9f4 <__errno>
 8001c72:	4603      	mov	r3, r0
 8001c74:	2216      	movs	r2, #22
 8001c76:	601a      	str	r2, [r3, #0]
	return -1;
 8001c78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3708      	adds	r7, #8
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <_exit>:

void _exit (int status)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b082      	sub	sp, #8
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001c8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	f7ff ffe7 	bl	8001c64 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001c96:	e7fe      	b.n	8001c96 <_exit+0x12>

08001c98 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c9c:	bf00      	nop
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bc80      	pop	{r7}
 8001ca2:	4770      	bx	lr

08001ca4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ca4:	480c      	ldr	r0, [pc, #48]	; (8001cd8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001ca6:	490d      	ldr	r1, [pc, #52]	; (8001cdc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ca8:	4a0d      	ldr	r2, [pc, #52]	; (8001ce0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001caa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cac:	e002      	b.n	8001cb4 <LoopCopyDataInit>

08001cae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cb2:	3304      	adds	r3, #4

08001cb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cb8:	d3f9      	bcc.n	8001cae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cba:	4a0a      	ldr	r2, [pc, #40]	; (8001ce4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001cbc:	4c0a      	ldr	r4, [pc, #40]	; (8001ce8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cc0:	e001      	b.n	8001cc6 <LoopFillZerobss>

08001cc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cc4:	3204      	adds	r2, #4

08001cc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cc8:	d3fb      	bcc.n	8001cc2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001cca:	f7ff ffe5 	bl	8001c98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001cce:	f008 feab 	bl	800aa28 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001cd2:	f7ff f895 	bl	8000e00 <main>
  bx lr
 8001cd6:	4770      	bx	lr
  ldr r0, =_sdata
 8001cd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cdc:	200000f0 	.word	0x200000f0
  ldr r2, =_sidata
 8001ce0:	0800afa8 	.word	0x0800afa8
  ldr r2, =_sbss
 8001ce4:	200000f0 	.word	0x200000f0
  ldr r4, =_ebss
 8001ce8:	20004620 	.word	0x20004620

08001cec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cec:	e7fe      	b.n	8001cec <ADC1_IRQHandler>

08001cee <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b082      	sub	sp, #8
 8001cf2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cf8:	2003      	movs	r0, #3
 8001cfa:	f000 fdb1 	bl	8002860 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001cfe:	200f      	movs	r0, #15
 8001d00:	f000 f80e 	bl	8001d20 <HAL_InitTick>
 8001d04:	4603      	mov	r3, r0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d002      	beq.n	8001d10 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	71fb      	strb	r3, [r7, #7]
 8001d0e:	e001      	b.n	8001d14 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d10:	f7ff fdb2 	bl	8001878 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d14:	79fb      	ldrb	r3, [r7, #7]
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3708      	adds	r7, #8
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
	...

08001d20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001d2c:	4b16      	ldr	r3, [pc, #88]	; (8001d88 <HAL_InitTick+0x68>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d022      	beq.n	8001d7a <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001d34:	4b15      	ldr	r3, [pc, #84]	; (8001d8c <HAL_InitTick+0x6c>)
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	4b13      	ldr	r3, [pc, #76]	; (8001d88 <HAL_InitTick+0x68>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001d40:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d44:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f000 fdbe 	bl	80028ca <HAL_SYSTICK_Config>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d10f      	bne.n	8001d74 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2b0f      	cmp	r3, #15
 8001d58:	d809      	bhi.n	8001d6e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	6879      	ldr	r1, [r7, #4]
 8001d5e:	f04f 30ff 	mov.w	r0, #4294967295
 8001d62:	f000 fd88 	bl	8002876 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d66:	4a0a      	ldr	r2, [pc, #40]	; (8001d90 <HAL_InitTick+0x70>)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6013      	str	r3, [r2, #0]
 8001d6c:	e007      	b.n	8001d7e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	73fb      	strb	r3, [r7, #15]
 8001d72:	e004      	b.n	8001d7e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	73fb      	strb	r3, [r7, #15]
 8001d78:	e001      	b.n	8001d7e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3710      	adds	r7, #16
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	20000074 	.word	0x20000074
 8001d8c:	2000006c 	.word	0x2000006c
 8001d90:	20000070 	.word	0x20000070

08001d94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d98:	4b05      	ldr	r3, [pc, #20]	; (8001db0 <HAL_IncTick+0x1c>)
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	4b05      	ldr	r3, [pc, #20]	; (8001db4 <HAL_IncTick+0x20>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	4413      	add	r3, r2
 8001da2:	4a03      	ldr	r2, [pc, #12]	; (8001db0 <HAL_IncTick+0x1c>)
 8001da4:	6013      	str	r3, [r2, #0]
}
 8001da6:	bf00      	nop
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bc80      	pop	{r7}
 8001dac:	4770      	bx	lr
 8001dae:	bf00      	nop
 8001db0:	200025ac 	.word	0x200025ac
 8001db4:	20000074 	.word	0x20000074

08001db8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  return uwTick;
 8001dbc:	4b02      	ldr	r3, [pc, #8]	; (8001dc8 <HAL_GetTick+0x10>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bc80      	pop	{r7}
 8001dc6:	4770      	bx	lr
 8001dc8:	200025ac 	.word	0x200025ac

08001dcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dd4:	f7ff fff0 	bl	8001db8 <HAL_GetTick>
 8001dd8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001de4:	d004      	beq.n	8001df0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001de6:	4b09      	ldr	r3, [pc, #36]	; (8001e0c <HAL_Delay+0x40>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	68fa      	ldr	r2, [r7, #12]
 8001dec:	4413      	add	r3, r2
 8001dee:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001df0:	bf00      	nop
 8001df2:	f7ff ffe1 	bl	8001db8 <HAL_GetTick>
 8001df6:	4602      	mov	r2, r0
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	68fa      	ldr	r2, [r7, #12]
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	d8f7      	bhi.n	8001df2 <HAL_Delay+0x26>
  {
  }
}
 8001e02:	bf00      	nop
 8001e04:	bf00      	nop
 8001e06:	3710      	adds	r7, #16
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}
 8001e0c:	20000074 	.word	0x20000074

08001e10 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b08e      	sub	sp, #56	; 0x38
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 8001e22:	2300      	movs	r3, #0
 8001e24:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d101      	bne.n	8001e30 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	e127      	b.n	8002080 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	691b      	ldr	r3, [r3, #16]
 8001e34:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d115      	bne.n	8001e6a <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2200      	movs	r2, #0
 8001e42:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2200      	movs	r2, #0
 8001e48:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e4c:	4b8e      	ldr	r3, [pc, #568]	; (8002088 <HAL_ADC_Init+0x278>)
 8001e4e:	6a1b      	ldr	r3, [r3, #32]
 8001e50:	4a8d      	ldr	r2, [pc, #564]	; (8002088 <HAL_ADC_Init+0x278>)
 8001e52:	f043 0301 	orr.w	r3, r3, #1
 8001e56:	6213      	str	r3, [r2, #32]
 8001e58:	4b8b      	ldr	r3, [pc, #556]	; (8002088 <HAL_ADC_Init+0x278>)
 8001e5a:	6a1b      	ldr	r3, [r3, #32]
 8001e5c:	f003 0301 	and.w	r3, r3, #1
 8001e60:	60bb      	str	r3, [r7, #8]
 8001e62:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e64:	6878      	ldr	r0, [r7, #4]
 8001e66:	f7ff fd3d 	bl	80018e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e6e:	f003 0310 	and.w	r3, r3, #16
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	f040 80ff 	bne.w	8002076 <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e7c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001e80:	f023 0302 	bic.w	r3, r3, #2
 8001e84:	f043 0202 	orr.w	r2, r3, #2
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 8001e8c:	4b7f      	ldr	r3, [pc, #508]	; (800208c <HAL_ADC_Init+0x27c>)
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	497c      	ldr	r1, [pc, #496]	; (800208c <HAL_ADC_Init+0x27c>)
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001ea6:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001eae:	4619      	mov	r1, r3
 8001eb0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001eb4:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb6:	6a3b      	ldr	r3, [r7, #32]
 8001eb8:	fa93 f3a3 	rbit	r3, r3
 8001ebc:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	fab3 f383 	clz	r3, r3
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8001eca:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001ed0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001ed8:	4619      	mov	r1, r3
 8001eda:	2302      	movs	r3, #2
 8001edc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ee0:	fa93 f3a3 	rbit	r3, r3
 8001ee4:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8001ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee8:	fab3 f383 	clz	r3, r3
 8001eec:	b2db      	uxtb	r3, r3
 8001eee:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 8001ef2:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001ef4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001ef6:	4313      	orrs	r3, r2
 8001ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001efe:	2b10      	cmp	r3, #16
 8001f00:	d007      	beq.n	8001f12 <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f1c:	2b40      	cmp	r3, #64	; 0x40
 8001f1e:	d04f      	beq.n	8001fc0 <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	699b      	ldr	r3, [r3, #24]
 8001f24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f26:	4313      	orrs	r3, r2
 8001f28:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001f32:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	6912      	ldr	r2, [r2, #16]
 8001f38:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8001f3c:	d003      	beq.n	8001f46 <HAL_ADC_Init+0x136>
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	6912      	ldr	r2, [r2, #16]
 8001f42:	2a01      	cmp	r2, #1
 8001f44:	d102      	bne.n	8001f4c <HAL_ADC_Init+0x13c>
 8001f46:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f4a:	e000      	b.n	8001f4e <HAL_ADC_Init+0x13e>
 8001f4c:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 8001f4e:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001f50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f52:	4313      	orrs	r3, r2
 8001f54:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001f5c:	2b01      	cmp	r3, #1
 8001f5e:	d125      	bne.n	8001fac <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d114      	bne.n	8001f94 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6e:	3b01      	subs	r3, #1
 8001f70:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8001f74:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f76:	69ba      	ldr	r2, [r7, #24]
 8001f78:	fa92 f2a2 	rbit	r2, r2
 8001f7c:	617a      	str	r2, [r7, #20]
  return result;
 8001f7e:	697a      	ldr	r2, [r7, #20]
 8001f80:	fab2 f282 	clz	r2, r2
 8001f84:	b2d2      	uxtb	r2, r2
 8001f86:	4093      	lsls	r3, r2
 8001f88:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001f8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	633b      	str	r3, [r7, #48]	; 0x30
 8001f92:	e00b      	b.n	8001fac <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f98:	f043 0220 	orr.w	r2, r3, #32
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001fa4:	f043 0201 	orr.w	r2, r3, #1
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	685a      	ldr	r2, [r3, #4]
 8001fb2:	4b37      	ldr	r3, [pc, #220]	; (8002090 <HAL_ADC_Init+0x280>)
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	6812      	ldr	r2, [r2, #0]
 8001fba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001fbc:	430b      	orrs	r3, r1
 8001fbe:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	689a      	ldr	r2, [r3, #8]
 8001fc6:	4b33      	ldr	r3, [pc, #204]	; (8002094 <HAL_ADC_Init+0x284>)
 8001fc8:	4013      	ands	r3, r2
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	6812      	ldr	r2, [r2, #0]
 8001fce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001fd0:	430b      	orrs	r3, r1
 8001fd2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	691b      	ldr	r3, [r3, #16]
 8001fd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fdc:	d003      	beq.n	8001fe6 <HAL_ADC_Init+0x1d6>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	691b      	ldr	r3, [r3, #16]
 8001fe2:	2b01      	cmp	r3, #1
 8001fe4:	d119      	bne.n	800201a <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fec:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ff4:	3b01      	subs	r3, #1
 8001ff6:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 8001ffa:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ffc:	693a      	ldr	r2, [r7, #16]
 8001ffe:	fa92 f2a2 	rbit	r2, r2
 8002002:	60fa      	str	r2, [r7, #12]
  return result;
 8002004:	68fa      	ldr	r2, [r7, #12]
 8002006:	fab2 f282 	clz	r2, r2
 800200a:	b2d2      	uxtb	r2, r2
 800200c:	fa03 f202 	lsl.w	r2, r3, r2
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	430a      	orrs	r2, r1
 8002016:	631a      	str	r2, [r3, #48]	; 0x30
 8002018:	e007      	b.n	800202a <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 8002028:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	689a      	ldr	r2, [r3, #8]
 8002030:	4b19      	ldr	r3, [pc, #100]	; (8002098 <HAL_ADC_Init+0x288>)
 8002032:	4013      	ands	r3, r2
 8002034:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002036:	429a      	cmp	r2, r3
 8002038:	d10b      	bne.n	8002052 <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2200      	movs	r2, #0
 800203e:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002044:	f023 0303 	bic.w	r3, r3, #3
 8002048:	f043 0201 	orr.w	r2, r3, #1
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	64da      	str	r2, [r3, #76]	; 0x4c
 8002050:	e014      	b.n	800207c <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002056:	f023 0312 	bic.w	r3, r3, #18
 800205a:	f043 0210 	orr.w	r2, r3, #16
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002066:	f043 0201 	orr.w	r2, r3, #1
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8002074:	e002      	b.n	800207c <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002076:	2301      	movs	r3, #1
 8002078:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 800207c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8002080:	4618      	mov	r0, r3
 8002082:	3738      	adds	r7, #56	; 0x38
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	40023800 	.word	0x40023800
 800208c:	40012700 	.word	0x40012700
 8002090:	fcfc16ff 	.word	0xfcfc16ff
 8002094:	c0fff18d 	.word	0xc0fff18d
 8002098:	bf80fffe 	.word	0xbf80fffe

0800209c <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b084      	sub	sp, #16
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020a4:	2300      	movs	r3, #0
 80020a6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d101      	bne.n	80020b6 <HAL_ADC_Start+0x1a>
 80020b2:	2302      	movs	r3, #2
 80020b4:	e04e      	b.n	8002154 <HAL_ADC_Start+0xb8>
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2201      	movs	r2, #1
 80020ba:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f000 fa64 	bl	800258c <ADC_Enable>
 80020c4:	4603      	mov	r3, r0
 80020c6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80020c8:	7bfb      	ldrb	r3, [r7, #15]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d141      	bne.n	8002152 <HAL_ADC_Start+0xb6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020d2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80020d6:	f023 0301 	bic.w	r3, r3, #1
 80020da:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	64da      	str	r2, [r3, #76]	; 0x4c
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d007      	beq.n	8002100 <HAL_ADC_Start+0x64>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020f4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80020f8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002104:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002108:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800210c:	d106      	bne.n	800211c <HAL_ADC_Start+0x80>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002112:	f023 0206 	bic.w	r2, r3, #6
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	651a      	str	r2, [r3, #80]	; 0x50
 800211a:	e002      	b.n	8002122 <HAL_ADC_Start+0x86>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2200      	movs	r2, #0
 8002120:	651a      	str	r2, [r3, #80]	; 0x50
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002132:	601a      	str	r2, [r3, #0]
    
    /* Enable conversion of regular group.                                    */
    /* If software start has been selected, conversion starts immediately.    */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d107      	bne.n	8002152 <HAL_ADC_Start+0xb6>
    {
      /* Start ADC conversion on regular group */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_SWSTART);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	689a      	ldr	r2, [r3, #8]
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002150:	609a      	str	r2, [r3, #8]
    }
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002152:	7bfb      	ldrb	r3, [r7, #15]
}
 8002154:	4618      	mov	r0, r3
 8002156:	3710      	adds	r7, #16
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}

0800215c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002164:	2300      	movs	r3, #0
 8002166:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800216e:	2b01      	cmp	r3, #1
 8002170:	d101      	bne.n	8002176 <HAL_ADC_Stop+0x1a>
 8002172:	2302      	movs	r3, #2
 8002174:	e01a      	b.n	80021ac <HAL_ADC_Stop+0x50>
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2201      	movs	r2, #1
 800217a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f000 fa60 	bl	8002644 <ADC_ConversionStop_Disable>
 8002184:	4603      	mov	r3, r0
 8002186:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002188:	7bfb      	ldrb	r3, [r7, #15]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d109      	bne.n	80021a2 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002192:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002196:	f023 0301 	bic.w	r3, r3, #1
 800219a:	f043 0201 	orr.w	r2, r3, #1
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	64da      	str	r2, [r3, #76]	; 0x4c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2200      	movs	r2, #0
 80021a6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 80021aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3710      	adds	r7, #16
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80021be:	2300      	movs	r3, #0
 80021c0:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and and polling for end of each conversion. */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021d0:	d113      	bne.n	80021fa <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80021dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021e0:	d10b      	bne.n	80021fa <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021e6:	f043 0220 	orr.w	r2, r3, #32
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2200      	movs	r2, #0
 80021f2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e068      	b.n	80022cc <HAL_ADC_PollForConversion+0x118>
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80021fa:	f7ff fddd 	bl	8001db8 <HAL_GetTick>
 80021fe:	60f8      	str	r0, [r7, #12]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002200:	e021      	b.n	8002246 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002208:	d01d      	beq.n	8002246 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	2b00      	cmp	r3, #0
 800220e:	d007      	beq.n	8002220 <HAL_ADC_PollForConversion+0x6c>
 8002210:	f7ff fdd2 	bl	8001db8 <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	683a      	ldr	r2, [r7, #0]
 800221c:	429a      	cmp	r2, r3
 800221e:	d212      	bcs.n	8002246 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 0302 	and.w	r3, r3, #2
 800222a:	2b00      	cmp	r3, #0
 800222c:	d10b      	bne.n	8002246 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002232:	f043 0204 	orr.w	r2, r3, #4
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	64da      	str	r2, [r3, #76]	; 0x4c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2200      	movs	r2, #0
 800223e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

          return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e042      	b.n	80022cc <HAL_ADC_PollForConversion+0x118>
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 0302 	and.w	r3, r3, #2
 8002250:	2b00      	cmp	r3, #0
 8002252:	d0d6      	beq.n	8002202 <HAL_ADC_PollForConversion+0x4e>
  }
  
  /* Clear end of conversion flag of regular group if low power feature     */
  /* "Auto Wait" is disabled, to not interfere with this feature until data */
  /* register is read using function HAL_ADC_GetValue().                    */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	699b      	ldr	r3, [r3, #24]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d104      	bne.n	8002266 <HAL_ADC_PollForConversion+0xb2>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f06f 0212 	mvn.w	r2, #18
 8002264:	601a      	str	r2, [r3, #0]
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800226a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	64da      	str	r2, [r3, #76]	; 0x4c
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32L1, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d124      	bne.n	80022ca <HAL_ADC_PollForConversion+0x116>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002286:	2b00      	cmp	r3, #0
 8002288:	d11f      	bne.n	80022ca <HAL_ADC_PollForConversion+0x116>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002290:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002294:	2b00      	cmp	r3, #0
 8002296:	d006      	beq.n	80022a6 <HAL_ADC_PollForConversion+0xf2>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	689b      	ldr	r3, [r3, #8]
 800229e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d111      	bne.n	80022ca <HAL_ADC_PollForConversion+0x116>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	64da      	str	r2, [r3, #76]	; 0x4c
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d105      	bne.n	80022ca <HAL_ADC_PollForConversion+0x116>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022c2:	f043 0201 	orr.w	r2, r3, #1
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	64da      	str	r2, [r3, #76]	; 0x4c
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80022ca:	2300      	movs	r3, #0
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3710      	adds	r7, #16
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b083      	sub	sp, #12
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	370c      	adds	r7, #12
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bc80      	pop	{r7}
 80022ea:	4770      	bx	lr

080022ec <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b085      	sub	sp, #20
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
 80022f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022f6:	2300      	movs	r3, #0
 80022f8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 80022fa:	2300      	movs	r3, #0
 80022fc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8002304:	2b01      	cmp	r3, #1
 8002306:	d101      	bne.n	800230c <HAL_ADC_ConfigChannel+0x20>
 8002308:	2302      	movs	r3, #2
 800230a:	e134      	b.n	8002576 <HAL_ADC_ConfigChannel+0x28a>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2201      	movs	r2, #1
 8002310:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	2b06      	cmp	r3, #6
 800231a:	d81c      	bhi.n	8002356 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	685a      	ldr	r2, [r3, #4]
 8002326:	4613      	mov	r3, r2
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	4413      	add	r3, r2
 800232c:	3b05      	subs	r3, #5
 800232e:	221f      	movs	r2, #31
 8002330:	fa02 f303 	lsl.w	r3, r2, r3
 8002334:	43db      	mvns	r3, r3
 8002336:	4019      	ands	r1, r3
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	6818      	ldr	r0, [r3, #0]
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685a      	ldr	r2, [r3, #4]
 8002340:	4613      	mov	r3, r2
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	4413      	add	r3, r2
 8002346:	3b05      	subs	r3, #5
 8002348:	fa00 f203 	lsl.w	r2, r0, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	430a      	orrs	r2, r1
 8002352:	641a      	str	r2, [r3, #64]	; 0x40
 8002354:	e07e      	b.n	8002454 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	2b0c      	cmp	r3, #12
 800235c:	d81c      	bhi.n	8002398 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685a      	ldr	r2, [r3, #4]
 8002368:	4613      	mov	r3, r2
 800236a:	009b      	lsls	r3, r3, #2
 800236c:	4413      	add	r3, r2
 800236e:	3b23      	subs	r3, #35	; 0x23
 8002370:	221f      	movs	r2, #31
 8002372:	fa02 f303 	lsl.w	r3, r2, r3
 8002376:	43db      	mvns	r3, r3
 8002378:	4019      	ands	r1, r3
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	6818      	ldr	r0, [r3, #0]
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	685a      	ldr	r2, [r3, #4]
 8002382:	4613      	mov	r3, r2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	4413      	add	r3, r2
 8002388:	3b23      	subs	r3, #35	; 0x23
 800238a:	fa00 f203 	lsl.w	r2, r0, r3
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	430a      	orrs	r2, r1
 8002394:	63da      	str	r2, [r3, #60]	; 0x3c
 8002396:	e05d      	b.n	8002454 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	2b12      	cmp	r3, #18
 800239e:	d81c      	bhi.n	80023da <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	685a      	ldr	r2, [r3, #4]
 80023aa:	4613      	mov	r3, r2
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	4413      	add	r3, r2
 80023b0:	3b41      	subs	r3, #65	; 0x41
 80023b2:	221f      	movs	r2, #31
 80023b4:	fa02 f303 	lsl.w	r3, r2, r3
 80023b8:	43db      	mvns	r3, r3
 80023ba:	4019      	ands	r1, r3
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	6818      	ldr	r0, [r3, #0]
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	685a      	ldr	r2, [r3, #4]
 80023c4:	4613      	mov	r3, r2
 80023c6:	009b      	lsls	r3, r3, #2
 80023c8:	4413      	add	r3, r2
 80023ca:	3b41      	subs	r3, #65	; 0x41
 80023cc:	fa00 f203 	lsl.w	r2, r0, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	430a      	orrs	r2, r1
 80023d6:	639a      	str	r2, [r3, #56]	; 0x38
 80023d8:	e03c      	b.n	8002454 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	2b18      	cmp	r3, #24
 80023e0:	d81c      	bhi.n	800241c <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685a      	ldr	r2, [r3, #4]
 80023ec:	4613      	mov	r3, r2
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	4413      	add	r3, r2
 80023f2:	3b5f      	subs	r3, #95	; 0x5f
 80023f4:	221f      	movs	r2, #31
 80023f6:	fa02 f303 	lsl.w	r3, r2, r3
 80023fa:	43db      	mvns	r3, r3
 80023fc:	4019      	ands	r1, r3
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	6818      	ldr	r0, [r3, #0]
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	685a      	ldr	r2, [r3, #4]
 8002406:	4613      	mov	r3, r2
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	4413      	add	r3, r2
 800240c:	3b5f      	subs	r3, #95	; 0x5f
 800240e:	fa00 f203 	lsl.w	r2, r0, r3
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	430a      	orrs	r2, r1
 8002418:	635a      	str	r2, [r3, #52]	; 0x34
 800241a:	e01b      	b.n	8002454 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	685a      	ldr	r2, [r3, #4]
 8002426:	4613      	mov	r3, r2
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	4413      	add	r3, r2
 800242c:	3b7d      	subs	r3, #125	; 0x7d
 800242e:	221f      	movs	r2, #31
 8002430:	fa02 f303 	lsl.w	r3, r2, r3
 8002434:	43db      	mvns	r3, r3
 8002436:	4019      	ands	r1, r3
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	6818      	ldr	r0, [r3, #0]
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	685a      	ldr	r2, [r3, #4]
 8002440:	4613      	mov	r3, r2
 8002442:	009b      	lsls	r3, r3, #2
 8002444:	4413      	add	r3, r2
 8002446:	3b7d      	subs	r3, #125	; 0x7d
 8002448:	fa00 f203 	lsl.w	r2, r0, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	430a      	orrs	r2, r1
 8002452:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2b09      	cmp	r3, #9
 800245a:	d81a      	bhi.n	8002492 <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	6959      	ldr	r1, [r3, #20]
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	4613      	mov	r3, r2
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	4413      	add	r3, r2
 800246c:	2207      	movs	r2, #7
 800246e:	fa02 f303 	lsl.w	r3, r2, r3
 8002472:	43db      	mvns	r3, r3
 8002474:	4019      	ands	r1, r3
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	6898      	ldr	r0, [r3, #8]
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	4613      	mov	r3, r2
 8002480:	005b      	lsls	r3, r3, #1
 8002482:	4413      	add	r3, r2
 8002484:	fa00 f203 	lsl.w	r2, r0, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	430a      	orrs	r2, r1
 800248e:	615a      	str	r2, [r3, #20]
 8002490:	e042      	b.n	8002518 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	2b13      	cmp	r3, #19
 8002498:	d81c      	bhi.n	80024d4 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	6919      	ldr	r1, [r3, #16]
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	4613      	mov	r3, r2
 80024a6:	005b      	lsls	r3, r3, #1
 80024a8:	4413      	add	r3, r2
 80024aa:	3b1e      	subs	r3, #30
 80024ac:	2207      	movs	r2, #7
 80024ae:	fa02 f303 	lsl.w	r3, r2, r3
 80024b2:	43db      	mvns	r3, r3
 80024b4:	4019      	ands	r1, r3
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	6898      	ldr	r0, [r3, #8]
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	4613      	mov	r3, r2
 80024c0:	005b      	lsls	r3, r3, #1
 80024c2:	4413      	add	r3, r2
 80024c4:	3b1e      	subs	r3, #30
 80024c6:	fa00 f203 	lsl.w	r2, r0, r3
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	430a      	orrs	r2, r1
 80024d0:	611a      	str	r2, [r3, #16]
 80024d2:	e021      	b.n	8002518 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 80024d4:	683b      	ldr	r3, [r7, #0]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2b1a      	cmp	r3, #26
 80024da:	d81c      	bhi.n	8002516 <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	68d9      	ldr	r1, [r3, #12]
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	4613      	mov	r3, r2
 80024e8:	005b      	lsls	r3, r3, #1
 80024ea:	4413      	add	r3, r2
 80024ec:	3b3c      	subs	r3, #60	; 0x3c
 80024ee:	2207      	movs	r2, #7
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	43db      	mvns	r3, r3
 80024f6:	4019      	ands	r1, r3
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	6898      	ldr	r0, [r3, #8]
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	681a      	ldr	r2, [r3, #0]
 8002500:	4613      	mov	r3, r2
 8002502:	005b      	lsls	r3, r3, #1
 8002504:	4413      	add	r3, r2
 8002506:	3b3c      	subs	r3, #60	; 0x3c
 8002508:	fa00 f203 	lsl.w	r2, r0, r3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	430a      	orrs	r2, r1
 8002512:	60da      	str	r2, [r3, #12]
 8002514:	e000      	b.n	8002518 <HAL_ADC_ConfigChannel+0x22c>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 8002516:	bf00      	nop
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	2b10      	cmp	r3, #16
 800251e:	d003      	beq.n	8002528 <HAL_ADC_ConfigChannel+0x23c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002524:	2b11      	cmp	r3, #17
 8002526:	d121      	bne.n	800256c <HAL_ADC_ConfigChannel+0x280>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8002528:	4b15      	ldr	r3, [pc, #84]	; (8002580 <HAL_ADC_ConfigChannel+0x294>)
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002530:	2b00      	cmp	r3, #0
 8002532:	d11b      	bne.n	800256c <HAL_ADC_ConfigChannel+0x280>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8002534:	4b12      	ldr	r3, [pc, #72]	; (8002580 <HAL_ADC_ConfigChannel+0x294>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	4a11      	ldr	r2, [pc, #68]	; (8002580 <HAL_ADC_ConfigChannel+0x294>)
 800253a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800253e:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	2b10      	cmp	r3, #16
 8002546:	d111      	bne.n	800256c <HAL_ADC_ConfigChannel+0x280>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002548:	4b0e      	ldr	r3, [pc, #56]	; (8002584 <HAL_ADC_ConfigChannel+0x298>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a0e      	ldr	r2, [pc, #56]	; (8002588 <HAL_ADC_ConfigChannel+0x29c>)
 800254e:	fba2 2303 	umull	r2, r3, r2, r3
 8002552:	0c9a      	lsrs	r2, r3, #18
 8002554:	4613      	mov	r3, r2
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	4413      	add	r3, r2
 800255a:	005b      	lsls	r3, r3, #1
 800255c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 800255e:	e002      	b.n	8002566 <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	3b01      	subs	r3, #1
 8002564:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8002566:	68bb      	ldr	r3, [r7, #8]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d1f9      	bne.n	8002560 <HAL_ADC_ConfigChannel+0x274>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2200      	movs	r2, #0
 8002570:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 8002574:	7bfb      	ldrb	r3, [r7, #15]
}
 8002576:	4618      	mov	r0, r3
 8002578:	3714      	adds	r7, #20
 800257a:	46bd      	mov	sp, r7
 800257c:	bc80      	pop	{r7}
 800257e:	4770      	bx	lr
 8002580:	40012700 	.word	0x40012700
 8002584:	2000006c 	.word	0x2000006c
 8002588:	431bde83 	.word	0x431bde83

0800258c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002594:	2300      	movs	r3, #0
 8002596:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0;
 8002598:	2300      	movs	r3, #0
 800259a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025a6:	2b40      	cmp	r3, #64	; 0x40
 80025a8:	d043      	beq.n	8002632 <ADC_Enable+0xa6>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	689a      	ldr	r2, [r3, #8]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f042 0201 	orr.w	r2, r2, #1
 80025b8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80025ba:	4b20      	ldr	r3, [pc, #128]	; (800263c <ADC_Enable+0xb0>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a20      	ldr	r2, [pc, #128]	; (8002640 <ADC_Enable+0xb4>)
 80025c0:	fba2 2303 	umull	r2, r3, r2, r3
 80025c4:	0c9a      	lsrs	r2, r3, #18
 80025c6:	4613      	mov	r3, r2
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	4413      	add	r3, r2
 80025cc:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 80025ce:	e002      	b.n	80025d6 <ADC_Enable+0x4a>
    {
      wait_loop_index--;
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	3b01      	subs	r3, #1
 80025d4:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d1f9      	bne.n	80025d0 <ADC_Enable+0x44>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();    
 80025dc:	f7ff fbec 	bl	8001db8 <HAL_GetTick>
 80025e0:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80025e2:	e01f      	b.n	8002624 <ADC_Enable+0x98>
    {
      if((HAL_GetTick() - tickstart ) > ADC_ENABLE_TIMEOUT)
 80025e4:	f7ff fbe8 	bl	8001db8 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d918      	bls.n	8002624 <ADC_Enable+0x98>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025fc:	2b40      	cmp	r3, #64	; 0x40
 80025fe:	d011      	beq.n	8002624 <ADC_Enable+0x98>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002604:	f043 0210 	orr.w	r2, r3, #16
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	64da      	str	r2, [r3, #76]	; 0x4c

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002610:	f043 0201 	orr.w	r2, r3, #1
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	651a      	str	r2, [r3, #80]	; 0x50

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2200      	movs	r2, #0
 800261c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

          return HAL_ERROR;
 8002620:	2301      	movs	r3, #1
 8002622:	e007      	b.n	8002634 <ADC_Enable+0xa8>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800262e:	2b40      	cmp	r3, #64	; 0x40
 8002630:	d1d8      	bne.n	80025e4 <ADC_Enable+0x58>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002632:	2300      	movs	r3, #0
}
 8002634:	4618      	mov	r0, r3
 8002636:	3710      	adds	r7, #16
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	2000006c 	.word	0x2000006c
 8002640:	431bde83 	.word	0x431bde83

08002644 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800264c:	2300      	movs	r3, #0
 800264e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800265a:	2b40      	cmp	r3, #64	; 0x40
 800265c:	d12e      	bne.n	80026bc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	689a      	ldr	r2, [r3, #8]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f022 0201 	bic.w	r2, r2, #1
 800266c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800266e:	f7ff fba3 	bl	8001db8 <HAL_GetTick>
 8002672:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */    
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002674:	e01b      	b.n	80026ae <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart ) > ADC_DISABLE_TIMEOUT)
 8002676:	f7ff fb9f 	bl	8001db8 <HAL_GetTick>
 800267a:	4602      	mov	r2, r0
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	2b02      	cmp	r3, #2
 8002682:	d914      	bls.n	80026ae <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800268e:	2b40      	cmp	r3, #64	; 0x40
 8002690:	d10d      	bne.n	80026ae <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002696:	f043 0210 	orr.w	r2, r3, #16
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	64da      	str	r2, [r3, #76]	; 0x4c

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80026a2:	f043 0201 	orr.w	r2, r3, #1
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	651a      	str	r2, [r3, #80]	; 0x50

          return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e007      	b.n	80026be <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026b8:	2b40      	cmp	r3, #64	; 0x40
 80026ba:	d0dc      	beq.n	8002676 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80026bc:	2300      	movs	r3, #0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3710      	adds	r7, #16
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
	...

080026c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b085      	sub	sp, #20
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	f003 0307 	and.w	r3, r3, #7
 80026d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026d8:	4b0c      	ldr	r3, [pc, #48]	; (800270c <__NVIC_SetPriorityGrouping+0x44>)
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026de:	68ba      	ldr	r2, [r7, #8]
 80026e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026e4:	4013      	ands	r3, r2
 80026e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026fa:	4a04      	ldr	r2, [pc, #16]	; (800270c <__NVIC_SetPriorityGrouping+0x44>)
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	60d3      	str	r3, [r2, #12]
}
 8002700:	bf00      	nop
 8002702:	3714      	adds	r7, #20
 8002704:	46bd      	mov	sp, r7
 8002706:	bc80      	pop	{r7}
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	e000ed00 	.word	0xe000ed00

08002710 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002714:	4b04      	ldr	r3, [pc, #16]	; (8002728 <__NVIC_GetPriorityGrouping+0x18>)
 8002716:	68db      	ldr	r3, [r3, #12]
 8002718:	0a1b      	lsrs	r3, r3, #8
 800271a:	f003 0307 	and.w	r3, r3, #7
}
 800271e:	4618      	mov	r0, r3
 8002720:	46bd      	mov	sp, r7
 8002722:	bc80      	pop	{r7}
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	e000ed00 	.word	0xe000ed00

0800272c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	4603      	mov	r3, r0
 8002734:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273a:	2b00      	cmp	r3, #0
 800273c:	db0b      	blt.n	8002756 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800273e:	79fb      	ldrb	r3, [r7, #7]
 8002740:	f003 021f 	and.w	r2, r3, #31
 8002744:	4906      	ldr	r1, [pc, #24]	; (8002760 <__NVIC_EnableIRQ+0x34>)
 8002746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800274a:	095b      	lsrs	r3, r3, #5
 800274c:	2001      	movs	r0, #1
 800274e:	fa00 f202 	lsl.w	r2, r0, r2
 8002752:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002756:	bf00      	nop
 8002758:	370c      	adds	r7, #12
 800275a:	46bd      	mov	sp, r7
 800275c:	bc80      	pop	{r7}
 800275e:	4770      	bx	lr
 8002760:	e000e100 	.word	0xe000e100

08002764 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002764:	b480      	push	{r7}
 8002766:	b083      	sub	sp, #12
 8002768:	af00      	add	r7, sp, #0
 800276a:	4603      	mov	r3, r0
 800276c:	6039      	str	r1, [r7, #0]
 800276e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002774:	2b00      	cmp	r3, #0
 8002776:	db0a      	blt.n	800278e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	b2da      	uxtb	r2, r3
 800277c:	490c      	ldr	r1, [pc, #48]	; (80027b0 <__NVIC_SetPriority+0x4c>)
 800277e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002782:	0112      	lsls	r2, r2, #4
 8002784:	b2d2      	uxtb	r2, r2
 8002786:	440b      	add	r3, r1
 8002788:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800278c:	e00a      	b.n	80027a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	b2da      	uxtb	r2, r3
 8002792:	4908      	ldr	r1, [pc, #32]	; (80027b4 <__NVIC_SetPriority+0x50>)
 8002794:	79fb      	ldrb	r3, [r7, #7]
 8002796:	f003 030f 	and.w	r3, r3, #15
 800279a:	3b04      	subs	r3, #4
 800279c:	0112      	lsls	r2, r2, #4
 800279e:	b2d2      	uxtb	r2, r2
 80027a0:	440b      	add	r3, r1
 80027a2:	761a      	strb	r2, [r3, #24]
}
 80027a4:	bf00      	nop
 80027a6:	370c      	adds	r7, #12
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bc80      	pop	{r7}
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	e000e100 	.word	0xe000e100
 80027b4:	e000ed00 	.word	0xe000ed00

080027b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b089      	sub	sp, #36	; 0x24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	60f8      	str	r0, [r7, #12]
 80027c0:	60b9      	str	r1, [r7, #8]
 80027c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	f003 0307 	and.w	r3, r3, #7
 80027ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027cc:	69fb      	ldr	r3, [r7, #28]
 80027ce:	f1c3 0307 	rsb	r3, r3, #7
 80027d2:	2b04      	cmp	r3, #4
 80027d4:	bf28      	it	cs
 80027d6:	2304      	movcs	r3, #4
 80027d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	3304      	adds	r3, #4
 80027de:	2b06      	cmp	r3, #6
 80027e0:	d902      	bls.n	80027e8 <NVIC_EncodePriority+0x30>
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	3b03      	subs	r3, #3
 80027e6:	e000      	b.n	80027ea <NVIC_EncodePriority+0x32>
 80027e8:	2300      	movs	r3, #0
 80027ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027ec:	f04f 32ff 	mov.w	r2, #4294967295
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	fa02 f303 	lsl.w	r3, r2, r3
 80027f6:	43da      	mvns	r2, r3
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	401a      	ands	r2, r3
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002800:	f04f 31ff 	mov.w	r1, #4294967295
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	fa01 f303 	lsl.w	r3, r1, r3
 800280a:	43d9      	mvns	r1, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002810:	4313      	orrs	r3, r2
         );
}
 8002812:	4618      	mov	r0, r3
 8002814:	3724      	adds	r7, #36	; 0x24
 8002816:	46bd      	mov	sp, r7
 8002818:	bc80      	pop	{r7}
 800281a:	4770      	bx	lr

0800281c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b082      	sub	sp, #8
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	3b01      	subs	r3, #1
 8002828:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800282c:	d301      	bcc.n	8002832 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800282e:	2301      	movs	r3, #1
 8002830:	e00f      	b.n	8002852 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002832:	4a0a      	ldr	r2, [pc, #40]	; (800285c <SysTick_Config+0x40>)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	3b01      	subs	r3, #1
 8002838:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800283a:	210f      	movs	r1, #15
 800283c:	f04f 30ff 	mov.w	r0, #4294967295
 8002840:	f7ff ff90 	bl	8002764 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002844:	4b05      	ldr	r3, [pc, #20]	; (800285c <SysTick_Config+0x40>)
 8002846:	2200      	movs	r2, #0
 8002848:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800284a:	4b04      	ldr	r3, [pc, #16]	; (800285c <SysTick_Config+0x40>)
 800284c:	2207      	movs	r2, #7
 800284e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002850:	2300      	movs	r3, #0
}
 8002852:	4618      	mov	r0, r3
 8002854:	3708      	adds	r7, #8
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	e000e010 	.word	0xe000e010

08002860 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	f7ff ff2d 	bl	80026c8 <__NVIC_SetPriorityGrouping>
}
 800286e:	bf00      	nop
 8002870:	3708      	adds	r7, #8
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}

08002876 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002876:	b580      	push	{r7, lr}
 8002878:	b086      	sub	sp, #24
 800287a:	af00      	add	r7, sp, #0
 800287c:	4603      	mov	r3, r0
 800287e:	60b9      	str	r1, [r7, #8]
 8002880:	607a      	str	r2, [r7, #4]
 8002882:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002884:	2300      	movs	r3, #0
 8002886:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002888:	f7ff ff42 	bl	8002710 <__NVIC_GetPriorityGrouping>
 800288c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	68b9      	ldr	r1, [r7, #8]
 8002892:	6978      	ldr	r0, [r7, #20]
 8002894:	f7ff ff90 	bl	80027b8 <NVIC_EncodePriority>
 8002898:	4602      	mov	r2, r0
 800289a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800289e:	4611      	mov	r1, r2
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7ff ff5f 	bl	8002764 <__NVIC_SetPriority>
}
 80028a6:	bf00      	nop
 80028a8:	3718      	adds	r7, #24
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}

080028ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028ae:	b580      	push	{r7, lr}
 80028b0:	b082      	sub	sp, #8
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	4603      	mov	r3, r0
 80028b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028bc:	4618      	mov	r0, r3
 80028be:	f7ff ff35 	bl	800272c <__NVIC_EnableIRQ>
}
 80028c2:	bf00      	nop
 80028c4:	3708      	adds	r7, #8
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}

080028ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028ca:	b580      	push	{r7, lr}
 80028cc:	b082      	sub	sp, #8
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028d2:	6878      	ldr	r0, [r7, #4]
 80028d4:	f7ff ffa2 	bl	800281c <SysTick_Config>
 80028d8:	4603      	mov	r3, r0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3708      	adds	r7, #8
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}

080028e2 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80028e2:	b480      	push	{r7}
 80028e4:	b085      	sub	sp, #20
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028ea:	2300      	movs	r3, #0
 80028ec:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d008      	beq.n	800290c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2204      	movs	r2, #4
 80028fe:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2200      	movs	r2, #0
 8002904:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	e022      	b.n	8002952 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f022 020e 	bic.w	r2, r2, #14
 800291a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f022 0201 	bic.w	r2, r2, #1
 800292a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002930:	f003 021c 	and.w	r2, r3, #28
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002938:	2101      	movs	r1, #1
 800293a:	fa01 f202 	lsl.w	r2, r1, r2
 800293e:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2201      	movs	r2, #1
 8002944:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	f883 2020 	strb.w	r2, [r3, #32]

    return status;
 8002950:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002952:	4618      	mov	r0, r3
 8002954:	3714      	adds	r7, #20
 8002956:	46bd      	mov	sp, r7
 8002958:	bc80      	pop	{r7}
 800295a:	4770      	bx	lr

0800295c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b084      	sub	sp, #16
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002964:	2300      	movs	r3, #0
 8002966:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800296e:	b2db      	uxtb	r3, r3
 8002970:	2b02      	cmp	r3, #2
 8002972:	d005      	beq.n	8002980 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2204      	movs	r2, #4
 8002978:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	73fb      	strb	r3, [r7, #15]
 800297e:	e029      	b.n	80029d4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f022 020e 	bic.w	r2, r2, #14
 800298e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f022 0201 	bic.w	r2, r2, #1
 800299e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a4:	f003 021c 	and.w	r2, r3, #28
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029ac:	2101      	movs	r1, #1
 80029ae:	fa01 f202 	lsl.w	r2, r1, r2
 80029b2:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2201      	movs	r2, #1
 80029b8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2200      	movs	r2, #0
 80029c0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d003      	beq.n	80029d4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	4798      	blx	r3
    }
  }
  return status;
 80029d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3710      	adds	r7, #16
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80029de:	b480      	push	{r7}
 80029e0:	b083      	sub	sp, #12
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80029ec:	b2db      	uxtb	r3, r3
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	370c      	adds	r7, #12
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bc80      	pop	{r7}
 80029f6:	4770      	bx	lr

080029f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029f8:	b480      	push	{r7}
 80029fa:	b087      	sub	sp, #28
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
 8002a00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002a02:	2300      	movs	r3, #0
 8002a04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002a06:	2300      	movs	r3, #0
 8002a08:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002a0e:	e154      	b.n	8002cba <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	2101      	movs	r1, #1
 8002a16:	697b      	ldr	r3, [r7, #20]
 8002a18:	fa01 f303 	lsl.w	r3, r1, r3
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	f000 8146 	beq.w	8002cb4 <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f003 0303 	and.w	r3, r3, #3
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d005      	beq.n	8002a40 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002a3c:	2b02      	cmp	r3, #2
 8002a3e:	d130      	bne.n	8002aa2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	005b      	lsls	r3, r3, #1
 8002a4a:	2203      	movs	r2, #3
 8002a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a50:	43db      	mvns	r3, r3
 8002a52:	693a      	ldr	r2, [r7, #16]
 8002a54:	4013      	ands	r3, r2
 8002a56:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	68da      	ldr	r2, [r3, #12]
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	005b      	lsls	r3, r3, #1
 8002a60:	fa02 f303 	lsl.w	r3, r2, r3
 8002a64:	693a      	ldr	r2, [r7, #16]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	693a      	ldr	r2, [r7, #16]
 8002a6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8002a76:	2201      	movs	r2, #1
 8002a78:	697b      	ldr	r3, [r7, #20]
 8002a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7e:	43db      	mvns	r3, r3
 8002a80:	693a      	ldr	r2, [r7, #16]
 8002a82:	4013      	ands	r3, r2
 8002a84:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	091b      	lsrs	r3, r3, #4
 8002a8c:	f003 0201 	and.w	r2, r3, #1
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	fa02 f303 	lsl.w	r3, r2, r3
 8002a96:	693a      	ldr	r2, [r7, #16]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f003 0303 	and.w	r3, r3, #3
 8002aaa:	2b03      	cmp	r3, #3
 8002aac:	d017      	beq.n	8002ade <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	2203      	movs	r2, #3
 8002aba:	fa02 f303 	lsl.w	r3, r2, r3
 8002abe:	43db      	mvns	r3, r3
 8002ac0:	693a      	ldr	r2, [r7, #16]
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	689a      	ldr	r2, [r3, #8]
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	005b      	lsls	r3, r3, #1
 8002ace:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad2:	693a      	ldr	r2, [r7, #16]
 8002ad4:	4313      	orrs	r3, r2
 8002ad6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	693a      	ldr	r2, [r7, #16]
 8002adc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f003 0303 	and.w	r3, r3, #3
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d123      	bne.n	8002b32 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	08da      	lsrs	r2, r3, #3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	3208      	adds	r2, #8
 8002af2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002af6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	f003 0307 	and.w	r3, r3, #7
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	220f      	movs	r2, #15
 8002b02:	fa02 f303 	lsl.w	r3, r2, r3
 8002b06:	43db      	mvns	r3, r3
 8002b08:	693a      	ldr	r2, [r7, #16]
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	691a      	ldr	r2, [r3, #16]
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	f003 0307 	and.w	r3, r3, #7
 8002b18:	009b      	lsls	r3, r3, #2
 8002b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1e:	693a      	ldr	r2, [r7, #16]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	08da      	lsrs	r2, r3, #3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	3208      	adds	r2, #8
 8002b2c:	6939      	ldr	r1, [r7, #16]
 8002b2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	005b      	lsls	r3, r3, #1
 8002b3c:	2203      	movs	r2, #3
 8002b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b42:	43db      	mvns	r3, r3
 8002b44:	693a      	ldr	r2, [r7, #16]
 8002b46:	4013      	ands	r3, r2
 8002b48:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f003 0203 	and.w	r2, r3, #3
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	005b      	lsls	r3, r3, #1
 8002b56:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5a:	693a      	ldr	r2, [r7, #16]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	693a      	ldr	r2, [r7, #16]
 8002b64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	f000 80a0 	beq.w	8002cb4 <HAL_GPIO_Init+0x2bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b74:	4b58      	ldr	r3, [pc, #352]	; (8002cd8 <HAL_GPIO_Init+0x2e0>)
 8002b76:	6a1b      	ldr	r3, [r3, #32]
 8002b78:	4a57      	ldr	r2, [pc, #348]	; (8002cd8 <HAL_GPIO_Init+0x2e0>)
 8002b7a:	f043 0301 	orr.w	r3, r3, #1
 8002b7e:	6213      	str	r3, [r2, #32]
 8002b80:	4b55      	ldr	r3, [pc, #340]	; (8002cd8 <HAL_GPIO_Init+0x2e0>)
 8002b82:	6a1b      	ldr	r3, [r3, #32]
 8002b84:	f003 0301 	and.w	r3, r3, #1
 8002b88:	60bb      	str	r3, [r7, #8]
 8002b8a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002b8c:	4a53      	ldr	r2, [pc, #332]	; (8002cdc <HAL_GPIO_Init+0x2e4>)
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	089b      	lsrs	r3, r3, #2
 8002b92:	3302      	adds	r3, #2
 8002b94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b98:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	f003 0303 	and.w	r3, r3, #3
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	220f      	movs	r2, #15
 8002ba4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba8:	43db      	mvns	r3, r3
 8002baa:	693a      	ldr	r2, [r7, #16]
 8002bac:	4013      	ands	r3, r2
 8002bae:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	4a4b      	ldr	r2, [pc, #300]	; (8002ce0 <HAL_GPIO_Init+0x2e8>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d019      	beq.n	8002bec <HAL_GPIO_Init+0x1f4>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4a4a      	ldr	r2, [pc, #296]	; (8002ce4 <HAL_GPIO_Init+0x2ec>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d013      	beq.n	8002be8 <HAL_GPIO_Init+0x1f0>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	4a49      	ldr	r2, [pc, #292]	; (8002ce8 <HAL_GPIO_Init+0x2f0>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d00d      	beq.n	8002be4 <HAL_GPIO_Init+0x1ec>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	4a48      	ldr	r2, [pc, #288]	; (8002cec <HAL_GPIO_Init+0x2f4>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d007      	beq.n	8002be0 <HAL_GPIO_Init+0x1e8>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	4a47      	ldr	r2, [pc, #284]	; (8002cf0 <HAL_GPIO_Init+0x2f8>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d101      	bne.n	8002bdc <HAL_GPIO_Init+0x1e4>
 8002bd8:	2304      	movs	r3, #4
 8002bda:	e008      	b.n	8002bee <HAL_GPIO_Init+0x1f6>
 8002bdc:	2305      	movs	r3, #5
 8002bde:	e006      	b.n	8002bee <HAL_GPIO_Init+0x1f6>
 8002be0:	2303      	movs	r3, #3
 8002be2:	e004      	b.n	8002bee <HAL_GPIO_Init+0x1f6>
 8002be4:	2302      	movs	r3, #2
 8002be6:	e002      	b.n	8002bee <HAL_GPIO_Init+0x1f6>
 8002be8:	2301      	movs	r3, #1
 8002bea:	e000      	b.n	8002bee <HAL_GPIO_Init+0x1f6>
 8002bec:	2300      	movs	r3, #0
 8002bee:	697a      	ldr	r2, [r7, #20]
 8002bf0:	f002 0203 	and.w	r2, r2, #3
 8002bf4:	0092      	lsls	r2, r2, #2
 8002bf6:	4093      	lsls	r3, r2
 8002bf8:	693a      	ldr	r2, [r7, #16]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002bfe:	4937      	ldr	r1, [pc, #220]	; (8002cdc <HAL_GPIO_Init+0x2e4>)
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	089b      	lsrs	r3, r3, #2
 8002c04:	3302      	adds	r3, #2
 8002c06:	693a      	ldr	r2, [r7, #16]
 8002c08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c0c:	4b39      	ldr	r3, [pc, #228]	; (8002cf4 <HAL_GPIO_Init+0x2fc>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	43db      	mvns	r3, r3
 8002c16:	693a      	ldr	r2, [r7, #16]
 8002c18:	4013      	ands	r3, r2
 8002c1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d003      	beq.n	8002c30 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(temp, iocurrent);
 8002c28:	693a      	ldr	r2, [r7, #16]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002c30:	4a30      	ldr	r2, [pc, #192]	; (8002cf4 <HAL_GPIO_Init+0x2fc>)
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002c36:	4b2f      	ldr	r3, [pc, #188]	; (8002cf4 <HAL_GPIO_Init+0x2fc>)
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	43db      	mvns	r3, r3
 8002c40:	693a      	ldr	r2, [r7, #16]
 8002c42:	4013      	ands	r3, r2
 8002c44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d003      	beq.n	8002c5a <HAL_GPIO_Init+0x262>
        {
          SET_BIT(temp, iocurrent);
 8002c52:	693a      	ldr	r2, [r7, #16]
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002c5a:	4a26      	ldr	r2, [pc, #152]	; (8002cf4 <HAL_GPIO_Init+0x2fc>)
 8002c5c:	693b      	ldr	r3, [r7, #16]
 8002c5e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c60:	4b24      	ldr	r3, [pc, #144]	; (8002cf4 <HAL_GPIO_Init+0x2fc>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	43db      	mvns	r3, r3
 8002c6a:	693a      	ldr	r2, [r7, #16]
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d003      	beq.n	8002c84 <HAL_GPIO_Init+0x28c>
        {
          SET_BIT(temp, iocurrent);
 8002c7c:	693a      	ldr	r2, [r7, #16]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	4313      	orrs	r3, r2
 8002c82:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002c84:	4a1b      	ldr	r2, [pc, #108]	; (8002cf4 <HAL_GPIO_Init+0x2fc>)
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c8a:	4b1a      	ldr	r3, [pc, #104]	; (8002cf4 <HAL_GPIO_Init+0x2fc>)
 8002c8c:	68db      	ldr	r3, [r3, #12]
 8002c8e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	43db      	mvns	r3, r3
 8002c94:	693a      	ldr	r2, [r7, #16]
 8002c96:	4013      	ands	r3, r2
 8002c98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d003      	beq.n	8002cae <HAL_GPIO_Init+0x2b6>
        {
          SET_BIT(temp, iocurrent);
 8002ca6:	693a      	ldr	r2, [r7, #16]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002cae:	4a11      	ldr	r2, [pc, #68]	; (8002cf4 <HAL_GPIO_Init+0x2fc>)
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	fa22 f303 	lsr.w	r3, r2, r3
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	f47f aea3 	bne.w	8002a10 <HAL_GPIO_Init+0x18>
  }
}
 8002cca:	bf00      	nop
 8002ccc:	bf00      	nop
 8002cce:	371c      	adds	r7, #28
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bc80      	pop	{r7}
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	40023800 	.word	0x40023800
 8002cdc:	40010000 	.word	0x40010000
 8002ce0:	40020000 	.word	0x40020000
 8002ce4:	40020400 	.word	0x40020400
 8002ce8:	40020800 	.word	0x40020800
 8002cec:	40020c00 	.word	0x40020c00
 8002cf0:	40021000 	.word	0x40021000
 8002cf4:	40010400 	.word	0x40010400

08002cf8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	460b      	mov	r3, r1
 8002d02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	691a      	ldr	r2, [r3, #16]
 8002d08:	887b      	ldrh	r3, [r7, #2]
 8002d0a:	4013      	ands	r3, r2
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d002      	beq.n	8002d16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002d10:	2301      	movs	r3, #1
 8002d12:	73fb      	strb	r3, [r7, #15]
 8002d14:	e001      	b.n	8002d1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002d16:	2300      	movs	r3, #0
 8002d18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002d1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3714      	adds	r7, #20
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bc80      	pop	{r7}
 8002d24:	4770      	bx	lr

08002d26 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d26:	b480      	push	{r7}
 8002d28:	b083      	sub	sp, #12
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
 8002d2e:	460b      	mov	r3, r1
 8002d30:	807b      	strh	r3, [r7, #2]
 8002d32:	4613      	mov	r3, r2
 8002d34:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d36:	787b      	ldrb	r3, [r7, #1]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d003      	beq.n	8002d44 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d3c:	887a      	ldrh	r2, [r7, #2]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8002d42:	e003      	b.n	8002d4c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8002d44:	887b      	ldrh	r3, [r7, #2]
 8002d46:	041a      	lsls	r2, r3, #16
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	619a      	str	r2, [r3, #24]
}
 8002d4c:	bf00      	nop
 8002d4e:	370c      	adds	r7, #12
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bc80      	pop	{r7}
 8002d54:	4770      	bx	lr
	...

08002d58 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d101      	bne.n	8002d6a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e12b      	b.n	8002fc2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d106      	bne.n	8002d84 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d7e:	6878      	ldr	r0, [r7, #4]
 8002d80:	f7fe fdf0 	bl	8001964 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2224      	movs	r2, #36	; 0x24
 8002d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f022 0201 	bic.w	r2, r2, #1
 8002d9a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002daa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002dba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002dbc:	f002 fae6 	bl	800538c <HAL_RCC_GetPCLK1Freq>
 8002dc0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	4a81      	ldr	r2, [pc, #516]	; (8002fcc <HAL_I2C_Init+0x274>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d807      	bhi.n	8002ddc <HAL_I2C_Init+0x84>
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	4a80      	ldr	r2, [pc, #512]	; (8002fd0 <HAL_I2C_Init+0x278>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	bf94      	ite	ls
 8002dd4:	2301      	movls	r3, #1
 8002dd6:	2300      	movhi	r3, #0
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	e006      	b.n	8002dea <HAL_I2C_Init+0x92>
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	4a7d      	ldr	r2, [pc, #500]	; (8002fd4 <HAL_I2C_Init+0x27c>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	bf94      	ite	ls
 8002de4:	2301      	movls	r3, #1
 8002de6:	2300      	movhi	r3, #0
 8002de8:	b2db      	uxtb	r3, r3
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d001      	beq.n	8002df2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	e0e7      	b.n	8002fc2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	4a78      	ldr	r2, [pc, #480]	; (8002fd8 <HAL_I2C_Init+0x280>)
 8002df6:	fba2 2303 	umull	r2, r3, r2, r3
 8002dfa:	0c9b      	lsrs	r3, r3, #18
 8002dfc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	68ba      	ldr	r2, [r7, #8]
 8002e0e:	430a      	orrs	r2, r1
 8002e10:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	6a1b      	ldr	r3, [r3, #32]
 8002e18:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	4a6a      	ldr	r2, [pc, #424]	; (8002fcc <HAL_I2C_Init+0x274>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d802      	bhi.n	8002e2c <HAL_I2C_Init+0xd4>
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	3301      	adds	r3, #1
 8002e2a:	e009      	b.n	8002e40 <HAL_I2C_Init+0xe8>
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002e32:	fb02 f303 	mul.w	r3, r2, r3
 8002e36:	4a69      	ldr	r2, [pc, #420]	; (8002fdc <HAL_I2C_Init+0x284>)
 8002e38:	fba2 2303 	umull	r2, r3, r2, r3
 8002e3c:	099b      	lsrs	r3, r3, #6
 8002e3e:	3301      	adds	r3, #1
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	6812      	ldr	r2, [r2, #0]
 8002e44:	430b      	orrs	r3, r1
 8002e46:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	69db      	ldr	r3, [r3, #28]
 8002e4e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002e52:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	495c      	ldr	r1, [pc, #368]	; (8002fcc <HAL_I2C_Init+0x274>)
 8002e5c:	428b      	cmp	r3, r1
 8002e5e:	d819      	bhi.n	8002e94 <HAL_I2C_Init+0x13c>
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	1e59      	subs	r1, r3, #1
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	005b      	lsls	r3, r3, #1
 8002e6a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e6e:	1c59      	adds	r1, r3, #1
 8002e70:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002e74:	400b      	ands	r3, r1
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d00a      	beq.n	8002e90 <HAL_I2C_Init+0x138>
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	1e59      	subs	r1, r3, #1
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	005b      	lsls	r3, r3, #1
 8002e84:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e88:	3301      	adds	r3, #1
 8002e8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e8e:	e051      	b.n	8002f34 <HAL_I2C_Init+0x1dc>
 8002e90:	2304      	movs	r3, #4
 8002e92:	e04f      	b.n	8002f34 <HAL_I2C_Init+0x1dc>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d111      	bne.n	8002ec0 <HAL_I2C_Init+0x168>
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	1e58      	subs	r0, r3, #1
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6859      	ldr	r1, [r3, #4]
 8002ea4:	460b      	mov	r3, r1
 8002ea6:	005b      	lsls	r3, r3, #1
 8002ea8:	440b      	add	r3, r1
 8002eaa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eae:	3301      	adds	r3, #1
 8002eb0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	bf0c      	ite	eq
 8002eb8:	2301      	moveq	r3, #1
 8002eba:	2300      	movne	r3, #0
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	e012      	b.n	8002ee6 <HAL_I2C_Init+0x18e>
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	1e58      	subs	r0, r3, #1
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6859      	ldr	r1, [r3, #4]
 8002ec8:	460b      	mov	r3, r1
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	440b      	add	r3, r1
 8002ece:	0099      	lsls	r1, r3, #2
 8002ed0:	440b      	add	r3, r1
 8002ed2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	bf0c      	ite	eq
 8002ee0:	2301      	moveq	r3, #1
 8002ee2:	2300      	movne	r3, #0
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d001      	beq.n	8002eee <HAL_I2C_Init+0x196>
 8002eea:	2301      	movs	r3, #1
 8002eec:	e022      	b.n	8002f34 <HAL_I2C_Init+0x1dc>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d10e      	bne.n	8002f14 <HAL_I2C_Init+0x1bc>
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	1e58      	subs	r0, r3, #1
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6859      	ldr	r1, [r3, #4]
 8002efe:	460b      	mov	r3, r1
 8002f00:	005b      	lsls	r3, r3, #1
 8002f02:	440b      	add	r3, r1
 8002f04:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f08:	3301      	adds	r3, #1
 8002f0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f12:	e00f      	b.n	8002f34 <HAL_I2C_Init+0x1dc>
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	1e58      	subs	r0, r3, #1
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6859      	ldr	r1, [r3, #4]
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	009b      	lsls	r3, r3, #2
 8002f20:	440b      	add	r3, r1
 8002f22:	0099      	lsls	r1, r3, #2
 8002f24:	440b      	add	r3, r1
 8002f26:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f2a:	3301      	adds	r3, #1
 8002f2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f30:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f34:	6879      	ldr	r1, [r7, #4]
 8002f36:	6809      	ldr	r1, [r1, #0]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	69da      	ldr	r2, [r3, #28]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6a1b      	ldr	r3, [r3, #32]
 8002f4e:	431a      	orrs	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	430a      	orrs	r2, r1
 8002f56:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002f62:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002f66:	687a      	ldr	r2, [r7, #4]
 8002f68:	6911      	ldr	r1, [r2, #16]
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	68d2      	ldr	r2, [r2, #12]
 8002f6e:	4311      	orrs	r1, r2
 8002f70:	687a      	ldr	r2, [r7, #4]
 8002f72:	6812      	ldr	r2, [r2, #0]
 8002f74:	430b      	orrs	r3, r1
 8002f76:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	68db      	ldr	r3, [r3, #12]
 8002f7e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	695a      	ldr	r2, [r3, #20]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	699b      	ldr	r3, [r3, #24]
 8002f8a:	431a      	orrs	r2, r3
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	430a      	orrs	r2, r1
 8002f92:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f042 0201 	orr.w	r2, r2, #1
 8002fa2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2220      	movs	r2, #32
 8002fae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2200      	movs	r2, #0
 8002fbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3710      	adds	r7, #16
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	000186a0 	.word	0x000186a0
 8002fd0:	001e847f 	.word	0x001e847f
 8002fd4:	003d08ff 	.word	0x003d08ff
 8002fd8:	431bde83 	.word	0x431bde83
 8002fdc:	10624dd3 	.word	0x10624dd3

08002fe0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b088      	sub	sp, #32
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ff8:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003000:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003008:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800300a:	7bfb      	ldrb	r3, [r7, #15]
 800300c:	2b10      	cmp	r3, #16
 800300e:	d003      	beq.n	8003018 <HAL_I2C_EV_IRQHandler+0x38>
 8003010:	7bfb      	ldrb	r3, [r7, #15]
 8003012:	2b40      	cmp	r3, #64	; 0x40
 8003014:	f040 80c1 	bne.w	800319a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	699b      	ldr	r3, [r3, #24]
 800301e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	695b      	ldr	r3, [r3, #20]
 8003026:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	f003 0301 	and.w	r3, r3, #1
 800302e:	2b00      	cmp	r3, #0
 8003030:	d10d      	bne.n	800304e <HAL_I2C_EV_IRQHandler+0x6e>
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003038:	d003      	beq.n	8003042 <HAL_I2C_EV_IRQHandler+0x62>
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003040:	d101      	bne.n	8003046 <HAL_I2C_EV_IRQHandler+0x66>
 8003042:	2301      	movs	r3, #1
 8003044:	e000      	b.n	8003048 <HAL_I2C_EV_IRQHandler+0x68>
 8003046:	2300      	movs	r3, #0
 8003048:	2b01      	cmp	r3, #1
 800304a:	f000 8132 	beq.w	80032b2 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	f003 0301 	and.w	r3, r3, #1
 8003054:	2b00      	cmp	r3, #0
 8003056:	d00c      	beq.n	8003072 <HAL_I2C_EV_IRQHandler+0x92>
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	0a5b      	lsrs	r3, r3, #9
 800305c:	f003 0301 	and.w	r3, r3, #1
 8003060:	2b00      	cmp	r3, #0
 8003062:	d006      	beq.n	8003072 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	f001 fc63 	bl	8004930 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f000 fd6f 	bl	8003b4e <I2C_Master_SB>
 8003070:	e092      	b.n	8003198 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003072:	69fb      	ldr	r3, [r7, #28]
 8003074:	08db      	lsrs	r3, r3, #3
 8003076:	f003 0301 	and.w	r3, r3, #1
 800307a:	2b00      	cmp	r3, #0
 800307c:	d009      	beq.n	8003092 <HAL_I2C_EV_IRQHandler+0xb2>
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	0a5b      	lsrs	r3, r3, #9
 8003082:	f003 0301 	and.w	r3, r3, #1
 8003086:	2b00      	cmp	r3, #0
 8003088:	d003      	beq.n	8003092 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f000 fde4 	bl	8003c58 <I2C_Master_ADD10>
 8003090:	e082      	b.n	8003198 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	085b      	lsrs	r3, r3, #1
 8003096:	f003 0301 	and.w	r3, r3, #1
 800309a:	2b00      	cmp	r3, #0
 800309c:	d009      	beq.n	80030b2 <HAL_I2C_EV_IRQHandler+0xd2>
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	0a5b      	lsrs	r3, r3, #9
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d003      	beq.n	80030b2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80030aa:	6878      	ldr	r0, [r7, #4]
 80030ac:	f000 fdfd 	bl	8003caa <I2C_Master_ADDR>
 80030b0:	e072      	b.n	8003198 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	089b      	lsrs	r3, r3, #2
 80030b6:	f003 0301 	and.w	r3, r3, #1
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d03b      	beq.n	8003136 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80030cc:	f000 80f3 	beq.w	80032b6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	09db      	lsrs	r3, r3, #7
 80030d4:	f003 0301 	and.w	r3, r3, #1
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d00f      	beq.n	80030fc <HAL_I2C_EV_IRQHandler+0x11c>
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	0a9b      	lsrs	r3, r3, #10
 80030e0:	f003 0301 	and.w	r3, r3, #1
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d009      	beq.n	80030fc <HAL_I2C_EV_IRQHandler+0x11c>
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	089b      	lsrs	r3, r3, #2
 80030ec:	f003 0301 	and.w	r3, r3, #1
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d103      	bne.n	80030fc <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80030f4:	6878      	ldr	r0, [r7, #4]
 80030f6:	f000 f9e9 	bl	80034cc <I2C_MasterTransmit_TXE>
 80030fa:	e04d      	b.n	8003198 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80030fc:	69fb      	ldr	r3, [r7, #28]
 80030fe:	089b      	lsrs	r3, r3, #2
 8003100:	f003 0301 	and.w	r3, r3, #1
 8003104:	2b00      	cmp	r3, #0
 8003106:	f000 80d6 	beq.w	80032b6 <HAL_I2C_EV_IRQHandler+0x2d6>
 800310a:	697b      	ldr	r3, [r7, #20]
 800310c:	0a5b      	lsrs	r3, r3, #9
 800310e:	f003 0301 	and.w	r3, r3, #1
 8003112:	2b00      	cmp	r3, #0
 8003114:	f000 80cf 	beq.w	80032b6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003118:	7bbb      	ldrb	r3, [r7, #14]
 800311a:	2b21      	cmp	r3, #33	; 0x21
 800311c:	d103      	bne.n	8003126 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800311e:	6878      	ldr	r0, [r7, #4]
 8003120:	f000 fa70 	bl	8003604 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003124:	e0c7      	b.n	80032b6 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003126:	7bfb      	ldrb	r3, [r7, #15]
 8003128:	2b40      	cmp	r3, #64	; 0x40
 800312a:	f040 80c4 	bne.w	80032b6 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f000 fade 	bl	80036f0 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003134:	e0bf      	b.n	80032b6 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003140:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003144:	f000 80b7 	beq.w	80032b6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003148:	69fb      	ldr	r3, [r7, #28]
 800314a:	099b      	lsrs	r3, r3, #6
 800314c:	f003 0301 	and.w	r3, r3, #1
 8003150:	2b00      	cmp	r3, #0
 8003152:	d00f      	beq.n	8003174 <HAL_I2C_EV_IRQHandler+0x194>
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	0a9b      	lsrs	r3, r3, #10
 8003158:	f003 0301 	and.w	r3, r3, #1
 800315c:	2b00      	cmp	r3, #0
 800315e:	d009      	beq.n	8003174 <HAL_I2C_EV_IRQHandler+0x194>
 8003160:	69fb      	ldr	r3, [r7, #28]
 8003162:	089b      	lsrs	r3, r3, #2
 8003164:	f003 0301 	and.w	r3, r3, #1
 8003168:	2b00      	cmp	r3, #0
 800316a:	d103      	bne.n	8003174 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	f000 fb53 	bl	8003818 <I2C_MasterReceive_RXNE>
 8003172:	e011      	b.n	8003198 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	089b      	lsrs	r3, r3, #2
 8003178:	f003 0301 	and.w	r3, r3, #1
 800317c:	2b00      	cmp	r3, #0
 800317e:	f000 809a 	beq.w	80032b6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	0a5b      	lsrs	r3, r3, #9
 8003186:	f003 0301 	and.w	r3, r3, #1
 800318a:	2b00      	cmp	r3, #0
 800318c:	f000 8093 	beq.w	80032b6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f000 fbf2 	bl	800397a <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003196:	e08e      	b.n	80032b6 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003198:	e08d      	b.n	80032b6 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d004      	beq.n	80031ac <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	695b      	ldr	r3, [r3, #20]
 80031a8:	61fb      	str	r3, [r7, #28]
 80031aa:	e007      	b.n	80031bc <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	699b      	ldr	r3, [r3, #24]
 80031b2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	695b      	ldr	r3, [r3, #20]
 80031ba:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80031bc:	69fb      	ldr	r3, [r7, #28]
 80031be:	085b      	lsrs	r3, r3, #1
 80031c0:	f003 0301 	and.w	r3, r3, #1
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d012      	beq.n	80031ee <HAL_I2C_EV_IRQHandler+0x20e>
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	0a5b      	lsrs	r3, r3, #9
 80031cc:	f003 0301 	and.w	r3, r3, #1
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d00c      	beq.n	80031ee <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d003      	beq.n	80031e4 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	699b      	ldr	r3, [r3, #24]
 80031e2:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80031e4:	69b9      	ldr	r1, [r7, #24]
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f000 ffab 	bl	8004142 <I2C_Slave_ADDR>
 80031ec:	e066      	b.n	80032bc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80031ee:	69fb      	ldr	r3, [r7, #28]
 80031f0:	091b      	lsrs	r3, r3, #4
 80031f2:	f003 0301 	and.w	r3, r3, #1
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d009      	beq.n	800320e <HAL_I2C_EV_IRQHandler+0x22e>
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	0a5b      	lsrs	r3, r3, #9
 80031fe:	f003 0301 	and.w	r3, r3, #1
 8003202:	2b00      	cmp	r3, #0
 8003204:	d003      	beq.n	800320e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 ffe6 	bl	80041d8 <I2C_Slave_STOPF>
 800320c:	e056      	b.n	80032bc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800320e:	7bbb      	ldrb	r3, [r7, #14]
 8003210:	2b21      	cmp	r3, #33	; 0x21
 8003212:	d002      	beq.n	800321a <HAL_I2C_EV_IRQHandler+0x23a>
 8003214:	7bbb      	ldrb	r3, [r7, #14]
 8003216:	2b29      	cmp	r3, #41	; 0x29
 8003218:	d125      	bne.n	8003266 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800321a:	69fb      	ldr	r3, [r7, #28]
 800321c:	09db      	lsrs	r3, r3, #7
 800321e:	f003 0301 	and.w	r3, r3, #1
 8003222:	2b00      	cmp	r3, #0
 8003224:	d00f      	beq.n	8003246 <HAL_I2C_EV_IRQHandler+0x266>
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	0a9b      	lsrs	r3, r3, #10
 800322a:	f003 0301 	and.w	r3, r3, #1
 800322e:	2b00      	cmp	r3, #0
 8003230:	d009      	beq.n	8003246 <HAL_I2C_EV_IRQHandler+0x266>
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	089b      	lsrs	r3, r3, #2
 8003236:	f003 0301 	and.w	r3, r3, #1
 800323a:	2b00      	cmp	r3, #0
 800323c:	d103      	bne.n	8003246 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f000 fec3 	bl	8003fca <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003244:	e039      	b.n	80032ba <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003246:	69fb      	ldr	r3, [r7, #28]
 8003248:	089b      	lsrs	r3, r3, #2
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b00      	cmp	r3, #0
 8003250:	d033      	beq.n	80032ba <HAL_I2C_EV_IRQHandler+0x2da>
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	0a5b      	lsrs	r3, r3, #9
 8003256:	f003 0301 	and.w	r3, r3, #1
 800325a:	2b00      	cmp	r3, #0
 800325c:	d02d      	beq.n	80032ba <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800325e:	6878      	ldr	r0, [r7, #4]
 8003260:	f000 fef0 	bl	8004044 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003264:	e029      	b.n	80032ba <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	099b      	lsrs	r3, r3, #6
 800326a:	f003 0301 	and.w	r3, r3, #1
 800326e:	2b00      	cmp	r3, #0
 8003270:	d00f      	beq.n	8003292 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	0a9b      	lsrs	r3, r3, #10
 8003276:	f003 0301 	and.w	r3, r3, #1
 800327a:	2b00      	cmp	r3, #0
 800327c:	d009      	beq.n	8003292 <HAL_I2C_EV_IRQHandler+0x2b2>
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	089b      	lsrs	r3, r3, #2
 8003282:	f003 0301 	and.w	r3, r3, #1
 8003286:	2b00      	cmp	r3, #0
 8003288:	d103      	bne.n	8003292 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800328a:	6878      	ldr	r0, [r7, #4]
 800328c:	f000 fefa 	bl	8004084 <I2C_SlaveReceive_RXNE>
 8003290:	e014      	b.n	80032bc <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	089b      	lsrs	r3, r3, #2
 8003296:	f003 0301 	and.w	r3, r3, #1
 800329a:	2b00      	cmp	r3, #0
 800329c:	d00e      	beq.n	80032bc <HAL_I2C_EV_IRQHandler+0x2dc>
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	0a5b      	lsrs	r3, r3, #9
 80032a2:	f003 0301 	and.w	r3, r3, #1
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d008      	beq.n	80032bc <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f000 ff28 	bl	8004100 <I2C_SlaveReceive_BTF>
 80032b0:	e004      	b.n	80032bc <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80032b2:	bf00      	nop
 80032b4:	e002      	b.n	80032bc <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80032b6:	bf00      	nop
 80032b8:	e000      	b.n	80032bc <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80032ba:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80032bc:	3720      	adds	r7, #32
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}

080032c2 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80032c2:	b580      	push	{r7, lr}
 80032c4:	b08a      	sub	sp, #40	; 0x28
 80032c6:	af00      	add	r7, sp, #0
 80032c8:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	695b      	ldr	r3, [r3, #20]
 80032d0:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80032da:	2300      	movs	r3, #0
 80032dc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80032e4:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80032e6:	6a3b      	ldr	r3, [r7, #32]
 80032e8:	0a1b      	lsrs	r3, r3, #8
 80032ea:	f003 0301 	and.w	r3, r3, #1
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d00e      	beq.n	8003310 <HAL_I2C_ER_IRQHandler+0x4e>
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	0a1b      	lsrs	r3, r3, #8
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d008      	beq.n	8003310 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80032fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003300:	f043 0301 	orr.w	r3, r3, #1
 8003304:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800330e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003310:	6a3b      	ldr	r3, [r7, #32]
 8003312:	0a5b      	lsrs	r3, r3, #9
 8003314:	f003 0301 	and.w	r3, r3, #1
 8003318:	2b00      	cmp	r3, #0
 800331a:	d00e      	beq.n	800333a <HAL_I2C_ER_IRQHandler+0x78>
 800331c:	69fb      	ldr	r3, [r7, #28]
 800331e:	0a1b      	lsrs	r3, r3, #8
 8003320:	f003 0301 	and.w	r3, r3, #1
 8003324:	2b00      	cmp	r3, #0
 8003326:	d008      	beq.n	800333a <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332a:	f043 0302 	orr.w	r3, r3, #2
 800332e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8003338:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800333a:	6a3b      	ldr	r3, [r7, #32]
 800333c:	0a9b      	lsrs	r3, r3, #10
 800333e:	f003 0301 	and.w	r3, r3, #1
 8003342:	2b00      	cmp	r3, #0
 8003344:	d03f      	beq.n	80033c6 <HAL_I2C_ER_IRQHandler+0x104>
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	0a1b      	lsrs	r3, r3, #8
 800334a:	f003 0301 	and.w	r3, r3, #1
 800334e:	2b00      	cmp	r3, #0
 8003350:	d039      	beq.n	80033c6 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8003352:	7efb      	ldrb	r3, [r7, #27]
 8003354:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800335a:	b29b      	uxth	r3, r3
 800335c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003364:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800336a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800336c:	7ebb      	ldrb	r3, [r7, #26]
 800336e:	2b20      	cmp	r3, #32
 8003370:	d112      	bne.n	8003398 <HAL_I2C_ER_IRQHandler+0xd6>
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d10f      	bne.n	8003398 <HAL_I2C_ER_IRQHandler+0xd6>
 8003378:	7cfb      	ldrb	r3, [r7, #19]
 800337a:	2b21      	cmp	r3, #33	; 0x21
 800337c:	d008      	beq.n	8003390 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800337e:	7cfb      	ldrb	r3, [r7, #19]
 8003380:	2b29      	cmp	r3, #41	; 0x29
 8003382:	d005      	beq.n	8003390 <HAL_I2C_ER_IRQHandler+0xce>
 8003384:	7cfb      	ldrb	r3, [r7, #19]
 8003386:	2b28      	cmp	r3, #40	; 0x28
 8003388:	d106      	bne.n	8003398 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2b21      	cmp	r3, #33	; 0x21
 800338e:	d103      	bne.n	8003398 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f001 f851 	bl	8004438 <I2C_Slave_AF>
 8003396:	e016      	b.n	80033c6 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80033a0:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80033a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a4:	f043 0304 	orr.w	r3, r3, #4
 80033a8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80033aa:	7efb      	ldrb	r3, [r7, #27]
 80033ac:	2b10      	cmp	r3, #16
 80033ae:	d002      	beq.n	80033b6 <HAL_I2C_ER_IRQHandler+0xf4>
 80033b0:	7efb      	ldrb	r3, [r7, #27]
 80033b2:	2b40      	cmp	r3, #64	; 0x40
 80033b4:	d107      	bne.n	80033c6 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033c4:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80033c6:	6a3b      	ldr	r3, [r7, #32]
 80033c8:	0adb      	lsrs	r3, r3, #11
 80033ca:	f003 0301 	and.w	r3, r3, #1
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d00e      	beq.n	80033f0 <HAL_I2C_ER_IRQHandler+0x12e>
 80033d2:	69fb      	ldr	r3, [r7, #28]
 80033d4:	0a1b      	lsrs	r3, r3, #8
 80033d6:	f003 0301 	and.w	r3, r3, #1
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d008      	beq.n	80033f0 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80033de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e0:	f043 0308 	orr.w	r3, r3, #8
 80033e4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80033ee:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80033f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d008      	beq.n	8003408 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033fc:	431a      	orrs	r2, r3
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8003402:	6878      	ldr	r0, [r7, #4]
 8003404:	f001 f888 	bl	8004518 <I2C_ITError>
  }
}
 8003408:	bf00      	nop
 800340a:	3728      	adds	r7, #40	; 0x28
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}

08003410 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003418:	bf00      	nop
 800341a:	370c      	adds	r7, #12
 800341c:	46bd      	mov	sp, r7
 800341e:	bc80      	pop	{r7}
 8003420:	4770      	bx	lr

08003422 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003422:	b480      	push	{r7}
 8003424:	b083      	sub	sp, #12
 8003426:	af00      	add	r7, sp, #0
 8003428:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800342a:	bf00      	nop
 800342c:	370c      	adds	r7, #12
 800342e:	46bd      	mov	sp, r7
 8003430:	bc80      	pop	{r7}
 8003432:	4770      	bx	lr

08003434 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800343c:	bf00      	nop
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	bc80      	pop	{r7}
 8003444:	4770      	bx	lr

08003446 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003446:	b480      	push	{r7}
 8003448:	b083      	sub	sp, #12
 800344a:	af00      	add	r7, sp, #0
 800344c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800344e:	bf00      	nop
 8003450:	370c      	adds	r7, #12
 8003452:	46bd      	mov	sp, r7
 8003454:	bc80      	pop	{r7}
 8003456:	4770      	bx	lr

08003458 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	460b      	mov	r3, r1
 8003462:	70fb      	strb	r3, [r7, #3]
 8003464:	4613      	mov	r3, r2
 8003466:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003468:	bf00      	nop
 800346a:	370c      	adds	r7, #12
 800346c:	46bd      	mov	sp, r7
 800346e:	bc80      	pop	{r7}
 8003470:	4770      	bx	lr

08003472 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003472:	b480      	push	{r7}
 8003474:	b083      	sub	sp, #12
 8003476:	af00      	add	r7, sp, #0
 8003478:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800347a:	bf00      	nop
 800347c:	370c      	adds	r7, #12
 800347e:	46bd      	mov	sp, r7
 8003480:	bc80      	pop	{r7}
 8003482:	4770      	bx	lr

08003484 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003484:	b480      	push	{r7}
 8003486:	b083      	sub	sp, #12
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800348c:	bf00      	nop
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	bc80      	pop	{r7}
 8003494:	4770      	bx	lr

08003496 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003496:	b480      	push	{r7}
 8003498:	b083      	sub	sp, #12
 800349a:	af00      	add	r7, sp, #0
 800349c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800349e:	bf00      	nop
 80034a0:	370c      	adds	r7, #12
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bc80      	pop	{r7}
 80034a6:	4770      	bx	lr

080034a8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b083      	sub	sp, #12
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80034b0:	bf00      	nop
 80034b2:	370c      	adds	r7, #12
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bc80      	pop	{r7}
 80034b8:	4770      	bx	lr

080034ba <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80034ba:	b480      	push	{r7}
 80034bc:	b083      	sub	sp, #12
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80034c2:	bf00      	nop
 80034c4:	370c      	adds	r7, #12
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bc80      	pop	{r7}
 80034ca:	4770      	bx	lr

080034cc <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034da:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80034e2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e8:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d150      	bne.n	8003594 <I2C_MasterTransmit_TXE+0xc8>
 80034f2:	7bfb      	ldrb	r3, [r7, #15]
 80034f4:	2b21      	cmp	r3, #33	; 0x21
 80034f6:	d14d      	bne.n	8003594 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	2b08      	cmp	r3, #8
 80034fc:	d01d      	beq.n	800353a <I2C_MasterTransmit_TXE+0x6e>
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	2b20      	cmp	r3, #32
 8003502:	d01a      	beq.n	800353a <I2C_MasterTransmit_TXE+0x6e>
 8003504:	68bb      	ldr	r3, [r7, #8]
 8003506:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800350a:	d016      	beq.n	800353a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	685a      	ldr	r2, [r3, #4]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800351a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2211      	movs	r2, #17
 8003520:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2220      	movs	r2, #32
 800352e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f7ff ff6c 	bl	8003410 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003538:	e060      	b.n	80035fc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	685a      	ldr	r2, [r3, #4]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003548:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003558:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2220      	movs	r2, #32
 8003564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800356e:	b2db      	uxtb	r3, r3
 8003570:	2b40      	cmp	r3, #64	; 0x40
 8003572:	d107      	bne.n	8003584 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2200      	movs	r2, #0
 8003578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800357c:	6878      	ldr	r0, [r7, #4]
 800357e:	f7ff ff81 	bl	8003484 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003582:	e03b      	b.n	80035fc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800358c:	6878      	ldr	r0, [r7, #4]
 800358e:	f7ff ff3f 	bl	8003410 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003592:	e033      	b.n	80035fc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003594:	7bfb      	ldrb	r3, [r7, #15]
 8003596:	2b21      	cmp	r3, #33	; 0x21
 8003598:	d005      	beq.n	80035a6 <I2C_MasterTransmit_TXE+0xda>
 800359a:	7bbb      	ldrb	r3, [r7, #14]
 800359c:	2b40      	cmp	r3, #64	; 0x40
 800359e:	d12d      	bne.n	80035fc <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80035a0:	7bfb      	ldrb	r3, [r7, #15]
 80035a2:	2b22      	cmp	r3, #34	; 0x22
 80035a4:	d12a      	bne.n	80035fc <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d108      	bne.n	80035c2 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	685a      	ldr	r2, [r3, #4]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035be:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80035c0:	e01c      	b.n	80035fc <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b40      	cmp	r3, #64	; 0x40
 80035cc:	d103      	bne.n	80035d6 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f000 f88e 	bl	80036f0 <I2C_MemoryTransmit_TXE_BTF>
}
 80035d4:	e012      	b.n	80035fc <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035da:	781a      	ldrb	r2, [r3, #0]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e6:	1c5a      	adds	r2, r3, #1
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	3b01      	subs	r3, #1
 80035f4:	b29a      	uxth	r2, r3
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80035fa:	e7ff      	b.n	80035fc <I2C_MasterTransmit_TXE+0x130>
 80035fc:	bf00      	nop
 80035fe:	3710      	adds	r7, #16
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}

08003604 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003610:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003618:	b2db      	uxtb	r3, r3
 800361a:	2b21      	cmp	r3, #33	; 0x21
 800361c:	d164      	bne.n	80036e8 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003622:	b29b      	uxth	r3, r3
 8003624:	2b00      	cmp	r3, #0
 8003626:	d012      	beq.n	800364e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800362c:	781a      	ldrb	r2, [r3, #0]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003638:	1c5a      	adds	r2, r3, #1
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003642:	b29b      	uxth	r3, r3
 8003644:	3b01      	subs	r3, #1
 8003646:	b29a      	uxth	r2, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800364c:	e04c      	b.n	80036e8 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2b08      	cmp	r3, #8
 8003652:	d01d      	beq.n	8003690 <I2C_MasterTransmit_BTF+0x8c>
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2b20      	cmp	r3, #32
 8003658:	d01a      	beq.n	8003690 <I2C_MasterTransmit_BTF+0x8c>
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003660:	d016      	beq.n	8003690 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	685a      	ldr	r2, [r3, #4]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003670:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2211      	movs	r2, #17
 8003676:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2200      	movs	r2, #0
 800367c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2220      	movs	r2, #32
 8003684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f7ff fec1 	bl	8003410 <HAL_I2C_MasterTxCpltCallback>
}
 800368e:	e02b      	b.n	80036e8 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	685a      	ldr	r2, [r3, #4]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800369e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036ae:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	2200      	movs	r2, #0
 80036b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2220      	movs	r2, #32
 80036ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	2b40      	cmp	r3, #64	; 0x40
 80036c8:	d107      	bne.n	80036da <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	f7ff fed6 	bl	8003484 <HAL_I2C_MemTxCpltCallback>
}
 80036d8:	e006      	b.n	80036e8 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2200      	movs	r2, #0
 80036de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80036e2:	6878      	ldr	r0, [r7, #4]
 80036e4:	f7ff fe94 	bl	8003410 <HAL_I2C_MasterTxCpltCallback>
}
 80036e8:	bf00      	nop
 80036ea:	3710      	adds	r7, #16
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036fe:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003704:	2b00      	cmp	r3, #0
 8003706:	d11d      	bne.n	8003744 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800370c:	2b01      	cmp	r3, #1
 800370e:	d10b      	bne.n	8003728 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003714:	b2da      	uxtb	r2, r3
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003720:	1c9a      	adds	r2, r3, #2
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8003726:	e073      	b.n	8003810 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800372c:	b29b      	uxth	r3, r3
 800372e:	121b      	asrs	r3, r3, #8
 8003730:	b2da      	uxtb	r2, r3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800373c:	1c5a      	adds	r2, r3, #1
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003742:	e065      	b.n	8003810 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003748:	2b01      	cmp	r3, #1
 800374a:	d10b      	bne.n	8003764 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003750:	b2da      	uxtb	r2, r3
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800375c:	1c5a      	adds	r2, r3, #1
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003762:	e055      	b.n	8003810 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003768:	2b02      	cmp	r3, #2
 800376a:	d151      	bne.n	8003810 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800376c:	7bfb      	ldrb	r3, [r7, #15]
 800376e:	2b22      	cmp	r3, #34	; 0x22
 8003770:	d10d      	bne.n	800378e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003780:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003786:	1c5a      	adds	r2, r3, #1
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	651a      	str	r2, [r3, #80]	; 0x50
}
 800378c:	e040      	b.n	8003810 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003792:	b29b      	uxth	r3, r3
 8003794:	2b00      	cmp	r3, #0
 8003796:	d015      	beq.n	80037c4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003798:	7bfb      	ldrb	r3, [r7, #15]
 800379a:	2b21      	cmp	r3, #33	; 0x21
 800379c:	d112      	bne.n	80037c4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a2:	781a      	ldrb	r2, [r3, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ae:	1c5a      	adds	r2, r3, #1
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037b8:	b29b      	uxth	r3, r3
 80037ba:	3b01      	subs	r3, #1
 80037bc:	b29a      	uxth	r2, r3
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80037c2:	e025      	b.n	8003810 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037c8:	b29b      	uxth	r3, r3
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d120      	bne.n	8003810 <I2C_MemoryTransmit_TXE_BTF+0x120>
 80037ce:	7bfb      	ldrb	r3, [r7, #15]
 80037d0:	2b21      	cmp	r3, #33	; 0x21
 80037d2:	d11d      	bne.n	8003810 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	685a      	ldr	r2, [r3, #4]
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80037e2:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037f2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2220      	movs	r2, #32
 80037fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2200      	movs	r2, #0
 8003806:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f7ff fe3a 	bl	8003484 <HAL_I2C_MemTxCpltCallback>
}
 8003810:	bf00      	nop
 8003812:	3710      	adds	r7, #16
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b084      	sub	sp, #16
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003826:	b2db      	uxtb	r3, r3
 8003828:	2b22      	cmp	r3, #34	; 0x22
 800382a:	f040 80a2 	bne.w	8003972 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003832:	b29b      	uxth	r3, r3
 8003834:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2b03      	cmp	r3, #3
 800383a:	d921      	bls.n	8003880 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	691a      	ldr	r2, [r3, #16]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003846:	b2d2      	uxtb	r2, r2
 8003848:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800384e:	1c5a      	adds	r2, r3, #1
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003858:	b29b      	uxth	r3, r3
 800385a:	3b01      	subs	r3, #1
 800385c:	b29a      	uxth	r2, r3
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003866:	b29b      	uxth	r3, r3
 8003868:	2b03      	cmp	r3, #3
 800386a:	f040 8082 	bne.w	8003972 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	685a      	ldr	r2, [r3, #4]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800387c:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800387e:	e078      	b.n	8003972 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003884:	2b02      	cmp	r3, #2
 8003886:	d074      	beq.n	8003972 <I2C_MasterReceive_RXNE+0x15a>
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2b01      	cmp	r3, #1
 800388c:	d002      	beq.n	8003894 <I2C_MasterReceive_RXNE+0x7c>
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d16e      	bne.n	8003972 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	f001 f819 	bl	80048cc <I2C_WaitOnSTOPRequestThroughIT>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d142      	bne.n	8003926 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80038ae:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	685a      	ldr	r2, [r3, #4]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80038be:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	691a      	ldr	r2, [r3, #16]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ca:	b2d2      	uxtb	r2, r2
 80038cc:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d2:	1c5a      	adds	r2, r3, #1
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038dc:	b29b      	uxth	r3, r3
 80038de:	3b01      	subs	r3, #1
 80038e0:	b29a      	uxth	r2, r3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2220      	movs	r2, #32
 80038ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	2b40      	cmp	r3, #64	; 0x40
 80038f8:	d10a      	bne.n	8003910 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2200      	movs	r2, #0
 80038fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8003908:	6878      	ldr	r0, [r7, #4]
 800390a:	f7ff fdc4 	bl	8003496 <HAL_I2C_MemRxCpltCallback>
}
 800390e:	e030      	b.n	8003972 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2200      	movs	r2, #0
 8003914:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2212      	movs	r2, #18
 800391c:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f7ff fd7f 	bl	8003422 <HAL_I2C_MasterRxCpltCallback>
}
 8003924:	e025      	b.n	8003972 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	685a      	ldr	r2, [r3, #4]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003934:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	691a      	ldr	r2, [r3, #16]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003940:	b2d2      	uxtb	r2, r2
 8003942:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003948:	1c5a      	adds	r2, r3, #1
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003952:	b29b      	uxth	r3, r3
 8003954:	3b01      	subs	r3, #1
 8003956:	b29a      	uxth	r2, r3
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2220      	movs	r2, #32
 8003960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f7ff fd9b 	bl	80034a8 <HAL_I2C_ErrorCallback>
}
 8003972:	bf00      	nop
 8003974:	3710      	adds	r7, #16
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}

0800397a <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800397a:	b580      	push	{r7, lr}
 800397c:	b084      	sub	sp, #16
 800397e:	af00      	add	r7, sp, #0
 8003980:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003986:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800398c:	b29b      	uxth	r3, r3
 800398e:	2b04      	cmp	r3, #4
 8003990:	d11b      	bne.n	80039ca <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	685a      	ldr	r2, [r3, #4]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039a0:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	691a      	ldr	r2, [r3, #16]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ac:	b2d2      	uxtb	r2, r2
 80039ae:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b4:	1c5a      	adds	r2, r3, #1
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039be:	b29b      	uxth	r3, r3
 80039c0:	3b01      	subs	r3, #1
 80039c2:	b29a      	uxth	r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80039c8:	e0bd      	b.n	8003b46 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	2b03      	cmp	r3, #3
 80039d2:	d129      	bne.n	8003a28 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	685a      	ldr	r2, [r3, #4]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039e2:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2b04      	cmp	r3, #4
 80039e8:	d00a      	beq.n	8003a00 <I2C_MasterReceive_BTF+0x86>
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d007      	beq.n	8003a00 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039fe:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	691a      	ldr	r2, [r3, #16]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a0a:	b2d2      	uxtb	r2, r2
 8003a0c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a12:	1c5a      	adds	r2, r3, #1
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	3b01      	subs	r3, #1
 8003a20:	b29a      	uxth	r2, r3
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003a26:	e08e      	b.n	8003b46 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a2c:	b29b      	uxth	r3, r3
 8003a2e:	2b02      	cmp	r3, #2
 8003a30:	d176      	bne.n	8003b20 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d002      	beq.n	8003a3e <I2C_MasterReceive_BTF+0xc4>
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2b10      	cmp	r3, #16
 8003a3c:	d108      	bne.n	8003a50 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a4c:	601a      	str	r2, [r3, #0]
 8003a4e:	e019      	b.n	8003a84 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2b04      	cmp	r3, #4
 8003a54:	d002      	beq.n	8003a5c <I2C_MasterReceive_BTF+0xe2>
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2b02      	cmp	r3, #2
 8003a5a:	d108      	bne.n	8003a6e <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a6a:	601a      	str	r2, [r3, #0]
 8003a6c:	e00a      	b.n	8003a84 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2b10      	cmp	r3, #16
 8003a72:	d007      	beq.n	8003a84 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a82:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	691a      	ldr	r2, [r3, #16]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8e:	b2d2      	uxtb	r2, r2
 8003a90:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a96:	1c5a      	adds	r2, r3, #1
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	3b01      	subs	r3, #1
 8003aa4:	b29a      	uxth	r2, r3
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	691a      	ldr	r2, [r3, #16]
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ab4:	b2d2      	uxtb	r2, r2
 8003ab6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003abc:	1c5a      	adds	r2, r3, #1
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ac6:	b29b      	uxth	r3, r3
 8003ac8:	3b01      	subs	r3, #1
 8003aca:	b29a      	uxth	r2, r3
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	685a      	ldr	r2, [r3, #4]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003ade:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2220      	movs	r2, #32
 8003ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	2b40      	cmp	r3, #64	; 0x40
 8003af2:	d10a      	bne.n	8003b0a <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2200      	movs	r2, #0
 8003af8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	f7ff fcc7 	bl	8003496 <HAL_I2C_MemRxCpltCallback>
}
 8003b08:	e01d      	b.n	8003b46 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2212      	movs	r2, #18
 8003b16:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f7ff fc82 	bl	8003422 <HAL_I2C_MasterRxCpltCallback>
}
 8003b1e:	e012      	b.n	8003b46 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	691a      	ldr	r2, [r3, #16]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b2a:	b2d2      	uxtb	r2, r2
 8003b2c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b32:	1c5a      	adds	r2, r3, #1
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b3c:	b29b      	uxth	r3, r3
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	b29a      	uxth	r2, r3
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003b46:	bf00      	nop
 8003b48:	3710      	adds	r7, #16
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}

08003b4e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003b4e:	b480      	push	{r7}
 8003b50:	b083      	sub	sp, #12
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	2b40      	cmp	r3, #64	; 0x40
 8003b60:	d117      	bne.n	8003b92 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d109      	bne.n	8003b7e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	461a      	mov	r2, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b7a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8003b7c:	e067      	b.n	8003c4e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b82:	b2db      	uxtb	r3, r3
 8003b84:	f043 0301 	orr.w	r3, r3, #1
 8003b88:	b2da      	uxtb	r2, r3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	611a      	str	r2, [r3, #16]
}
 8003b90:	e05d      	b.n	8003c4e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b9a:	d133      	bne.n	8003c04 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	2b21      	cmp	r3, #33	; 0x21
 8003ba6:	d109      	bne.n	8003bbc <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	461a      	mov	r2, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003bb8:	611a      	str	r2, [r3, #16]
 8003bba:	e008      	b.n	8003bce <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	f043 0301 	orr.w	r3, r3, #1
 8003bc6:	b2da      	uxtb	r2, r3
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d004      	beq.n	8003be0 <I2C_Master_SB+0x92>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d108      	bne.n	8003bf2 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d032      	beq.n	8003c4e <I2C_Master_SB+0x100>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d02d      	beq.n	8003c4e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	685a      	ldr	r2, [r3, #4]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c00:	605a      	str	r2, [r3, #4]
}
 8003c02:	e024      	b.n	8003c4e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d10e      	bne.n	8003c2a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c10:	b29b      	uxth	r3, r3
 8003c12:	11db      	asrs	r3, r3, #7
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	f003 0306 	and.w	r3, r3, #6
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	f063 030f 	orn	r3, r3, #15
 8003c20:	b2da      	uxtb	r2, r3
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	611a      	str	r2, [r3, #16]
}
 8003c28:	e011      	b.n	8003c4e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d10d      	bne.n	8003c4e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c36:	b29b      	uxth	r3, r3
 8003c38:	11db      	asrs	r3, r3, #7
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	f003 0306 	and.w	r3, r3, #6
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	f063 030e 	orn	r3, r3, #14
 8003c46:	b2da      	uxtb	r2, r3
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	611a      	str	r2, [r3, #16]
}
 8003c4e:	bf00      	nop
 8003c50:	370c      	adds	r7, #12
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bc80      	pop	{r7}
 8003c56:	4770      	bx	lr

08003c58 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c64:	b2da      	uxtb	r2, r3
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d004      	beq.n	8003c7e <I2C_Master_ADD10+0x26>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d108      	bne.n	8003c90 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d00c      	beq.n	8003ca0 <I2C_Master_ADD10+0x48>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d007      	beq.n	8003ca0 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	685a      	ldr	r2, [r3, #4]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c9e:	605a      	str	r2, [r3, #4]
  }
}
 8003ca0:	bf00      	nop
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bc80      	pop	{r7}
 8003ca8:	4770      	bx	lr

08003caa <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003caa:	b480      	push	{r7}
 8003cac:	b091      	sub	sp, #68	; 0x44
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003cb8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cc0:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc6:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	2b22      	cmp	r3, #34	; 0x22
 8003cd2:	f040 8169 	bne.w	8003fa8 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d10f      	bne.n	8003cfe <I2C_Master_ADDR+0x54>
 8003cde:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003ce2:	2b40      	cmp	r3, #64	; 0x40
 8003ce4:	d10b      	bne.n	8003cfe <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	633b      	str	r3, [r7, #48]	; 0x30
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	695b      	ldr	r3, [r3, #20]
 8003cf0:	633b      	str	r3, [r7, #48]	; 0x30
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	699b      	ldr	r3, [r3, #24]
 8003cf8:	633b      	str	r3, [r7, #48]	; 0x30
 8003cfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003cfc:	e160      	b.n	8003fc0 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d11d      	bne.n	8003d42 <I2C_Master_ADDR+0x98>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	691b      	ldr	r3, [r3, #16]
 8003d0a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003d0e:	d118      	bne.n	8003d42 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d10:	2300      	movs	r3, #0
 8003d12:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	695b      	ldr	r3, [r3, #20]
 8003d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	699b      	ldr	r3, [r3, #24]
 8003d22:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d24:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	681a      	ldr	r2, [r3, #0]
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d34:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d3a:	1c5a      	adds	r2, r3, #1
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	651a      	str	r2, [r3, #80]	; 0x50
 8003d40:	e13e      	b.n	8003fc0 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d113      	bne.n	8003d74 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	695b      	ldr	r3, [r3, #20]
 8003d56:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d60:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681a      	ldr	r2, [r3, #0]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d70:	601a      	str	r2, [r3, #0]
 8003d72:	e115      	b.n	8003fa0 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	f040 808a 	bne.w	8003e94 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8003d80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d82:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003d86:	d137      	bne.n	8003df8 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d96:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003da2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003da6:	d113      	bne.n	8003dd0 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003db6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003db8:	2300      	movs	r3, #0
 8003dba:	627b      	str	r3, [r7, #36]	; 0x24
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	695b      	ldr	r3, [r3, #20]
 8003dc2:	627b      	str	r3, [r7, #36]	; 0x24
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	699b      	ldr	r3, [r3, #24]
 8003dca:	627b      	str	r3, [r7, #36]	; 0x24
 8003dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dce:	e0e7      	b.n	8003fa0 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	623b      	str	r3, [r7, #32]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	695b      	ldr	r3, [r3, #20]
 8003dda:	623b      	str	r3, [r7, #32]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	699b      	ldr	r3, [r3, #24]
 8003de2:	623b      	str	r3, [r7, #32]
 8003de4:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003df4:	601a      	str	r2, [r3, #0]
 8003df6:	e0d3      	b.n	8003fa0 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003df8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dfa:	2b08      	cmp	r3, #8
 8003dfc:	d02e      	beq.n	8003e5c <I2C_Master_ADDR+0x1b2>
 8003dfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e00:	2b20      	cmp	r3, #32
 8003e02:	d02b      	beq.n	8003e5c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8003e04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e06:	2b12      	cmp	r3, #18
 8003e08:	d102      	bne.n	8003e10 <I2C_Master_ADDR+0x166>
 8003e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d125      	bne.n	8003e5c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003e10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e12:	2b04      	cmp	r3, #4
 8003e14:	d00e      	beq.n	8003e34 <I2C_Master_ADDR+0x18a>
 8003e16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d00b      	beq.n	8003e34 <I2C_Master_ADDR+0x18a>
 8003e1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e1e:	2b10      	cmp	r3, #16
 8003e20:	d008      	beq.n	8003e34 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e30:	601a      	str	r2, [r3, #0]
 8003e32:	e007      	b.n	8003e44 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003e42:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e44:	2300      	movs	r3, #0
 8003e46:	61fb      	str	r3, [r7, #28]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	695b      	ldr	r3, [r3, #20]
 8003e4e:	61fb      	str	r3, [r7, #28]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	699b      	ldr	r3, [r3, #24]
 8003e56:	61fb      	str	r3, [r7, #28]
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	e0a1      	b.n	8003fa0 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e6a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	61bb      	str	r3, [r7, #24]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	695b      	ldr	r3, [r3, #20]
 8003e76:	61bb      	str	r3, [r7, #24]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	699b      	ldr	r3, [r3, #24]
 8003e7e:	61bb      	str	r3, [r7, #24]
 8003e80:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e90:	601a      	str	r2, [r3, #0]
 8003e92:	e085      	b.n	8003fa0 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e98:	b29b      	uxth	r3, r3
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d14d      	bne.n	8003f3a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8003e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ea0:	2b04      	cmp	r3, #4
 8003ea2:	d016      	beq.n	8003ed2 <I2C_Master_ADDR+0x228>
 8003ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ea6:	2b02      	cmp	r3, #2
 8003ea8:	d013      	beq.n	8003ed2 <I2C_Master_ADDR+0x228>
 8003eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eac:	2b10      	cmp	r3, #16
 8003eae:	d010      	beq.n	8003ed2 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ebe:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ece:	601a      	str	r2, [r3, #0]
 8003ed0:	e007      	b.n	8003ee2 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003ee0:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003eec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ef0:	d117      	bne.n	8003f22 <I2C_Master_ADDR+0x278>
 8003ef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ef4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003ef8:	d00b      	beq.n	8003f12 <I2C_Master_ADDR+0x268>
 8003efa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d008      	beq.n	8003f12 <I2C_Master_ADDR+0x268>
 8003f00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f02:	2b08      	cmp	r3, #8
 8003f04:	d005      	beq.n	8003f12 <I2C_Master_ADDR+0x268>
 8003f06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f08:	2b10      	cmp	r3, #16
 8003f0a:	d002      	beq.n	8003f12 <I2C_Master_ADDR+0x268>
 8003f0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f0e:	2b20      	cmp	r3, #32
 8003f10:	d107      	bne.n	8003f22 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	685a      	ldr	r2, [r3, #4]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003f20:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f22:	2300      	movs	r3, #0
 8003f24:	617b      	str	r3, [r7, #20]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	695b      	ldr	r3, [r3, #20]
 8003f2c:	617b      	str	r3, [r7, #20]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	699b      	ldr	r3, [r3, #24]
 8003f34:	617b      	str	r3, [r7, #20]
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	e032      	b.n	8003fa0 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681a      	ldr	r2, [r3, #0]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003f48:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003f58:	d117      	bne.n	8003f8a <I2C_Master_ADDR+0x2e0>
 8003f5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f5c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003f60:	d00b      	beq.n	8003f7a <I2C_Master_ADDR+0x2d0>
 8003f62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d008      	beq.n	8003f7a <I2C_Master_ADDR+0x2d0>
 8003f68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f6a:	2b08      	cmp	r3, #8
 8003f6c:	d005      	beq.n	8003f7a <I2C_Master_ADDR+0x2d0>
 8003f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f70:	2b10      	cmp	r3, #16
 8003f72:	d002      	beq.n	8003f7a <I2C_Master_ADDR+0x2d0>
 8003f74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f76:	2b20      	cmp	r3, #32
 8003f78:	d107      	bne.n	8003f8a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	685a      	ldr	r2, [r3, #4]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003f88:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	613b      	str	r3, [r7, #16]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	695b      	ldr	r3, [r3, #20]
 8003f94:	613b      	str	r3, [r7, #16]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	699b      	ldr	r3, [r3, #24]
 8003f9c:	613b      	str	r3, [r7, #16]
 8003f9e:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003fa6:	e00b      	b.n	8003fc0 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fa8:	2300      	movs	r3, #0
 8003faa:	60fb      	str	r3, [r7, #12]
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	695b      	ldr	r3, [r3, #20]
 8003fb2:	60fb      	str	r3, [r7, #12]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	699b      	ldr	r3, [r3, #24]
 8003fba:	60fb      	str	r3, [r7, #12]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
}
 8003fbe:	e7ff      	b.n	8003fc0 <I2C_Master_ADDR+0x316>
 8003fc0:	bf00      	nop
 8003fc2:	3744      	adds	r7, #68	; 0x44
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bc80      	pop	{r7}
 8003fc8:	4770      	bx	lr

08003fca <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003fca:	b580      	push	{r7, lr}
 8003fcc:	b084      	sub	sp, #16
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fd8:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fde:	b29b      	uxth	r3, r3
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d02b      	beq.n	800403c <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe8:	781a      	ldrb	r2, [r3, #0]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff4:	1c5a      	adds	r2, r3, #1
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ffe:	b29b      	uxth	r3, r3
 8004000:	3b01      	subs	r3, #1
 8004002:	b29a      	uxth	r2, r3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800400c:	b29b      	uxth	r3, r3
 800400e:	2b00      	cmp	r3, #0
 8004010:	d114      	bne.n	800403c <I2C_SlaveTransmit_TXE+0x72>
 8004012:	7bfb      	ldrb	r3, [r7, #15]
 8004014:	2b29      	cmp	r3, #41	; 0x29
 8004016:	d111      	bne.n	800403c <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	685a      	ldr	r2, [r3, #4]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004026:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2221      	movs	r2, #33	; 0x21
 800402c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2228      	movs	r2, #40	; 0x28
 8004032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f7ff f9fc 	bl	8003434 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800403c:	bf00      	nop
 800403e:	3710      	adds	r7, #16
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}

08004044 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004044:	b480      	push	{r7}
 8004046:	b083      	sub	sp, #12
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004050:	b29b      	uxth	r3, r3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d011      	beq.n	800407a <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800405a:	781a      	ldrb	r2, [r3, #0]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004066:	1c5a      	adds	r2, r3, #1
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004070:	b29b      	uxth	r3, r3
 8004072:	3b01      	subs	r3, #1
 8004074:	b29a      	uxth	r2, r3
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800407a:	bf00      	nop
 800407c:	370c      	adds	r7, #12
 800407e:	46bd      	mov	sp, r7
 8004080:	bc80      	pop	{r7}
 8004082:	4770      	bx	lr

08004084 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004092:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004098:	b29b      	uxth	r3, r3
 800409a:	2b00      	cmp	r3, #0
 800409c:	d02c      	beq.n	80040f8 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	691a      	ldr	r2, [r3, #16]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a8:	b2d2      	uxtb	r2, r2
 80040aa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b0:	1c5a      	adds	r2, r3, #1
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	3b01      	subs	r3, #1
 80040be:	b29a      	uxth	r2, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d114      	bne.n	80040f8 <I2C_SlaveReceive_RXNE+0x74>
 80040ce:	7bfb      	ldrb	r3, [r7, #15]
 80040d0:	2b2a      	cmp	r3, #42	; 0x2a
 80040d2:	d111      	bne.n	80040f8 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	685a      	ldr	r2, [r3, #4]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040e2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2222      	movs	r2, #34	; 0x22
 80040e8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2228      	movs	r2, #40	; 0x28
 80040ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f7ff f9a7 	bl	8003446 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80040f8:	bf00      	nop
 80040fa:	3710      	adds	r7, #16
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}

08004100 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800410c:	b29b      	uxth	r3, r3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d012      	beq.n	8004138 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	691a      	ldr	r2, [r3, #16]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411c:	b2d2      	uxtb	r2, r2
 800411e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004124:	1c5a      	adds	r2, r3, #1
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800412e:	b29b      	uxth	r3, r3
 8004130:	3b01      	subs	r3, #1
 8004132:	b29a      	uxth	r2, r3
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004138:	bf00      	nop
 800413a:	370c      	adds	r7, #12
 800413c:	46bd      	mov	sp, r7
 800413e:	bc80      	pop	{r7}
 8004140:	4770      	bx	lr

08004142 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004142:	b580      	push	{r7, lr}
 8004144:	b084      	sub	sp, #16
 8004146:	af00      	add	r7, sp, #0
 8004148:	6078      	str	r0, [r7, #4]
 800414a:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800414c:	2300      	movs	r3, #0
 800414e:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004156:	b2db      	uxtb	r3, r3
 8004158:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800415c:	2b28      	cmp	r3, #40	; 0x28
 800415e:	d127      	bne.n	80041b0 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	685a      	ldr	r2, [r3, #4]
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800416e:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	089b      	lsrs	r3, r3, #2
 8004174:	f003 0301 	and.w	r3, r3, #1
 8004178:	2b00      	cmp	r3, #0
 800417a:	d101      	bne.n	8004180 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800417c:	2301      	movs	r3, #1
 800417e:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	09db      	lsrs	r3, r3, #7
 8004184:	f003 0301 	and.w	r3, r3, #1
 8004188:	2b00      	cmp	r3, #0
 800418a:	d103      	bne.n	8004194 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	81bb      	strh	r3, [r7, #12]
 8004192:	e002      	b.n	800419a <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	699b      	ldr	r3, [r3, #24]
 8004198:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2200      	movs	r2, #0
 800419e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80041a2:	89ba      	ldrh	r2, [r7, #12]
 80041a4:	7bfb      	ldrb	r3, [r7, #15]
 80041a6:	4619      	mov	r1, r3
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	f7ff f955 	bl	8003458 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80041ae:	e00e      	b.n	80041ce <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041b0:	2300      	movs	r3, #0
 80041b2:	60bb      	str	r3, [r7, #8]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	60bb      	str	r3, [r7, #8]
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	699b      	ldr	r3, [r3, #24]
 80041c2:	60bb      	str	r3, [r7, #8]
 80041c4:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2200      	movs	r2, #0
 80041ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 80041ce:	bf00      	nop
 80041d0:	3710      	adds	r7, #16
 80041d2:	46bd      	mov	sp, r7
 80041d4:	bd80      	pop	{r7, pc}
	...

080041d8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041e6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	685a      	ldr	r2, [r3, #4]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80041f6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80041f8:	2300      	movs	r3, #0
 80041fa:	60bb      	str	r3, [r7, #8]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	60bb      	str	r3, [r7, #8]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	681a      	ldr	r2, [r3, #0]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f042 0201 	orr.w	r2, r2, #1
 8004212:	601a      	str	r2, [r3, #0]
 8004214:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004224:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004230:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004234:	d172      	bne.n	800431c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004236:	7bfb      	ldrb	r3, [r7, #15]
 8004238:	2b22      	cmp	r3, #34	; 0x22
 800423a:	d002      	beq.n	8004242 <I2C_Slave_STOPF+0x6a>
 800423c:	7bfb      	ldrb	r3, [r7, #15]
 800423e:	2b2a      	cmp	r3, #42	; 0x2a
 8004240:	d135      	bne.n	80042ae <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	b29a      	uxth	r2, r3
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004254:	b29b      	uxth	r3, r3
 8004256:	2b00      	cmp	r3, #0
 8004258:	d005      	beq.n	8004266 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425e:	f043 0204 	orr.w	r2, r3, #4
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	685a      	ldr	r2, [r3, #4]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004274:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800427a:	4618      	mov	r0, r3
 800427c:	f7fe fbaf 	bl	80029de <HAL_DMA_GetState>
 8004280:	4603      	mov	r3, r0
 8004282:	2b01      	cmp	r3, #1
 8004284:	d049      	beq.n	800431a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800428a:	4a69      	ldr	r2, [pc, #420]	; (8004430 <I2C_Slave_STOPF+0x258>)
 800428c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004292:	4618      	mov	r0, r3
 8004294:	f7fe fb62 	bl	800295c <HAL_DMA_Abort_IT>
 8004298:	4603      	mov	r3, r0
 800429a:	2b00      	cmp	r3, #0
 800429c:	d03d      	beq.n	800431a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042a4:	687a      	ldr	r2, [r7, #4]
 80042a6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80042a8:	4610      	mov	r0, r2
 80042aa:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80042ac:	e035      	b.n	800431a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	b29a      	uxth	r2, r3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d005      	beq.n	80042d2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ca:	f043 0204 	orr.w	r2, r3, #4
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	685a      	ldr	r2, [r3, #4]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042e0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042e6:	4618      	mov	r0, r3
 80042e8:	f7fe fb79 	bl	80029de <HAL_DMA_GetState>
 80042ec:	4603      	mov	r3, r0
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d014      	beq.n	800431c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042f6:	4a4e      	ldr	r2, [pc, #312]	; (8004430 <I2C_Slave_STOPF+0x258>)
 80042f8:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042fe:	4618      	mov	r0, r3
 8004300:	f7fe fb2c 	bl	800295c <HAL_DMA_Abort_IT>
 8004304:	4603      	mov	r3, r0
 8004306:	2b00      	cmp	r3, #0
 8004308:	d008      	beq.n	800431c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800430e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004314:	4610      	mov	r0, r2
 8004316:	4798      	blx	r3
 8004318:	e000      	b.n	800431c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800431a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004320:	b29b      	uxth	r3, r3
 8004322:	2b00      	cmp	r3, #0
 8004324:	d03e      	beq.n	80043a4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	695b      	ldr	r3, [r3, #20]
 800432c:	f003 0304 	and.w	r3, r3, #4
 8004330:	2b04      	cmp	r3, #4
 8004332:	d112      	bne.n	800435a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	691a      	ldr	r2, [r3, #16]
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800433e:	b2d2      	uxtb	r2, r2
 8004340:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004346:	1c5a      	adds	r2, r3, #1
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004350:	b29b      	uxth	r3, r3
 8004352:	3b01      	subs	r3, #1
 8004354:	b29a      	uxth	r2, r3
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	695b      	ldr	r3, [r3, #20]
 8004360:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004364:	2b40      	cmp	r3, #64	; 0x40
 8004366:	d112      	bne.n	800438e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	691a      	ldr	r2, [r3, #16]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004372:	b2d2      	uxtb	r2, r2
 8004374:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800437a:	1c5a      	adds	r2, r3, #1
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004384:	b29b      	uxth	r3, r3
 8004386:	3b01      	subs	r3, #1
 8004388:	b29a      	uxth	r2, r3
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004392:	b29b      	uxth	r3, r3
 8004394:	2b00      	cmp	r3, #0
 8004396:	d005      	beq.n	80043a4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439c:	f043 0204 	orr.w	r2, r3, #4
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d003      	beq.n	80043b4 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f000 f8b3 	bl	8004518 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80043b2:	e039      	b.n	8004428 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80043b4:	7bfb      	ldrb	r3, [r7, #15]
 80043b6:	2b2a      	cmp	r3, #42	; 0x2a
 80043b8:	d109      	bne.n	80043ce <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2228      	movs	r2, #40	; 0x28
 80043c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f7ff f83c 	bl	8003446 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043d4:	b2db      	uxtb	r3, r3
 80043d6:	2b28      	cmp	r3, #40	; 0x28
 80043d8:	d111      	bne.n	80043fe <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	4a15      	ldr	r2, [pc, #84]	; (8004434 <I2C_Slave_STOPF+0x25c>)
 80043de:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2220      	movs	r2, #32
 80043ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2200      	movs	r2, #0
 80043f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f7ff f83b 	bl	8003472 <HAL_I2C_ListenCpltCallback>
}
 80043fc:	e014      	b.n	8004428 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004402:	2b22      	cmp	r3, #34	; 0x22
 8004404:	d002      	beq.n	800440c <I2C_Slave_STOPF+0x234>
 8004406:	7bfb      	ldrb	r3, [r7, #15]
 8004408:	2b22      	cmp	r3, #34	; 0x22
 800440a:	d10d      	bne.n	8004428 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2220      	movs	r2, #32
 8004416:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2200      	movs	r2, #0
 800441e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f7ff f80f 	bl	8003446 <HAL_I2C_SlaveRxCpltCallback>
}
 8004428:	bf00      	nop
 800442a:	3710      	adds	r7, #16
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}
 8004430:	0800477d 	.word	0x0800477d
 8004434:	ffff0000 	.word	0xffff0000

08004438 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b084      	sub	sp, #16
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004446:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800444c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	2b08      	cmp	r3, #8
 8004452:	d002      	beq.n	800445a <I2C_Slave_AF+0x22>
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	2b20      	cmp	r3, #32
 8004458:	d129      	bne.n	80044ae <I2C_Slave_AF+0x76>
 800445a:	7bfb      	ldrb	r3, [r7, #15]
 800445c:	2b28      	cmp	r3, #40	; 0x28
 800445e:	d126      	bne.n	80044ae <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	4a2c      	ldr	r2, [pc, #176]	; (8004514 <I2C_Slave_AF+0xdc>)
 8004464:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	685a      	ldr	r2, [r3, #4]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004474:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800447e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800448e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2200      	movs	r2, #0
 8004494:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2220      	movs	r2, #32
 800449a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f7fe ffe3 	bl	8003472 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80044ac:	e02e      	b.n	800450c <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80044ae:	7bfb      	ldrb	r3, [r7, #15]
 80044b0:	2b21      	cmp	r3, #33	; 0x21
 80044b2:	d126      	bne.n	8004502 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	4a17      	ldr	r2, [pc, #92]	; (8004514 <I2C_Slave_AF+0xdc>)
 80044b8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2221      	movs	r2, #33	; 0x21
 80044be:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2220      	movs	r2, #32
 80044c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	685a      	ldr	r2, [r3, #4]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80044de:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80044e8:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044f8:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f7fe ff9a 	bl	8003434 <HAL_I2C_SlaveTxCpltCallback>
}
 8004500:	e004      	b.n	800450c <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800450a:	615a      	str	r2, [r3, #20]
}
 800450c:	bf00      	nop
 800450e:	3710      	adds	r7, #16
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}
 8004514:	ffff0000 	.word	0xffff0000

08004518 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004526:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800452e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004530:	7bbb      	ldrb	r3, [r7, #14]
 8004532:	2b10      	cmp	r3, #16
 8004534:	d002      	beq.n	800453c <I2C_ITError+0x24>
 8004536:	7bbb      	ldrb	r3, [r7, #14]
 8004538:	2b40      	cmp	r3, #64	; 0x40
 800453a:	d10a      	bne.n	8004552 <I2C_ITError+0x3a>
 800453c:	7bfb      	ldrb	r3, [r7, #15]
 800453e:	2b22      	cmp	r3, #34	; 0x22
 8004540:	d107      	bne.n	8004552 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004550:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004552:	7bfb      	ldrb	r3, [r7, #15]
 8004554:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004558:	2b28      	cmp	r3, #40	; 0x28
 800455a:	d107      	bne.n	800456c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2200      	movs	r2, #0
 8004560:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2228      	movs	r2, #40	; 0x28
 8004566:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800456a:	e015      	b.n	8004598 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004576:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800457a:	d00a      	beq.n	8004592 <I2C_ITError+0x7a>
 800457c:	7bfb      	ldrb	r3, [r7, #15]
 800457e:	2b60      	cmp	r3, #96	; 0x60
 8004580:	d007      	beq.n	8004592 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2220      	movs	r2, #32
 8004586:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	2200      	movs	r2, #0
 800458e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2200      	movs	r2, #0
 8004596:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045a2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045a6:	d162      	bne.n	800466e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	685a      	ldr	r2, [r3, #4]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80045b6:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045bc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80045c0:	b2db      	uxtb	r3, r3
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d020      	beq.n	8004608 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045ca:	4a6a      	ldr	r2, [pc, #424]	; (8004774 <I2C_ITError+0x25c>)
 80045cc:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045d2:	4618      	mov	r0, r3
 80045d4:	f7fe f9c2 	bl	800295c <HAL_DMA_Abort_IT>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b00      	cmp	r3, #0
 80045dc:	f000 8089 	beq.w	80046f2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f022 0201 	bic.w	r2, r2, #1
 80045ee:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2220      	movs	r2, #32
 80045f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004602:	4610      	mov	r0, r2
 8004604:	4798      	blx	r3
 8004606:	e074      	b.n	80046f2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800460c:	4a59      	ldr	r2, [pc, #356]	; (8004774 <I2C_ITError+0x25c>)
 800460e:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004614:	4618      	mov	r0, r3
 8004616:	f7fe f9a1 	bl	800295c <HAL_DMA_Abort_IT>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d068      	beq.n	80046f2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	695b      	ldr	r3, [r3, #20]
 8004626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800462a:	2b40      	cmp	r3, #64	; 0x40
 800462c:	d10b      	bne.n	8004646 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	691a      	ldr	r2, [r3, #16]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004638:	b2d2      	uxtb	r2, r2
 800463a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004640:	1c5a      	adds	r2, r3, #1
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f022 0201 	bic.w	r2, r2, #1
 8004654:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2220      	movs	r2, #32
 800465a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004662:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004664:	687a      	ldr	r2, [r7, #4]
 8004666:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004668:	4610      	mov	r0, r2
 800466a:	4798      	blx	r3
 800466c:	e041      	b.n	80046f2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004674:	b2db      	uxtb	r3, r3
 8004676:	2b60      	cmp	r3, #96	; 0x60
 8004678:	d125      	bne.n	80046c6 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2220      	movs	r2, #32
 800467e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2200      	movs	r2, #0
 8004686:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	695b      	ldr	r3, [r3, #20]
 800468e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004692:	2b40      	cmp	r3, #64	; 0x40
 8004694:	d10b      	bne.n	80046ae <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	691a      	ldr	r2, [r3, #16]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a0:	b2d2      	uxtb	r2, r2
 80046a2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a8:	1c5a      	adds	r2, r3, #1
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f022 0201 	bic.w	r2, r2, #1
 80046bc:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f7fe fefb 	bl	80034ba <HAL_I2C_AbortCpltCallback>
 80046c4:	e015      	b.n	80046f2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	695b      	ldr	r3, [r3, #20]
 80046cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046d0:	2b40      	cmp	r3, #64	; 0x40
 80046d2:	d10b      	bne.n	80046ec <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	691a      	ldr	r2, [r3, #16]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046de:	b2d2      	uxtb	r2, r2
 80046e0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e6:	1c5a      	adds	r2, r3, #1
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f7fe fedb 	bl	80034a8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	f003 0301 	and.w	r3, r3, #1
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d10e      	bne.n	8004720 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004708:	2b00      	cmp	r3, #0
 800470a:	d109      	bne.n	8004720 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004712:	2b00      	cmp	r3, #0
 8004714:	d104      	bne.n	8004720 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800471c:	2b00      	cmp	r3, #0
 800471e:	d007      	beq.n	8004730 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	685a      	ldr	r2, [r3, #4]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800472e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004736:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800473c:	f003 0304 	and.w	r3, r3, #4
 8004740:	2b04      	cmp	r3, #4
 8004742:	d113      	bne.n	800476c <I2C_ITError+0x254>
 8004744:	7bfb      	ldrb	r3, [r7, #15]
 8004746:	2b28      	cmp	r3, #40	; 0x28
 8004748:	d110      	bne.n	800476c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4a0a      	ldr	r2, [pc, #40]	; (8004778 <I2C_ITError+0x260>)
 800474e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2220      	movs	r2, #32
 800475a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2200      	movs	r2, #0
 8004762:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f7fe fe83 	bl	8003472 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800476c:	bf00      	nop
 800476e:	3710      	adds	r7, #16
 8004770:	46bd      	mov	sp, r7
 8004772:	bd80      	pop	{r7, pc}
 8004774:	0800477d 	.word	0x0800477d
 8004778:	ffff0000 	.word	0xffff0000

0800477c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b086      	sub	sp, #24
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004784:	2300      	movs	r3, #0
 8004786:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800478c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004794:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004796:	4b4b      	ldr	r3, [pc, #300]	; (80048c4 <I2C_DMAAbort+0x148>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	08db      	lsrs	r3, r3, #3
 800479c:	4a4a      	ldr	r2, [pc, #296]	; (80048c8 <I2C_DMAAbort+0x14c>)
 800479e:	fba2 2303 	umull	r2, r3, r2, r3
 80047a2:	0a1a      	lsrs	r2, r3, #8
 80047a4:	4613      	mov	r3, r2
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	4413      	add	r3, r2
 80047aa:	00da      	lsls	r2, r3, #3
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d106      	bne.n	80047c4 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ba:	f043 0220 	orr.w	r2, r3, #32
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80047c2:	e00a      	b.n	80047da <I2C_DMAAbort+0x5e>
    }
    count--;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	3b01      	subs	r3, #1
 80047c8:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047d8:	d0ea      	beq.n	80047b0 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d003      	beq.n	80047ea <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047e6:	2200      	movs	r2, #0
 80047e8:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d003      	beq.n	80047fa <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80047f2:	697b      	ldr	r3, [r7, #20]
 80047f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f6:	2200      	movs	r2, #0
 80047f8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004808:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	2200      	movs	r2, #0
 800480e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004814:	2b00      	cmp	r3, #0
 8004816:	d003      	beq.n	8004820 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800481c:	2200      	movs	r2, #0
 800481e:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004824:	2b00      	cmp	r3, #0
 8004826:	d003      	beq.n	8004830 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800482c:	2200      	movs	r2, #0
 800482e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f022 0201 	bic.w	r2, r2, #1
 800483e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004846:	b2db      	uxtb	r3, r3
 8004848:	2b60      	cmp	r3, #96	; 0x60
 800484a:	d10e      	bne.n	800486a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	2220      	movs	r2, #32
 8004850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	2200      	movs	r2, #0
 8004858:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	2200      	movs	r2, #0
 8004860:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004862:	6978      	ldr	r0, [r7, #20]
 8004864:	f7fe fe29 	bl	80034ba <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004868:	e027      	b.n	80048ba <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800486a:	7cfb      	ldrb	r3, [r7, #19]
 800486c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004870:	2b28      	cmp	r3, #40	; 0x28
 8004872:	d117      	bne.n	80048a4 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f042 0201 	orr.w	r2, r2, #1
 8004882:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	681a      	ldr	r2, [r3, #0]
 800488a:	697b      	ldr	r3, [r7, #20]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004892:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	2200      	movs	r2, #0
 8004898:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	2228      	movs	r2, #40	; 0x28
 800489e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80048a2:	e007      	b.n	80048b4 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	2220      	movs	r2, #32
 80048a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80048ac:	697b      	ldr	r3, [r7, #20]
 80048ae:	2200      	movs	r2, #0
 80048b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80048b4:	6978      	ldr	r0, [r7, #20]
 80048b6:	f7fe fdf7 	bl	80034a8 <HAL_I2C_ErrorCallback>
}
 80048ba:	bf00      	nop
 80048bc:	3718      	adds	r7, #24
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}
 80048c2:	bf00      	nop
 80048c4:	2000006c 	.word	0x2000006c
 80048c8:	14f8b589 	.word	0x14f8b589

080048cc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b085      	sub	sp, #20
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80048d4:	2300      	movs	r3, #0
 80048d6:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80048d8:	4b13      	ldr	r3, [pc, #76]	; (8004928 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	08db      	lsrs	r3, r3, #3
 80048de:	4a13      	ldr	r2, [pc, #76]	; (800492c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80048e0:	fba2 2303 	umull	r2, r3, r2, r3
 80048e4:	0a1a      	lsrs	r2, r3, #8
 80048e6:	4613      	mov	r3, r2
 80048e8:	009b      	lsls	r3, r3, #2
 80048ea:	4413      	add	r3, r2
 80048ec:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	3b01      	subs	r3, #1
 80048f2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d107      	bne.n	800490a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fe:	f043 0220 	orr.w	r2, r3, #32
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e008      	b.n	800491c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004914:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004918:	d0e9      	beq.n	80048ee <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800491a:	2300      	movs	r3, #0
}
 800491c:	4618      	mov	r0, r3
 800491e:	3714      	adds	r7, #20
 8004920:	46bd      	mov	sp, r7
 8004922:	bc80      	pop	{r7}
 8004924:	4770      	bx	lr
 8004926:	bf00      	nop
 8004928:	2000006c 	.word	0x2000006c
 800492c:	14f8b589 	.word	0x14f8b589

08004930 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8004930:	b480      	push	{r7}
 8004932:	b083      	sub	sp, #12
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800493c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004940:	d103      	bne.n	800494a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2201      	movs	r2, #1
 8004946:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8004948:	e007      	b.n	800495a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800494e:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004952:	d102      	bne.n	800495a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2208      	movs	r2, #8
 8004958:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800495a:	bf00      	nop
 800495c:	370c      	adds	r7, #12
 800495e:	46bd      	mov	sp, r7
 8004960:	bc80      	pop	{r7}
 8004962:	4770      	bx	lr

08004964 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b088      	sub	sp, #32
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d101      	bne.n	8004976 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	e31d      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004976:	4b94      	ldr	r3, [pc, #592]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	f003 030c 	and.w	r3, r3, #12
 800497e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004980:	4b91      	ldr	r3, [pc, #580]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004982:	689b      	ldr	r3, [r3, #8]
 8004984:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004988:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 0301 	and.w	r3, r3, #1
 8004992:	2b00      	cmp	r3, #0
 8004994:	d07b      	beq.n	8004a8e <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004996:	69bb      	ldr	r3, [r7, #24]
 8004998:	2b08      	cmp	r3, #8
 800499a:	d006      	beq.n	80049aa <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	2b0c      	cmp	r3, #12
 80049a0:	d10f      	bne.n	80049c2 <HAL_RCC_OscConfig+0x5e>
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049a8:	d10b      	bne.n	80049c2 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049aa:	4b87      	ldr	r3, [pc, #540]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d06a      	beq.n	8004a8c <HAL_RCC_OscConfig+0x128>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d166      	bne.n	8004a8c <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 80049be:	2301      	movs	r3, #1
 80049c0:	e2f7      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d106      	bne.n	80049d8 <HAL_RCC_OscConfig+0x74>
 80049ca:	4b7f      	ldr	r3, [pc, #508]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a7e      	ldr	r2, [pc, #504]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 80049d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049d4:	6013      	str	r3, [r2, #0]
 80049d6:	e02d      	b.n	8004a34 <HAL_RCC_OscConfig+0xd0>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d10c      	bne.n	80049fa <HAL_RCC_OscConfig+0x96>
 80049e0:	4b79      	ldr	r3, [pc, #484]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a78      	ldr	r2, [pc, #480]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 80049e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80049ea:	6013      	str	r3, [r2, #0]
 80049ec:	4b76      	ldr	r3, [pc, #472]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a75      	ldr	r2, [pc, #468]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 80049f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80049f6:	6013      	str	r3, [r2, #0]
 80049f8:	e01c      	b.n	8004a34 <HAL_RCC_OscConfig+0xd0>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	2b05      	cmp	r3, #5
 8004a00:	d10c      	bne.n	8004a1c <HAL_RCC_OscConfig+0xb8>
 8004a02:	4b71      	ldr	r3, [pc, #452]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a70      	ldr	r2, [pc, #448]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004a08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a0c:	6013      	str	r3, [r2, #0]
 8004a0e:	4b6e      	ldr	r3, [pc, #440]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	4a6d      	ldr	r2, [pc, #436]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004a14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a18:	6013      	str	r3, [r2, #0]
 8004a1a:	e00b      	b.n	8004a34 <HAL_RCC_OscConfig+0xd0>
 8004a1c:	4b6a      	ldr	r3, [pc, #424]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a69      	ldr	r2, [pc, #420]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004a22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a26:	6013      	str	r3, [r2, #0]
 8004a28:	4b67      	ldr	r3, [pc, #412]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	4a66      	ldr	r2, [pc, #408]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004a2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d013      	beq.n	8004a64 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a3c:	f7fd f9bc 	bl	8001db8 <HAL_GetTick>
 8004a40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004a42:	e008      	b.n	8004a56 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a44:	f7fd f9b8 	bl	8001db8 <HAL_GetTick>
 8004a48:	4602      	mov	r2, r0
 8004a4a:	693b      	ldr	r3, [r7, #16]
 8004a4c:	1ad3      	subs	r3, r2, r3
 8004a4e:	2b64      	cmp	r3, #100	; 0x64
 8004a50:	d901      	bls.n	8004a56 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8004a52:	2303      	movs	r3, #3
 8004a54:	e2ad      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004a56:	4b5c      	ldr	r3, [pc, #368]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d0f0      	beq.n	8004a44 <HAL_RCC_OscConfig+0xe0>
 8004a62:	e014      	b.n	8004a8e <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a64:	f7fd f9a8 	bl	8001db8 <HAL_GetTick>
 8004a68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004a6a:	e008      	b.n	8004a7e <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a6c:	f7fd f9a4 	bl	8001db8 <HAL_GetTick>
 8004a70:	4602      	mov	r2, r0
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	1ad3      	subs	r3, r2, r3
 8004a76:	2b64      	cmp	r3, #100	; 0x64
 8004a78:	d901      	bls.n	8004a7e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8004a7a:	2303      	movs	r3, #3
 8004a7c:	e299      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004a7e:	4b52      	ldr	r3, [pc, #328]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d1f0      	bne.n	8004a6c <HAL_RCC_OscConfig+0x108>
 8004a8a:	e000      	b.n	8004a8e <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0302 	and.w	r3, r3, #2
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d05a      	beq.n	8004b50 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a9a:	69bb      	ldr	r3, [r7, #24]
 8004a9c:	2b04      	cmp	r3, #4
 8004a9e:	d005      	beq.n	8004aac <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004aa0:	69bb      	ldr	r3, [r7, #24]
 8004aa2:	2b0c      	cmp	r3, #12
 8004aa4:	d119      	bne.n	8004ada <HAL_RCC_OscConfig+0x176>
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d116      	bne.n	8004ada <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004aac:	4b46      	ldr	r3, [pc, #280]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f003 0302 	and.w	r3, r3, #2
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d005      	beq.n	8004ac4 <HAL_RCC_OscConfig+0x160>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d001      	beq.n	8004ac4 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	e276      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ac4:	4b40      	ldr	r3, [pc, #256]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	691b      	ldr	r3, [r3, #16]
 8004ad0:	021b      	lsls	r3, r3, #8
 8004ad2:	493d      	ldr	r1, [pc, #244]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ad8:	e03a      	b.n	8004b50 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	68db      	ldr	r3, [r3, #12]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d020      	beq.n	8004b24 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ae2:	4b3a      	ldr	r3, [pc, #232]	; (8004bcc <HAL_RCC_OscConfig+0x268>)
 8004ae4:	2201      	movs	r2, #1
 8004ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ae8:	f7fd f966 	bl	8001db8 <HAL_GetTick>
 8004aec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004aee:	e008      	b.n	8004b02 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004af0:	f7fd f962 	bl	8001db8 <HAL_GetTick>
 8004af4:	4602      	mov	r2, r0
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	2b02      	cmp	r3, #2
 8004afc:	d901      	bls.n	8004b02 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e257      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004b02:	4b31      	ldr	r3, [pc, #196]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f003 0302 	and.w	r3, r3, #2
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d0f0      	beq.n	8004af0 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b0e:	4b2e      	ldr	r3, [pc, #184]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	691b      	ldr	r3, [r3, #16]
 8004b1a:	021b      	lsls	r3, r3, #8
 8004b1c:	492a      	ldr	r1, [pc, #168]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	604b      	str	r3, [r1, #4]
 8004b22:	e015      	b.n	8004b50 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b24:	4b29      	ldr	r3, [pc, #164]	; (8004bcc <HAL_RCC_OscConfig+0x268>)
 8004b26:	2200      	movs	r2, #0
 8004b28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b2a:	f7fd f945 	bl	8001db8 <HAL_GetTick>
 8004b2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004b30:	e008      	b.n	8004b44 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b32:	f7fd f941 	bl	8001db8 <HAL_GetTick>
 8004b36:	4602      	mov	r2, r0
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	1ad3      	subs	r3, r2, r3
 8004b3c:	2b02      	cmp	r3, #2
 8004b3e:	d901      	bls.n	8004b44 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8004b40:	2303      	movs	r3, #3
 8004b42:	e236      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004b44:	4b20      	ldr	r3, [pc, #128]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f003 0302 	and.w	r3, r3, #2
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d1f0      	bne.n	8004b32 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0310 	and.w	r3, r3, #16
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	f000 80b8 	beq.w	8004cce <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b5e:	69bb      	ldr	r3, [r7, #24]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d170      	bne.n	8004c46 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004b64:	4b18      	ldr	r3, [pc, #96]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d005      	beq.n	8004b7c <HAL_RCC_OscConfig+0x218>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	699b      	ldr	r3, [r3, #24]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d101      	bne.n	8004b7c <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e21a      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6a1a      	ldr	r2, [r3, #32]
 8004b80:	4b11      	ldr	r3, [pc, #68]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8004b88:	429a      	cmp	r2, r3
 8004b8a:	d921      	bls.n	8004bd0 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6a1b      	ldr	r3, [r3, #32]
 8004b90:	4618      	mov	r0, r3
 8004b92:	f000 fc23 	bl	80053dc <RCC_SetFlashLatencyFromMSIRange>
 8004b96:	4603      	mov	r3, r0
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d001      	beq.n	8004ba0 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e208      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ba0:	4b09      	ldr	r3, [pc, #36]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6a1b      	ldr	r3, [r3, #32]
 8004bac:	4906      	ldr	r1, [pc, #24]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004bae:	4313      	orrs	r3, r2
 8004bb0:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004bb2:	4b05      	ldr	r3, [pc, #20]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	69db      	ldr	r3, [r3, #28]
 8004bbe:	061b      	lsls	r3, r3, #24
 8004bc0:	4901      	ldr	r1, [pc, #4]	; (8004bc8 <HAL_RCC_OscConfig+0x264>)
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	604b      	str	r3, [r1, #4]
 8004bc6:	e020      	b.n	8004c0a <HAL_RCC_OscConfig+0x2a6>
 8004bc8:	40023800 	.word	0x40023800
 8004bcc:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004bd0:	4ba4      	ldr	r3, [pc, #656]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	6a1b      	ldr	r3, [r3, #32]
 8004bdc:	49a1      	ldr	r1, [pc, #644]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004bde:	4313      	orrs	r3, r2
 8004be0:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004be2:	4ba0      	ldr	r3, [pc, #640]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	69db      	ldr	r3, [r3, #28]
 8004bee:	061b      	lsls	r3, r3, #24
 8004bf0:	499c      	ldr	r1, [pc, #624]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004bf2:	4313      	orrs	r3, r2
 8004bf4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6a1b      	ldr	r3, [r3, #32]
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	f000 fbee 	bl	80053dc <RCC_SetFlashLatencyFromMSIRange>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d001      	beq.n	8004c0a <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e1d3      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6a1b      	ldr	r3, [r3, #32]
 8004c0e:	0b5b      	lsrs	r3, r3, #13
 8004c10:	3301      	adds	r3, #1
 8004c12:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004c16:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004c1a:	4a92      	ldr	r2, [pc, #584]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004c1c:	6892      	ldr	r2, [r2, #8]
 8004c1e:	0912      	lsrs	r2, r2, #4
 8004c20:	f002 020f 	and.w	r2, r2, #15
 8004c24:	4990      	ldr	r1, [pc, #576]	; (8004e68 <HAL_RCC_OscConfig+0x504>)
 8004c26:	5c8a      	ldrb	r2, [r1, r2]
 8004c28:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004c2a:	4a90      	ldr	r2, [pc, #576]	; (8004e6c <HAL_RCC_OscConfig+0x508>)
 8004c2c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004c2e:	4b90      	ldr	r3, [pc, #576]	; (8004e70 <HAL_RCC_OscConfig+0x50c>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4618      	mov	r0, r3
 8004c34:	f7fd f874 	bl	8001d20 <HAL_InitTick>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004c3c:	7bfb      	ldrb	r3, [r7, #15]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d045      	beq.n	8004cce <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8004c42:	7bfb      	ldrb	r3, [r7, #15]
 8004c44:	e1b5      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	699b      	ldr	r3, [r3, #24]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d029      	beq.n	8004ca2 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004c4e:	4b89      	ldr	r3, [pc, #548]	; (8004e74 <HAL_RCC_OscConfig+0x510>)
 8004c50:	2201      	movs	r2, #1
 8004c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c54:	f7fd f8b0 	bl	8001db8 <HAL_GetTick>
 8004c58:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004c5a:	e008      	b.n	8004c6e <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004c5c:	f7fd f8ac 	bl	8001db8 <HAL_GetTick>
 8004c60:	4602      	mov	r2, r0
 8004c62:	693b      	ldr	r3, [r7, #16]
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	2b02      	cmp	r3, #2
 8004c68:	d901      	bls.n	8004c6e <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 8004c6a:	2303      	movs	r3, #3
 8004c6c:	e1a1      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004c6e:	4b7d      	ldr	r3, [pc, #500]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d0f0      	beq.n	8004c5c <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c7a:	4b7a      	ldr	r3, [pc, #488]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a1b      	ldr	r3, [r3, #32]
 8004c86:	4977      	ldr	r1, [pc, #476]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c8c:	4b75      	ldr	r3, [pc, #468]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	69db      	ldr	r3, [r3, #28]
 8004c98:	061b      	lsls	r3, r3, #24
 8004c9a:	4972      	ldr	r1, [pc, #456]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	604b      	str	r3, [r1, #4]
 8004ca0:	e015      	b.n	8004cce <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004ca2:	4b74      	ldr	r3, [pc, #464]	; (8004e74 <HAL_RCC_OscConfig+0x510>)
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ca8:	f7fd f886 	bl	8001db8 <HAL_GetTick>
 8004cac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004cae:	e008      	b.n	8004cc2 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004cb0:	f7fd f882 	bl	8001db8 <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	693b      	ldr	r3, [r7, #16]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	2b02      	cmp	r3, #2
 8004cbc:	d901      	bls.n	8004cc2 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	e177      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004cc2:	4b68      	ldr	r3, [pc, #416]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d1f0      	bne.n	8004cb0 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 0308 	and.w	r3, r3, #8
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d030      	beq.n	8004d3c <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	695b      	ldr	r3, [r3, #20]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d016      	beq.n	8004d10 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ce2:	4b65      	ldr	r3, [pc, #404]	; (8004e78 <HAL_RCC_OscConfig+0x514>)
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ce8:	f7fd f866 	bl	8001db8 <HAL_GetTick>
 8004cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004cee:	e008      	b.n	8004d02 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004cf0:	f7fd f862 	bl	8001db8 <HAL_GetTick>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	2b02      	cmp	r3, #2
 8004cfc:	d901      	bls.n	8004d02 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004cfe:	2303      	movs	r3, #3
 8004d00:	e157      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004d02:	4b58      	ldr	r3, [pc, #352]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004d04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d06:	f003 0302 	and.w	r3, r3, #2
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d0f0      	beq.n	8004cf0 <HAL_RCC_OscConfig+0x38c>
 8004d0e:	e015      	b.n	8004d3c <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d10:	4b59      	ldr	r3, [pc, #356]	; (8004e78 <HAL_RCC_OscConfig+0x514>)
 8004d12:	2200      	movs	r2, #0
 8004d14:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d16:	f7fd f84f 	bl	8001db8 <HAL_GetTick>
 8004d1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004d1c:	e008      	b.n	8004d30 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004d1e:	f7fd f84b 	bl	8001db8 <HAL_GetTick>
 8004d22:	4602      	mov	r2, r0
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	1ad3      	subs	r3, r2, r3
 8004d28:	2b02      	cmp	r3, #2
 8004d2a:	d901      	bls.n	8004d30 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004d2c:	2303      	movs	r3, #3
 8004d2e:	e140      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004d30:	4b4c      	ldr	r3, [pc, #304]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004d32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d34:	f003 0302 	and.w	r3, r3, #2
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d1f0      	bne.n	8004d1e <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 0304 	and.w	r3, r3, #4
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	f000 80b5 	beq.w	8004eb4 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d4e:	4b45      	ldr	r3, [pc, #276]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10d      	bne.n	8004d76 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d5a:	4b42      	ldr	r3, [pc, #264]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d5e:	4a41      	ldr	r2, [pc, #260]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004d60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d64:	6253      	str	r3, [r2, #36]	; 0x24
 8004d66:	4b3f      	ldr	r3, [pc, #252]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d6e:	60bb      	str	r3, [r7, #8]
 8004d70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d72:	2301      	movs	r3, #1
 8004d74:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d76:	4b41      	ldr	r3, [pc, #260]	; (8004e7c <HAL_RCC_OscConfig+0x518>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d118      	bne.n	8004db4 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d82:	4b3e      	ldr	r3, [pc, #248]	; (8004e7c <HAL_RCC_OscConfig+0x518>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a3d      	ldr	r2, [pc, #244]	; (8004e7c <HAL_RCC_OscConfig+0x518>)
 8004d88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d8e:	f7fd f813 	bl	8001db8 <HAL_GetTick>
 8004d92:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d94:	e008      	b.n	8004da8 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d96:	f7fd f80f 	bl	8001db8 <HAL_GetTick>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	2b64      	cmp	r3, #100	; 0x64
 8004da2:	d901      	bls.n	8004da8 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8004da4:	2303      	movs	r3, #3
 8004da6:	e104      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004da8:	4b34      	ldr	r3, [pc, #208]	; (8004e7c <HAL_RCC_OscConfig+0x518>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d0f0      	beq.n	8004d96 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d106      	bne.n	8004dca <HAL_RCC_OscConfig+0x466>
 8004dbc:	4b29      	ldr	r3, [pc, #164]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004dbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dc0:	4a28      	ldr	r2, [pc, #160]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004dc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004dc6:	6353      	str	r3, [r2, #52]	; 0x34
 8004dc8:	e02d      	b.n	8004e26 <HAL_RCC_OscConfig+0x4c2>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d10c      	bne.n	8004dec <HAL_RCC_OscConfig+0x488>
 8004dd2:	4b24      	ldr	r3, [pc, #144]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004dd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dd6:	4a23      	ldr	r2, [pc, #140]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004dd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004ddc:	6353      	str	r3, [r2, #52]	; 0x34
 8004dde:	4b21      	ldr	r3, [pc, #132]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004de0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004de2:	4a20      	ldr	r2, [pc, #128]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004de4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004de8:	6353      	str	r3, [r2, #52]	; 0x34
 8004dea:	e01c      	b.n	8004e26 <HAL_RCC_OscConfig+0x4c2>
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	2b05      	cmp	r3, #5
 8004df2:	d10c      	bne.n	8004e0e <HAL_RCC_OscConfig+0x4aa>
 8004df4:	4b1b      	ldr	r3, [pc, #108]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004df6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004df8:	4a1a      	ldr	r2, [pc, #104]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004dfa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004dfe:	6353      	str	r3, [r2, #52]	; 0x34
 8004e00:	4b18      	ldr	r3, [pc, #96]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004e02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e04:	4a17      	ldr	r2, [pc, #92]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004e06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e0a:	6353      	str	r3, [r2, #52]	; 0x34
 8004e0c:	e00b      	b.n	8004e26 <HAL_RCC_OscConfig+0x4c2>
 8004e0e:	4b15      	ldr	r3, [pc, #84]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e12:	4a14      	ldr	r2, [pc, #80]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004e14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e18:	6353      	str	r3, [r2, #52]	; 0x34
 8004e1a:	4b12      	ldr	r3, [pc, #72]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004e1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e1e:	4a11      	ldr	r2, [pc, #68]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004e20:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e24:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d015      	beq.n	8004e5a <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e2e:	f7fc ffc3 	bl	8001db8 <HAL_GetTick>
 8004e32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004e34:	e00a      	b.n	8004e4c <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e36:	f7fc ffbf 	bl	8001db8 <HAL_GetTick>
 8004e3a:	4602      	mov	r2, r0
 8004e3c:	693b      	ldr	r3, [r7, #16]
 8004e3e:	1ad3      	subs	r3, r2, r3
 8004e40:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d901      	bls.n	8004e4c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004e48:	2303      	movs	r3, #3
 8004e4a:	e0b2      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004e4c:	4b05      	ldr	r3, [pc, #20]	; (8004e64 <HAL_RCC_OscConfig+0x500>)
 8004e4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e50:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d0ee      	beq.n	8004e36 <HAL_RCC_OscConfig+0x4d2>
 8004e58:	e023      	b.n	8004ea2 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e5a:	f7fc ffad 	bl	8001db8 <HAL_GetTick>
 8004e5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004e60:	e019      	b.n	8004e96 <HAL_RCC_OscConfig+0x532>
 8004e62:	bf00      	nop
 8004e64:	40023800 	.word	0x40023800
 8004e68:	0800ab3c 	.word	0x0800ab3c
 8004e6c:	2000006c 	.word	0x2000006c
 8004e70:	20000070 	.word	0x20000070
 8004e74:	42470020 	.word	0x42470020
 8004e78:	42470680 	.word	0x42470680
 8004e7c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e80:	f7fc ff9a 	bl	8001db8 <HAL_GetTick>
 8004e84:	4602      	mov	r2, r0
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	1ad3      	subs	r3, r2, r3
 8004e8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d901      	bls.n	8004e96 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8004e92:	2303      	movs	r3, #3
 8004e94:	e08d      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004e96:	4b49      	ldr	r3, [pc, #292]	; (8004fbc <HAL_RCC_OscConfig+0x658>)
 8004e98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d1ee      	bne.n	8004e80 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004ea2:	7ffb      	ldrb	r3, [r7, #31]
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d105      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ea8:	4b44      	ldr	r3, [pc, #272]	; (8004fbc <HAL_RCC_OscConfig+0x658>)
 8004eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eac:	4a43      	ldr	r2, [pc, #268]	; (8004fbc <HAL_RCC_OscConfig+0x658>)
 8004eae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004eb2:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d079      	beq.n	8004fb0 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ebc:	69bb      	ldr	r3, [r7, #24]
 8004ebe:	2b0c      	cmp	r3, #12
 8004ec0:	d056      	beq.n	8004f70 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec6:	2b02      	cmp	r3, #2
 8004ec8:	d13b      	bne.n	8004f42 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004eca:	4b3d      	ldr	r3, [pc, #244]	; (8004fc0 <HAL_RCC_OscConfig+0x65c>)
 8004ecc:	2200      	movs	r2, #0
 8004ece:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ed0:	f7fc ff72 	bl	8001db8 <HAL_GetTick>
 8004ed4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004ed6:	e008      	b.n	8004eea <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ed8:	f7fc ff6e 	bl	8001db8 <HAL_GetTick>
 8004edc:	4602      	mov	r2, r0
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	1ad3      	subs	r3, r2, r3
 8004ee2:	2b02      	cmp	r3, #2
 8004ee4:	d901      	bls.n	8004eea <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e063      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004eea:	4b34      	ldr	r3, [pc, #208]	; (8004fbc <HAL_RCC_OscConfig+0x658>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d1f0      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ef6:	4b31      	ldr	r3, [pc, #196]	; (8004fbc <HAL_RCC_OscConfig+0x658>)
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f06:	4319      	orrs	r1, r3
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f0c:	430b      	orrs	r3, r1
 8004f0e:	492b      	ldr	r1, [pc, #172]	; (8004fbc <HAL_RCC_OscConfig+0x658>)
 8004f10:	4313      	orrs	r3, r2
 8004f12:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004f14:	4b2a      	ldr	r3, [pc, #168]	; (8004fc0 <HAL_RCC_OscConfig+0x65c>)
 8004f16:	2201      	movs	r2, #1
 8004f18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f1a:	f7fc ff4d 	bl	8001db8 <HAL_GetTick>
 8004f1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004f20:	e008      	b.n	8004f34 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f22:	f7fc ff49 	bl	8001db8 <HAL_GetTick>
 8004f26:	4602      	mov	r2, r0
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	1ad3      	subs	r3, r2, r3
 8004f2c:	2b02      	cmp	r3, #2
 8004f2e:	d901      	bls.n	8004f34 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8004f30:	2303      	movs	r3, #3
 8004f32:	e03e      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004f34:	4b21      	ldr	r3, [pc, #132]	; (8004fbc <HAL_RCC_OscConfig+0x658>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d0f0      	beq.n	8004f22 <HAL_RCC_OscConfig+0x5be>
 8004f40:	e036      	b.n	8004fb0 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f42:	4b1f      	ldr	r3, [pc, #124]	; (8004fc0 <HAL_RCC_OscConfig+0x65c>)
 8004f44:	2200      	movs	r2, #0
 8004f46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f48:	f7fc ff36 	bl	8001db8 <HAL_GetTick>
 8004f4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004f4e:	e008      	b.n	8004f62 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f50:	f7fc ff32 	bl	8001db8 <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	693b      	ldr	r3, [r7, #16]
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	2b02      	cmp	r3, #2
 8004f5c:	d901      	bls.n	8004f62 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	e027      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004f62:	4b16      	ldr	r3, [pc, #88]	; (8004fbc <HAL_RCC_OscConfig+0x658>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d1f0      	bne.n	8004f50 <HAL_RCC_OscConfig+0x5ec>
 8004f6e:	e01f      	b.n	8004fb0 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d101      	bne.n	8004f7c <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e01a      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004f7c:	4b0f      	ldr	r3, [pc, #60]	; (8004fbc <HAL_RCC_OscConfig+0x658>)
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d10d      	bne.n	8004fac <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d106      	bne.n	8004fac <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004fa8:	429a      	cmp	r2, r3
 8004faa:	d001      	beq.n	8004fb0 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8004fac:	2301      	movs	r3, #1
 8004fae:	e000      	b.n	8004fb2 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8004fb0:	2300      	movs	r3, #0
}
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	3720      	adds	r7, #32
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bd80      	pop	{r7, pc}
 8004fba:	bf00      	nop
 8004fbc:	40023800 	.word	0x40023800
 8004fc0:	42470060 	.word	0x42470060

08004fc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d101      	bne.n	8004fd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e11a      	b.n	800520e <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004fd8:	4b8f      	ldr	r3, [pc, #572]	; (8005218 <HAL_RCC_ClockConfig+0x254>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f003 0301 	and.w	r3, r3, #1
 8004fe0:	683a      	ldr	r2, [r7, #0]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d919      	bls.n	800501a <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d105      	bne.n	8004ff8 <HAL_RCC_ClockConfig+0x34>
 8004fec:	4b8a      	ldr	r3, [pc, #552]	; (8005218 <HAL_RCC_ClockConfig+0x254>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a89      	ldr	r2, [pc, #548]	; (8005218 <HAL_RCC_ClockConfig+0x254>)
 8004ff2:	f043 0304 	orr.w	r3, r3, #4
 8004ff6:	6013      	str	r3, [r2, #0]
 8004ff8:	4b87      	ldr	r3, [pc, #540]	; (8005218 <HAL_RCC_ClockConfig+0x254>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f023 0201 	bic.w	r2, r3, #1
 8005000:	4985      	ldr	r1, [pc, #532]	; (8005218 <HAL_RCC_ClockConfig+0x254>)
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	4313      	orrs	r3, r2
 8005006:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005008:	4b83      	ldr	r3, [pc, #524]	; (8005218 <HAL_RCC_ClockConfig+0x254>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 0301 	and.w	r3, r3, #1
 8005010:	683a      	ldr	r2, [r7, #0]
 8005012:	429a      	cmp	r2, r3
 8005014:	d001      	beq.n	800501a <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	e0f9      	b.n	800520e <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f003 0302 	and.w	r3, r3, #2
 8005022:	2b00      	cmp	r3, #0
 8005024:	d008      	beq.n	8005038 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005026:	4b7d      	ldr	r3, [pc, #500]	; (800521c <HAL_RCC_ClockConfig+0x258>)
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	689b      	ldr	r3, [r3, #8]
 8005032:	497a      	ldr	r1, [pc, #488]	; (800521c <HAL_RCC_ClockConfig+0x258>)
 8005034:	4313      	orrs	r3, r2
 8005036:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f003 0301 	and.w	r3, r3, #1
 8005040:	2b00      	cmp	r3, #0
 8005042:	f000 808e 	beq.w	8005162 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	685b      	ldr	r3, [r3, #4]
 800504a:	2b02      	cmp	r3, #2
 800504c:	d107      	bne.n	800505e <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800504e:	4b73      	ldr	r3, [pc, #460]	; (800521c <HAL_RCC_ClockConfig+0x258>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005056:	2b00      	cmp	r3, #0
 8005058:	d121      	bne.n	800509e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	e0d7      	b.n	800520e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	2b03      	cmp	r3, #3
 8005064:	d107      	bne.n	8005076 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005066:	4b6d      	ldr	r3, [pc, #436]	; (800521c <HAL_RCC_ClockConfig+0x258>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800506e:	2b00      	cmp	r3, #0
 8005070:	d115      	bne.n	800509e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e0cb      	b.n	800520e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	2b01      	cmp	r3, #1
 800507c:	d107      	bne.n	800508e <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800507e:	4b67      	ldr	r3, [pc, #412]	; (800521c <HAL_RCC_ClockConfig+0x258>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0302 	and.w	r3, r3, #2
 8005086:	2b00      	cmp	r3, #0
 8005088:	d109      	bne.n	800509e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e0bf      	b.n	800520e <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800508e:	4b63      	ldr	r3, [pc, #396]	; (800521c <HAL_RCC_ClockConfig+0x258>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005096:	2b00      	cmp	r3, #0
 8005098:	d101      	bne.n	800509e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800509a:	2301      	movs	r3, #1
 800509c:	e0b7      	b.n	800520e <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800509e:	4b5f      	ldr	r3, [pc, #380]	; (800521c <HAL_RCC_ClockConfig+0x258>)
 80050a0:	689b      	ldr	r3, [r3, #8]
 80050a2:	f023 0203 	bic.w	r2, r3, #3
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	495c      	ldr	r1, [pc, #368]	; (800521c <HAL_RCC_ClockConfig+0x258>)
 80050ac:	4313      	orrs	r3, r2
 80050ae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80050b0:	f7fc fe82 	bl	8001db8 <HAL_GetTick>
 80050b4:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	2b02      	cmp	r3, #2
 80050bc:	d112      	bne.n	80050e4 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80050be:	e00a      	b.n	80050d6 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050c0:	f7fc fe7a 	bl	8001db8 <HAL_GetTick>
 80050c4:	4602      	mov	r2, r0
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	1ad3      	subs	r3, r2, r3
 80050ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d901      	bls.n	80050d6 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 80050d2:	2303      	movs	r3, #3
 80050d4:	e09b      	b.n	800520e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80050d6:	4b51      	ldr	r3, [pc, #324]	; (800521c <HAL_RCC_ClockConfig+0x258>)
 80050d8:	689b      	ldr	r3, [r3, #8]
 80050da:	f003 030c 	and.w	r3, r3, #12
 80050de:	2b08      	cmp	r3, #8
 80050e0:	d1ee      	bne.n	80050c0 <HAL_RCC_ClockConfig+0xfc>
 80050e2:	e03e      	b.n	8005162 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	2b03      	cmp	r3, #3
 80050ea:	d112      	bne.n	8005112 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80050ec:	e00a      	b.n	8005104 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050ee:	f7fc fe63 	bl	8001db8 <HAL_GetTick>
 80050f2:	4602      	mov	r2, r0
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	1ad3      	subs	r3, r2, r3
 80050f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80050fc:	4293      	cmp	r3, r2
 80050fe:	d901      	bls.n	8005104 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8005100:	2303      	movs	r3, #3
 8005102:	e084      	b.n	800520e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005104:	4b45      	ldr	r3, [pc, #276]	; (800521c <HAL_RCC_ClockConfig+0x258>)
 8005106:	689b      	ldr	r3, [r3, #8]
 8005108:	f003 030c 	and.w	r3, r3, #12
 800510c:	2b0c      	cmp	r3, #12
 800510e:	d1ee      	bne.n	80050ee <HAL_RCC_ClockConfig+0x12a>
 8005110:	e027      	b.n	8005162 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	2b01      	cmp	r3, #1
 8005118:	d11d      	bne.n	8005156 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800511a:	e00a      	b.n	8005132 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800511c:	f7fc fe4c 	bl	8001db8 <HAL_GetTick>
 8005120:	4602      	mov	r2, r0
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	1ad3      	subs	r3, r2, r3
 8005126:	f241 3288 	movw	r2, #5000	; 0x1388
 800512a:	4293      	cmp	r3, r2
 800512c:	d901      	bls.n	8005132 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 800512e:	2303      	movs	r3, #3
 8005130:	e06d      	b.n	800520e <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005132:	4b3a      	ldr	r3, [pc, #232]	; (800521c <HAL_RCC_ClockConfig+0x258>)
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	f003 030c 	and.w	r3, r3, #12
 800513a:	2b04      	cmp	r3, #4
 800513c:	d1ee      	bne.n	800511c <HAL_RCC_ClockConfig+0x158>
 800513e:	e010      	b.n	8005162 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005140:	f7fc fe3a 	bl	8001db8 <HAL_GetTick>
 8005144:	4602      	mov	r2, r0
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	1ad3      	subs	r3, r2, r3
 800514a:	f241 3288 	movw	r2, #5000	; 0x1388
 800514e:	4293      	cmp	r3, r2
 8005150:	d901      	bls.n	8005156 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	e05b      	b.n	800520e <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005156:	4b31      	ldr	r3, [pc, #196]	; (800521c <HAL_RCC_ClockConfig+0x258>)
 8005158:	689b      	ldr	r3, [r3, #8]
 800515a:	f003 030c 	and.w	r3, r3, #12
 800515e:	2b00      	cmp	r3, #0
 8005160:	d1ee      	bne.n	8005140 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005162:	4b2d      	ldr	r3, [pc, #180]	; (8005218 <HAL_RCC_ClockConfig+0x254>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f003 0301 	and.w	r3, r3, #1
 800516a:	683a      	ldr	r2, [r7, #0]
 800516c:	429a      	cmp	r2, r3
 800516e:	d219      	bcs.n	80051a4 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	2b01      	cmp	r3, #1
 8005174:	d105      	bne.n	8005182 <HAL_RCC_ClockConfig+0x1be>
 8005176:	4b28      	ldr	r3, [pc, #160]	; (8005218 <HAL_RCC_ClockConfig+0x254>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a27      	ldr	r2, [pc, #156]	; (8005218 <HAL_RCC_ClockConfig+0x254>)
 800517c:	f043 0304 	orr.w	r3, r3, #4
 8005180:	6013      	str	r3, [r2, #0]
 8005182:	4b25      	ldr	r3, [pc, #148]	; (8005218 <HAL_RCC_ClockConfig+0x254>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f023 0201 	bic.w	r2, r3, #1
 800518a:	4923      	ldr	r1, [pc, #140]	; (8005218 <HAL_RCC_ClockConfig+0x254>)
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	4313      	orrs	r3, r2
 8005190:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005192:	4b21      	ldr	r3, [pc, #132]	; (8005218 <HAL_RCC_ClockConfig+0x254>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f003 0301 	and.w	r3, r3, #1
 800519a:	683a      	ldr	r2, [r7, #0]
 800519c:	429a      	cmp	r2, r3
 800519e:	d001      	beq.n	80051a4 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e034      	b.n	800520e <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f003 0304 	and.w	r3, r3, #4
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d008      	beq.n	80051c2 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051b0:	4b1a      	ldr	r3, [pc, #104]	; (800521c <HAL_RCC_ClockConfig+0x258>)
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	68db      	ldr	r3, [r3, #12]
 80051bc:	4917      	ldr	r1, [pc, #92]	; (800521c <HAL_RCC_ClockConfig+0x258>)
 80051be:	4313      	orrs	r3, r2
 80051c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f003 0308 	and.w	r3, r3, #8
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d009      	beq.n	80051e2 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80051ce:	4b13      	ldr	r3, [pc, #76]	; (800521c <HAL_RCC_ClockConfig+0x258>)
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	691b      	ldr	r3, [r3, #16]
 80051da:	00db      	lsls	r3, r3, #3
 80051dc:	490f      	ldr	r1, [pc, #60]	; (800521c <HAL_RCC_ClockConfig+0x258>)
 80051de:	4313      	orrs	r3, r2
 80051e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80051e2:	f000 f823 	bl	800522c <HAL_RCC_GetSysClockFreq>
 80051e6:	4602      	mov	r2, r0
 80051e8:	4b0c      	ldr	r3, [pc, #48]	; (800521c <HAL_RCC_ClockConfig+0x258>)
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	091b      	lsrs	r3, r3, #4
 80051ee:	f003 030f 	and.w	r3, r3, #15
 80051f2:	490b      	ldr	r1, [pc, #44]	; (8005220 <HAL_RCC_ClockConfig+0x25c>)
 80051f4:	5ccb      	ldrb	r3, [r1, r3]
 80051f6:	fa22 f303 	lsr.w	r3, r2, r3
 80051fa:	4a0a      	ldr	r2, [pc, #40]	; (8005224 <HAL_RCC_ClockConfig+0x260>)
 80051fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80051fe:	4b0a      	ldr	r3, [pc, #40]	; (8005228 <HAL_RCC_ClockConfig+0x264>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4618      	mov	r0, r3
 8005204:	f7fc fd8c 	bl	8001d20 <HAL_InitTick>
 8005208:	4603      	mov	r3, r0
 800520a:	72fb      	strb	r3, [r7, #11]

  return status;
 800520c:	7afb      	ldrb	r3, [r7, #11]
}
 800520e:	4618      	mov	r0, r3
 8005210:	3710      	adds	r7, #16
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
 8005216:	bf00      	nop
 8005218:	40023c00 	.word	0x40023c00
 800521c:	40023800 	.word	0x40023800
 8005220:	0800ab3c 	.word	0x0800ab3c
 8005224:	2000006c 	.word	0x2000006c
 8005228:	20000070 	.word	0x20000070

0800522c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800522c:	b5b0      	push	{r4, r5, r7, lr}
 800522e:	b086      	sub	sp, #24
 8005230:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8005232:	4b4d      	ldr	r3, [pc, #308]	; (8005368 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f003 030c 	and.w	r3, r3, #12
 800523e:	2b0c      	cmp	r3, #12
 8005240:	d00c      	beq.n	800525c <HAL_RCC_GetSysClockFreq+0x30>
 8005242:	2b0c      	cmp	r3, #12
 8005244:	d87c      	bhi.n	8005340 <HAL_RCC_GetSysClockFreq+0x114>
 8005246:	2b04      	cmp	r3, #4
 8005248:	d002      	beq.n	8005250 <HAL_RCC_GetSysClockFreq+0x24>
 800524a:	2b08      	cmp	r3, #8
 800524c:	d003      	beq.n	8005256 <HAL_RCC_GetSysClockFreq+0x2a>
 800524e:	e077      	b.n	8005340 <HAL_RCC_GetSysClockFreq+0x114>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005250:	4b46      	ldr	r3, [pc, #280]	; (800536c <HAL_RCC_GetSysClockFreq+0x140>)
 8005252:	613b      	str	r3, [r7, #16]
      break;
 8005254:	e082      	b.n	800535c <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005256:	4b46      	ldr	r3, [pc, #280]	; (8005370 <HAL_RCC_GetSysClockFreq+0x144>)
 8005258:	613b      	str	r3, [r7, #16]
      break;
 800525a:	e07f      	b.n	800535c <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	0c9b      	lsrs	r3, r3, #18
 8005260:	f003 030f 	and.w	r3, r3, #15
 8005264:	4a43      	ldr	r2, [pc, #268]	; (8005374 <HAL_RCC_GetSysClockFreq+0x148>)
 8005266:	5cd3      	ldrb	r3, [r2, r3]
 8005268:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	0d9b      	lsrs	r3, r3, #22
 800526e:	f003 0303 	and.w	r3, r3, #3
 8005272:	3301      	adds	r3, #1
 8005274:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005276:	4b3c      	ldr	r3, [pc, #240]	; (8005368 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800527e:	2b00      	cmp	r3, #0
 8005280:	d01a      	beq.n	80052b8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	461a      	mov	r2, r3
 8005286:	f04f 0300 	mov.w	r3, #0
 800528a:	4939      	ldr	r1, [pc, #228]	; (8005370 <HAL_RCC_GetSysClockFreq+0x144>)
 800528c:	fb01 f003 	mul.w	r0, r1, r3
 8005290:	2100      	movs	r1, #0
 8005292:	fb01 f102 	mul.w	r1, r1, r2
 8005296:	1844      	adds	r4, r0, r1
 8005298:	4935      	ldr	r1, [pc, #212]	; (8005370 <HAL_RCC_GetSysClockFreq+0x144>)
 800529a:	fba2 0101 	umull	r0, r1, r2, r1
 800529e:	1863      	adds	r3, r4, r1
 80052a0:	4619      	mov	r1, r3
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	461a      	mov	r2, r3
 80052a6:	f04f 0300 	mov.w	r3, #0
 80052aa:	f7fa ff67 	bl	800017c <__aeabi_uldivmod>
 80052ae:	4602      	mov	r2, r0
 80052b0:	460b      	mov	r3, r1
 80052b2:	4613      	mov	r3, r2
 80052b4:	617b      	str	r3, [r7, #20]
 80052b6:	e040      	b.n	800533a <HAL_RCC_GetSysClockFreq+0x10e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	461c      	mov	r4, r3
 80052bc:	f04f 0500 	mov.w	r5, #0
 80052c0:	4620      	mov	r0, r4
 80052c2:	4629      	mov	r1, r5
 80052c4:	f04f 0200 	mov.w	r2, #0
 80052c8:	f04f 0300 	mov.w	r3, #0
 80052cc:	014b      	lsls	r3, r1, #5
 80052ce:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80052d2:	0142      	lsls	r2, r0, #5
 80052d4:	4610      	mov	r0, r2
 80052d6:	4619      	mov	r1, r3
 80052d8:	1b00      	subs	r0, r0, r4
 80052da:	eb61 0105 	sbc.w	r1, r1, r5
 80052de:	f04f 0200 	mov.w	r2, #0
 80052e2:	f04f 0300 	mov.w	r3, #0
 80052e6:	018b      	lsls	r3, r1, #6
 80052e8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80052ec:	0182      	lsls	r2, r0, #6
 80052ee:	1a12      	subs	r2, r2, r0
 80052f0:	eb63 0301 	sbc.w	r3, r3, r1
 80052f4:	f04f 0000 	mov.w	r0, #0
 80052f8:	f04f 0100 	mov.w	r1, #0
 80052fc:	00d9      	lsls	r1, r3, #3
 80052fe:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005302:	00d0      	lsls	r0, r2, #3
 8005304:	4602      	mov	r2, r0
 8005306:	460b      	mov	r3, r1
 8005308:	1912      	adds	r2, r2, r4
 800530a:	eb45 0303 	adc.w	r3, r5, r3
 800530e:	f04f 0000 	mov.w	r0, #0
 8005312:	f04f 0100 	mov.w	r1, #0
 8005316:	0299      	lsls	r1, r3, #10
 8005318:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800531c:	0290      	lsls	r0, r2, #10
 800531e:	4602      	mov	r2, r0
 8005320:	460b      	mov	r3, r1
 8005322:	4610      	mov	r0, r2
 8005324:	4619      	mov	r1, r3
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	461a      	mov	r2, r3
 800532a:	f04f 0300 	mov.w	r3, #0
 800532e:	f7fa ff25 	bl	800017c <__aeabi_uldivmod>
 8005332:	4602      	mov	r2, r0
 8005334:	460b      	mov	r3, r1
 8005336:	4613      	mov	r3, r2
 8005338:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	613b      	str	r3, [r7, #16]
      break;
 800533e:	e00d      	b.n	800535c <HAL_RCC_GetSysClockFreq+0x130>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8005340:	4b09      	ldr	r3, [pc, #36]	; (8005368 <HAL_RCC_GetSysClockFreq+0x13c>)
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	0b5b      	lsrs	r3, r3, #13
 8005346:	f003 0307 	and.w	r3, r3, #7
 800534a:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	3301      	adds	r3, #1
 8005350:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005354:	fa02 f303 	lsl.w	r3, r2, r3
 8005358:	613b      	str	r3, [r7, #16]
      break;
 800535a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800535c:	693b      	ldr	r3, [r7, #16]
}
 800535e:	4618      	mov	r0, r3
 8005360:	3718      	adds	r7, #24
 8005362:	46bd      	mov	sp, r7
 8005364:	bdb0      	pop	{r4, r5, r7, pc}
 8005366:	bf00      	nop
 8005368:	40023800 	.word	0x40023800
 800536c:	00f42400 	.word	0x00f42400
 8005370:	01312d00 	.word	0x01312d00
 8005374:	0800ab30 	.word	0x0800ab30

08005378 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005378:	b480      	push	{r7}
 800537a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800537c:	4b02      	ldr	r3, [pc, #8]	; (8005388 <HAL_RCC_GetHCLKFreq+0x10>)
 800537e:	681b      	ldr	r3, [r3, #0]
}
 8005380:	4618      	mov	r0, r3
 8005382:	46bd      	mov	sp, r7
 8005384:	bc80      	pop	{r7}
 8005386:	4770      	bx	lr
 8005388:	2000006c 	.word	0x2000006c

0800538c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005390:	f7ff fff2 	bl	8005378 <HAL_RCC_GetHCLKFreq>
 8005394:	4602      	mov	r2, r0
 8005396:	4b05      	ldr	r3, [pc, #20]	; (80053ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	0a1b      	lsrs	r3, r3, #8
 800539c:	f003 0307 	and.w	r3, r3, #7
 80053a0:	4903      	ldr	r1, [pc, #12]	; (80053b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80053a2:	5ccb      	ldrb	r3, [r1, r3]
 80053a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	bd80      	pop	{r7, pc}
 80053ac:	40023800 	.word	0x40023800
 80053b0:	0800ab4c 	.word	0x0800ab4c

080053b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80053b8:	f7ff ffde 	bl	8005378 <HAL_RCC_GetHCLKFreq>
 80053bc:	4602      	mov	r2, r0
 80053be:	4b05      	ldr	r3, [pc, #20]	; (80053d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	0adb      	lsrs	r3, r3, #11
 80053c4:	f003 0307 	and.w	r3, r3, #7
 80053c8:	4903      	ldr	r1, [pc, #12]	; (80053d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80053ca:	5ccb      	ldrb	r3, [r1, r3]
 80053cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	bd80      	pop	{r7, pc}
 80053d4:	40023800 	.word	0x40023800
 80053d8:	0800ab4c 	.word	0x0800ab4c

080053dc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80053dc:	b480      	push	{r7}
 80053de:	b087      	sub	sp, #28
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80053e4:	2300      	movs	r3, #0
 80053e6:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80053e8:	4b29      	ldr	r3, [pc, #164]	; (8005490 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80053ea:	689b      	ldr	r3, [r3, #8]
 80053ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d12c      	bne.n	800544e <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80053f4:	4b26      	ldr	r3, [pc, #152]	; (8005490 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80053f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d005      	beq.n	800540c <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8005400:	4b24      	ldr	r3, [pc, #144]	; (8005494 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8005408:	617b      	str	r3, [r7, #20]
 800540a:	e016      	b.n	800543a <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800540c:	4b20      	ldr	r3, [pc, #128]	; (8005490 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800540e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005410:	4a1f      	ldr	r2, [pc, #124]	; (8005490 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005412:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005416:	6253      	str	r3, [r2, #36]	; 0x24
 8005418:	4b1d      	ldr	r3, [pc, #116]	; (8005490 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800541a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800541c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005420:	60fb      	str	r3, [r7, #12]
 8005422:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8005424:	4b1b      	ldr	r3, [pc, #108]	; (8005494 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 800542c:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 800542e:	4b18      	ldr	r3, [pc, #96]	; (8005490 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005432:	4a17      	ldr	r2, [pc, #92]	; (8005490 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8005434:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005438:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8005440:	d105      	bne.n	800544e <RCC_SetFlashLatencyFromMSIRange+0x72>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005448:	d101      	bne.n	800544e <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800544a:	2301      	movs	r3, #1
 800544c:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	2b01      	cmp	r3, #1
 8005452:	d105      	bne.n	8005460 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8005454:	4b10      	ldr	r3, [pc, #64]	; (8005498 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a0f      	ldr	r2, [pc, #60]	; (8005498 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800545a:	f043 0304 	orr.w	r3, r3, #4
 800545e:	6013      	str	r3, [r2, #0]
 8005460:	4b0d      	ldr	r3, [pc, #52]	; (8005498 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f023 0201 	bic.w	r2, r3, #1
 8005468:	490b      	ldr	r1, [pc, #44]	; (8005498 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	4313      	orrs	r3, r2
 800546e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005470:	4b09      	ldr	r3, [pc, #36]	; (8005498 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f003 0301 	and.w	r3, r3, #1
 8005478:	693a      	ldr	r2, [r7, #16]
 800547a:	429a      	cmp	r2, r3
 800547c:	d001      	beq.n	8005482 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 800547e:	2301      	movs	r3, #1
 8005480:	e000      	b.n	8005484 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8005482:	2300      	movs	r3, #0
}
 8005484:	4618      	mov	r0, r3
 8005486:	371c      	adds	r7, #28
 8005488:	46bd      	mov	sp, r7
 800548a:	bc80      	pop	{r7}
 800548c:	4770      	bx	lr
 800548e:	bf00      	nop
 8005490:	40023800 	.word	0x40023800
 8005494:	40007000 	.word	0x40007000
 8005498:	40023c00 	.word	0x40023c00

0800549c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b086      	sub	sp, #24
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 0301 	and.w	r3, r3, #1
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d106      	bne.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x22>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 0302 	and.w	r3, r3, #2
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	f000 80ed 	beq.w	8005698 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 80054be:	2300      	movs	r3, #0
 80054c0:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054c2:	4b78      	ldr	r3, [pc, #480]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80054c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d10d      	bne.n	80054ea <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054ce:	4b75      	ldr	r3, [pc, #468]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80054d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d2:	4a74      	ldr	r2, [pc, #464]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80054d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054d8:	6253      	str	r3, [r2, #36]	; 0x24
 80054da:	4b72      	ldr	r3, [pc, #456]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80054dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054e2:	60bb      	str	r3, [r7, #8]
 80054e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80054e6:	2301      	movs	r3, #1
 80054e8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054ea:	4b6f      	ldr	r3, [pc, #444]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d118      	bne.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80054f6:	4b6c      	ldr	r3, [pc, #432]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a6b      	ldr	r2, [pc, #428]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80054fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005500:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005502:	f7fc fc59 	bl	8001db8 <HAL_GetTick>
 8005506:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005508:	e008      	b.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800550a:	f7fc fc55 	bl	8001db8 <HAL_GetTick>
 800550e:	4602      	mov	r2, r0
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	1ad3      	subs	r3, r2, r3
 8005514:	2b64      	cmp	r3, #100	; 0x64
 8005516:	d901      	bls.n	800551c <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8005518:	2303      	movs	r3, #3
 800551a:	e0be      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800551c:	4b62      	ldr	r3, [pc, #392]	; (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005524:	2b00      	cmp	r3, #0
 8005526:	d0f0      	beq.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8005528:	4b5e      	ldr	r3, [pc, #376]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8005530:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800553a:	68fa      	ldr	r2, [r7, #12]
 800553c:	429a      	cmp	r2, r3
 800553e:	d106      	bne.n	800554e <HAL_RCCEx_PeriphCLKConfig+0xb2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 8005548:	68fa      	ldr	r2, [r7, #12]
 800554a:	429a      	cmp	r2, r3
 800554c:	d00f      	beq.n	800556e <HAL_RCCEx_PeriphCLKConfig+0xd2>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005556:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800555a:	d108      	bne.n	800556e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800555c:	4b51      	ldr	r3, [pc, #324]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005564:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005568:	d101      	bne.n	800556e <HAL_RCCEx_PeriphCLKConfig+0xd2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	e095      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 800556e:	4b4d      	ldr	r3, [pc, #308]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005570:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005572:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005576:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d041      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x166>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	685b      	ldr	r3, [r3, #4]
 8005582:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005586:	68fa      	ldr	r2, [r7, #12]
 8005588:	429a      	cmp	r2, r3
 800558a:	d005      	beq.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0301 	and.w	r3, r3, #1
 8005594:	2b00      	cmp	r3, #0
 8005596:	d10c      	bne.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x116>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80055a0:	68fa      	ldr	r2, [r7, #12]
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d02d      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x166>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0302 	and.w	r3, r3, #2
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d027      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x166>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80055b2:	4b3c      	ldr	r3, [pc, #240]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80055b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055b6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80055ba:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80055bc:	4b3b      	ldr	r3, [pc, #236]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80055be:	2201      	movs	r2, #1
 80055c0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80055c2:	4b3a      	ldr	r3, [pc, #232]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80055c4:	2200      	movs	r2, #0
 80055c6:	601a      	str	r2, [r3, #0]

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80055c8:	4a36      	ldr	r2, [pc, #216]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	6353      	str	r3, [r2, #52]	; 0x34

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d014      	beq.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055d8:	f7fc fbee 	bl	8001db8 <HAL_GetTick>
 80055dc:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80055de:	e00a      	b.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055e0:	f7fc fbea 	bl	8001db8 <HAL_GetTick>
 80055e4:	4602      	mov	r2, r0
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	1ad3      	subs	r3, r2, r3
 80055ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d901      	bls.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e051      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80055f6:	4b2b      	ldr	r3, [pc, #172]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 80055f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d0ee      	beq.n	80055e0 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f003 0302 	and.w	r3, r3, #2
 800560a:	2b00      	cmp	r3, #0
 800560c:	d01a      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	689b      	ldr	r3, [r3, #8]
 8005612:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005616:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800561a:	d10a      	bne.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800561c:	4b21      	ldr	r3, [pc, #132]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800562c:	491d      	ldr	r1, [pc, #116]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800562e:	4313      	orrs	r3, r2
 8005630:	600b      	str	r3, [r1, #0]
 8005632:	4b1c      	ldr	r3, [pc, #112]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005634:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800563e:	4919      	ldr	r1, [pc, #100]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005640:	4313      	orrs	r3, r2
 8005642:	634b      	str	r3, [r1, #52]	; 0x34
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f003 0301 	and.w	r3, r3, #1
 800564c:	2b00      	cmp	r3, #0
 800564e:	d01a      	beq.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005658:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800565c:	d10a      	bne.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 800565e:	4b11      	ldr	r3, [pc, #68]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
 800566e:	490d      	ldr	r1, [pc, #52]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005670:	4313      	orrs	r3, r2
 8005672:	600b      	str	r3, [r1, #0]
 8005674:	4b0b      	ldr	r3, [pc, #44]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005676:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005680:	4908      	ldr	r1, [pc, #32]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005682:	4313      	orrs	r3, r2
 8005684:	634b      	str	r3, [r1, #52]	; 0x34
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005686:	7dfb      	ldrb	r3, [r7, #23]
 8005688:	2b01      	cmp	r3, #1
 800568a:	d105      	bne.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800568c:	4b05      	ldr	r3, [pc, #20]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 800568e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005690:	4a04      	ldr	r2, [pc, #16]	; (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8005692:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005696:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }

  return HAL_OK;
 8005698:	2300      	movs	r3, #0
}
 800569a:	4618      	mov	r0, r3
 800569c:	3718      	adds	r7, #24
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	bf00      	nop
 80056a4:	40023800 	.word	0x40023800
 80056a8:	40007000 	.word	0x40007000
 80056ac:	424706dc 	.word	0x424706dc

080056b0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b082      	sub	sp, #8
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d101      	bne.n	80056c2 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e07c      	b.n	80057bc <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	7f5b      	ldrb	r3, [r3, #29]
 80056c6:	b2db      	uxtb	r3, r3
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d105      	bne.n	80056d8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f7fc f99a 	bl	8001a0c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2202      	movs	r2, #2
 80056dc:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	22ca      	movs	r2, #202	; 0xca
 80056e4:	625a      	str	r2, [r3, #36]	; 0x24
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	2253      	movs	r2, #83	; 0x53
 80056ec:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80056ee:	6878      	ldr	r0, [r7, #4]
 80056f0:	f000 fb55 	bl	8005d9e <RTC_EnterInitMode>
 80056f4:	4603      	mov	r3, r0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d008      	beq.n	800570c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	22ff      	movs	r2, #255	; 0xff
 8005700:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2204      	movs	r2, #4
 8005706:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e057      	b.n	80057bc <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	689b      	ldr	r3, [r3, #8]
 8005712:	687a      	ldr	r2, [r7, #4]
 8005714:	6812      	ldr	r2, [r2, #0]
 8005716:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800571a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800571e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	6899      	ldr	r1, [r3, #8]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	685a      	ldr	r2, [r3, #4]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	691b      	ldr	r3, [r3, #16]
 800572e:	431a      	orrs	r2, r3
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	695b      	ldr	r3, [r3, #20]
 8005734:	431a      	orrs	r2, r3
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	430a      	orrs	r2, r1
 800573c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	687a      	ldr	r2, [r7, #4]
 8005744:	68d2      	ldr	r2, [r2, #12]
 8005746:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	6919      	ldr	r1, [r3, #16]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	689b      	ldr	r3, [r3, #8]
 8005752:	041a      	lsls	r2, r3, #16
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	430a      	orrs	r2, r1
 800575a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	68da      	ldr	r2, [r3, #12]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800576a:	60da      	str	r2, [r3, #12]
#if defined (RTC_CR_BYPSHAD)
    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
#endif /* RTC_CR_BYPSHAD */
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f000 faf0 	bl	8005d52 <HAL_RTC_WaitForSynchro>
 8005772:	4603      	mov	r3, r0
 8005774:	2b00      	cmp	r3, #0
 8005776:	d008      	beq.n	800578a <HAL_RTC_Init+0xda>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	22ff      	movs	r2, #255	; 0xff
 800577e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2204      	movs	r2, #4
 8005784:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	e018      	b.n	80057bc <HAL_RTC_Init+0x10c>
      }
    }
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005798:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	699a      	ldr	r2, [r3, #24]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	430a      	orrs	r2, r1
 80057aa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	22ff      	movs	r2, #255	; 0xff
 80057b2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2201      	movs	r2, #1
 80057b8:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80057ba:	2300      	movs	r3, #0
  }
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3708      	adds	r7, #8
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}

080057c4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80057c4:	b590      	push	{r4, r7, lr}
 80057c6:	b087      	sub	sp, #28
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	60f8      	str	r0, [r7, #12]
 80057cc:	60b9      	str	r1, [r7, #8]
 80057ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	7f1b      	ldrb	r3, [r3, #28]
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d101      	bne.n	80057dc <HAL_RTC_SetTime+0x18>
 80057d8:	2302      	movs	r3, #2
 80057da:	e0a3      	b.n	8005924 <HAL_RTC_SetTime+0x160>
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2201      	movs	r2, #1
 80057e0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2202      	movs	r2, #2
 80057e6:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d126      	bne.n	800583c <HAL_RTC_SetTime+0x78>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d102      	bne.n	8005802 <HAL_RTC_SetTime+0x3e>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	2200      	movs	r2, #0
 8005800:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	781b      	ldrb	r3, [r3, #0]
 8005806:	4618      	mov	r0, r3
 8005808:	f000 faf3 	bl	8005df2 <RTC_ByteToBcd2>
 800580c:	4603      	mov	r3, r0
 800580e:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	785b      	ldrb	r3, [r3, #1]
 8005814:	4618      	mov	r0, r3
 8005816:	f000 faec 	bl	8005df2 <RTC_ByteToBcd2>
 800581a:	4603      	mov	r3, r0
 800581c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800581e:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	789b      	ldrb	r3, [r3, #2]
 8005824:	4618      	mov	r0, r3
 8005826:	f000 fae4 	bl	8005df2 <RTC_ByteToBcd2>
 800582a:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800582c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	78db      	ldrb	r3, [r3, #3]
 8005834:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005836:	4313      	orrs	r3, r2
 8005838:	617b      	str	r3, [r7, #20]
 800583a:	e018      	b.n	800586e <HAL_RTC_SetTime+0xaa>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005846:	2b00      	cmp	r3, #0
 8005848:	d102      	bne.n	8005850 <HAL_RTC_SetTime+0x8c>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	2200      	movs	r2, #0
 800584e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	781b      	ldrb	r3, [r3, #0]
 8005854:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	785b      	ldrb	r3, [r3, #1]
 800585a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800585c:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800585e:	68ba      	ldr	r2, [r7, #8]
 8005860:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005862:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	78db      	ldrb	r3, [r3, #3]
 8005868:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800586a:	4313      	orrs	r3, r2
 800586c:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	22ca      	movs	r2, #202	; 0xca
 8005874:	625a      	str	r2, [r3, #36]	; 0x24
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	2253      	movs	r2, #83	; 0x53
 800587c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800587e:	68f8      	ldr	r0, [r7, #12]
 8005880:	f000 fa8d 	bl	8005d9e <RTC_EnterInitMode>
 8005884:	4603      	mov	r3, r0
 8005886:	2b00      	cmp	r3, #0
 8005888:	d00b      	beq.n	80058a2 <HAL_RTC_SetTime+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	22ff      	movs	r2, #255	; 0xff
 8005890:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2204      	movs	r2, #4
 8005896:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2200      	movs	r2, #0
 800589c:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	e040      	b.n	8005924 <HAL_RTC_SetTime+0x160>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80058ac:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80058b0:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	689a      	ldr	r2, [r3, #8]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80058c0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	6899      	ldr	r1, [r3, #8]
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	685a      	ldr	r2, [r3, #4]
 80058cc:	68bb      	ldr	r3, [r7, #8]
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	431a      	orrs	r2, r3
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	430a      	orrs	r2, r1
 80058d8:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	68da      	ldr	r2, [r3, #12]
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80058e8:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80058ea:	68f8      	ldr	r0, [r7, #12]
 80058ec:	f000 fa31 	bl	8005d52 <HAL_RTC_WaitForSynchro>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d00b      	beq.n	800590e <HAL_RTC_SetTime+0x14a>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	22ff      	movs	r2, #255	; 0xff
 80058fc:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_ERROR;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2204      	movs	r2, #4
 8005902:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	771a      	strb	r2, [r3, #28]

      return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e00a      	b.n	8005924 <HAL_RTC_SetTime+0x160>
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	22ff      	movs	r2, #255	; 0xff
 8005914:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	2201      	movs	r2, #1
 800591a:	775a      	strb	r2, [r3, #29]

    __HAL_UNLOCK(hrtc);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	2200      	movs	r2, #0
 8005920:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005922:	2300      	movs	r3, #0
  }
}
 8005924:	4618      	mov	r0, r3
 8005926:	371c      	adds	r7, #28
 8005928:	46bd      	mov	sp, r7
 800592a:	bd90      	pop	{r4, r7, pc}

0800592c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800592c:	b590      	push	{r4, r7, lr}
 800592e:	b087      	sub	sp, #28
 8005930:	af00      	add	r7, sp, #0
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	7f1b      	ldrb	r3, [r3, #28]
 800593c:	2b01      	cmp	r3, #1
 800593e:	d101      	bne.n	8005944 <HAL_RTC_SetDate+0x18>
 8005940:	2302      	movs	r3, #2
 8005942:	e08d      	b.n	8005a60 <HAL_RTC_SetDate+0x134>
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2201      	movs	r2, #1
 8005948:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2202      	movs	r2, #2
 800594e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d10e      	bne.n	8005974 <HAL_RTC_SetDate+0x48>
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	785b      	ldrb	r3, [r3, #1]
 800595a:	f003 0310 	and.w	r3, r3, #16
 800595e:	2b00      	cmp	r3, #0
 8005960:	d008      	beq.n	8005974 <HAL_RTC_SetDate+0x48>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005962:	68bb      	ldr	r3, [r7, #8]
 8005964:	785b      	ldrb	r3, [r3, #1]
 8005966:	f023 0310 	bic.w	r3, r3, #16
 800596a:	b2db      	uxtb	r3, r3
 800596c:	330a      	adds	r3, #10
 800596e:	b2da      	uxtb	r2, r3
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d11c      	bne.n	80059b4 <HAL_RTC_SetDate+0x88>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	78db      	ldrb	r3, [r3, #3]
 800597e:	4618      	mov	r0, r3
 8005980:	f000 fa37 	bl	8005df2 <RTC_ByteToBcd2>
 8005984:	4603      	mov	r3, r0
 8005986:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	785b      	ldrb	r3, [r3, #1]
 800598c:	4618      	mov	r0, r3
 800598e:	f000 fa30 	bl	8005df2 <RTC_ByteToBcd2>
 8005992:	4603      	mov	r3, r0
 8005994:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005996:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	789b      	ldrb	r3, [r3, #2]
 800599c:	4618      	mov	r0, r3
 800599e:	f000 fa28 	bl	8005df2 <RTC_ByteToBcd2>
 80059a2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80059a4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << 13U));
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	781b      	ldrb	r3, [r3, #0]
 80059ac:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80059ae:	4313      	orrs	r3, r2
 80059b0:	617b      	str	r3, [r7, #20]
 80059b2:	e00e      	b.n	80059d2 <HAL_RTC_SetDate+0xa6>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	78db      	ldrb	r3, [r3, #3]
 80059b8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	785b      	ldrb	r3, [r3, #1]
 80059be:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80059c0:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80059c2:	68ba      	ldr	r2, [r7, #8]
 80059c4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80059c6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	781b      	ldrb	r3, [r3, #0]
 80059cc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80059ce:	4313      	orrs	r3, r2
 80059d0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	22ca      	movs	r2, #202	; 0xca
 80059d8:	625a      	str	r2, [r3, #36]	; 0x24
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	2253      	movs	r2, #83	; 0x53
 80059e0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80059e2:	68f8      	ldr	r0, [r7, #12]
 80059e4:	f000 f9db 	bl	8005d9e <RTC_EnterInitMode>
 80059e8:	4603      	mov	r3, r0
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d00b      	beq.n	8005a06 <HAL_RTC_SetDate+0xda>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	22ff      	movs	r2, #255	; 0xff
 80059f4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2204      	movs	r2, #4
 80059fa:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2200      	movs	r2, #0
 8005a00:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005a02:	2301      	movs	r3, #1
 8005a04:	e02c      	b.n	8005a60 <HAL_RTC_SetDate+0x134>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	681a      	ldr	r2, [r3, #0]
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005a10:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005a14:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	68da      	ldr	r2, [r3, #12]
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a24:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005a26:	68f8      	ldr	r0, [r7, #12]
 8005a28:	f000 f993 	bl	8005d52 <HAL_RTC_WaitForSynchro>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d00b      	beq.n	8005a4a <HAL_RTC_SetDate+0x11e>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	22ff      	movs	r2, #255	; 0xff
 8005a38:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_ERROR;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2204      	movs	r2, #4
 8005a3e:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2200      	movs	r2, #0
 8005a44:	771a      	strb	r2, [r3, #28]

      return HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	e00a      	b.n	8005a60 <HAL_RTC_SetDate+0x134>
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	22ff      	movs	r2, #255	; 0xff
 8005a50:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2201      	movs	r2, #1
 8005a56:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8005a5e:	2300      	movs	r3, #0
  }
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	371c      	adds	r7, #28
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd90      	pop	{r4, r7, pc}

08005a68 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005a68:	b590      	push	{r4, r7, lr}
 8005a6a:	b087      	sub	sp, #28
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	60f8      	str	r0, [r7, #12]
 8005a70:	60b9      	str	r1, [r7, #8]
 8005a72:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 8005a74:	2300      	movs	r3, #0
 8005a76:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg = 0;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	7f1b      	ldrb	r3, [r3, #28]
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d101      	bne.n	8005a88 <HAL_RTC_SetAlarm_IT+0x20>
 8005a84:	2302      	movs	r3, #2
 8005a86:	e10f      	b.n	8005ca8 <HAL_RTC_SetAlarm_IT+0x240>
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	2202      	movs	r2, #2
 8005a92:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d136      	bne.n	8005b08 <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d102      	bne.n	8005aae <HAL_RTC_SetAlarm_IT+0x46>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	781b      	ldrb	r3, [r3, #0]
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f000 f99d 	bl	8005df2 <RTC_ByteToBcd2>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	785b      	ldrb	r3, [r3, #1]
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	f000 f996 	bl	8005df2 <RTC_ByteToBcd2>
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8005aca:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	789b      	ldrb	r3, [r3, #2]
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f000 f98e 	bl	8005df2 <RTC_ByteToBcd2>
 8005ad6:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005ad8:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	78db      	ldrb	r3, [r3, #3]
 8005ae0:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8005ae2:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	7d1b      	ldrb	r3, [r3, #20]
 8005aea:	4618      	mov	r0, r3
 8005aec:	f000 f981 	bl	8005df2 <RTC_ByteToBcd2>
 8005af0:	4603      	mov	r3, r0
 8005af2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005af4:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	691b      	ldr	r3, [r3, #16]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005afc:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	68db      	ldr	r3, [r3, #12]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8005b02:	4313      	orrs	r3, r2
 8005b04:	617b      	str	r3, [r7, #20]
 8005b06:	e022      	b.n	8005b4e <HAL_RTC_SetAlarm_IT+0xe6>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	689b      	ldr	r3, [r3, #8]
 8005b0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d102      	bne.n	8005b1c <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	781b      	ldrb	r3, [r3, #0]
 8005b20:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	785b      	ldrb	r3, [r3, #1]
 8005b26:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005b28:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8005b2a:	68ba      	ldr	r2, [r7, #8]
 8005b2c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005b2e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	78db      	ldrb	r3, [r3, #3]
 8005b34:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8005b36:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	7d1b      	ldrb	r3, [r3, #20]
 8005b3c:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005b3e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	691b      	ldr	r3, [r3, #16]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005b44:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	68db      	ldr	r3, [r3, #12]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	617b      	str	r3, [r7, #20]
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	22ca      	movs	r2, #202	; 0xca
 8005b54:	625a      	str	r2, [r3, #36]	; 0x24
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	2253      	movs	r2, #83	; 0x53
 8005b5c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	699b      	ldr	r3, [r3, #24]
 8005b62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b66:	d144      	bne.n	8005bf2 <HAL_RTC_SetAlarm_IT+0x18a>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	689a      	ldr	r2, [r3, #8]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005b76:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	68db      	ldr	r3, [r3, #12]
 8005b7e:	b2da      	uxtb	r2, r3
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8005b88:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005b8a:	f7fc f915 	bl	8001db8 <HAL_GetTick>
 8005b8e:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005b90:	e013      	b.n	8005bba <HAL_RTC_SetAlarm_IT+0x152>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005b92:	f7fc f911 	bl	8001db8 <HAL_GetTick>
 8005b96:	4602      	mov	r2, r0
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	1ad3      	subs	r3, r2, r3
 8005b9c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005ba0:	d90b      	bls.n	8005bba <HAL_RTC_SetAlarm_IT+0x152>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	22ff      	movs	r2, #255	; 0xff
 8005ba8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	2203      	movs	r2, #3
 8005bae:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8005bb6:	2303      	movs	r3, #3
 8005bb8:	e076      	b.n	8005ca8 <HAL_RTC_SetAlarm_IT+0x240>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	68db      	ldr	r3, [r3, #12]
 8005bc0:	f003 0301 	and.w	r3, r3, #1
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d0e4      	beq.n	8005b92 <HAL_RTC_SetAlarm_IT+0x12a>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	697a      	ldr	r2, [r7, #20]
 8005bce:	61da      	str	r2, [r3, #28]
#if defined(STM32L100xBA) || defined (STM32L151xBA) || defined (STM32L152xBA) || defined(STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined(STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined(STM32L151xE) || defined(STM32L151xDX) || defined (STM32L152xE) || defined (STM32L152xDX) || defined (STM32L162xE) || defined (STM32L162xDX)
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	689a      	ldr	r2, [r3, #8]
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005bde:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	689a      	ldr	r2, [r3, #8]
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005bee:	609a      	str	r2, [r3, #8]
 8005bf0:	e043      	b.n	8005c7a <HAL_RTC_SetAlarm_IT+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	689a      	ldr	r2, [r3, #8]
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005c00:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	68db      	ldr	r3, [r3, #12]
 8005c08:	b2da      	uxtb	r2, r3
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f462 7220 	orn	r2, r2, #640	; 0x280
 8005c12:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005c14:	f7fc f8d0 	bl	8001db8 <HAL_GetTick>
 8005c18:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005c1a:	e013      	b.n	8005c44 <HAL_RTC_SetAlarm_IT+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005c1c:	f7fc f8cc 	bl	8001db8 <HAL_GetTick>
 8005c20:	4602      	mov	r2, r0
 8005c22:	693b      	ldr	r3, [r7, #16]
 8005c24:	1ad3      	subs	r3, r2, r3
 8005c26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005c2a:	d90b      	bls.n	8005c44 <HAL_RTC_SetAlarm_IT+0x1dc>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	22ff      	movs	r2, #255	; 0xff
 8005c32:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2203      	movs	r2, #3
 8005c38:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8005c40:	2303      	movs	r3, #3
 8005c42:	e031      	b.n	8005ca8 <HAL_RTC_SetAlarm_IT+0x240>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	f003 0302 	and.w	r3, r3, #2
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d0e4      	beq.n	8005c1c <HAL_RTC_SetAlarm_IT+0x1b4>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	697a      	ldr	r2, [r7, #20]
 8005c58:	621a      	str	r2, [r3, #32]
#if defined(STM32L100xBA) || defined (STM32L151xBA) || defined (STM32L152xBA) || defined(STM32L100xC) || defined (STM32L151xC) || defined (STM32L152xC) || defined (STM32L162xC) || defined(STM32L151xCA) || defined (STM32L151xD) || defined (STM32L152xCA) || defined (STM32L152xD) || defined (STM32L162xCA) || defined (STM32L162xD) || defined(STM32L151xE) || defined(STM32L151xDX) || defined (STM32L152xE) || defined (STM32L152xDX) || defined (STM32L162xE) || defined (STM32L162xDX)
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
#endif /* STM32L100xBA || STM32L151xBA || STM32L152xBA || STM32L100xC || STM32L151xC || STM32L152xC || STM32L162xC || STM32L151xCA || STM32L151xD || STM32L152xCA || STM32L152xD || STM32L162xCA || STM32L162xD || STM32L151xE || STM32L151xDX || STM32L152xE || STM32L152xDX || STM32L162xE || STM32L162xDX */
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	689a      	ldr	r2, [r3, #8]
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c68:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	689a      	ldr	r2, [r3, #8]
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c78:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005c7a:	4b0d      	ldr	r3, [pc, #52]	; (8005cb0 <HAL_RTC_SetAlarm_IT+0x248>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a0c      	ldr	r2, [pc, #48]	; (8005cb0 <HAL_RTC_SetAlarm_IT+0x248>)
 8005c80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c84:	6013      	str	r3, [r2, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8005c86:	4b0a      	ldr	r3, [pc, #40]	; (8005cb0 <HAL_RTC_SetAlarm_IT+0x248>)
 8005c88:	689b      	ldr	r3, [r3, #8]
 8005c8a:	4a09      	ldr	r2, [pc, #36]	; (8005cb0 <HAL_RTC_SetAlarm_IT+0x248>)
 8005c8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c90:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	22ff      	movs	r2, #255	; 0xff
 8005c98:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8005ca6:	2300      	movs	r3, #0
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	371c      	adds	r7, #28
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd90      	pop	{r4, r7, pc}
 8005cb0:	40010400 	.word	0x40010400

08005cb4 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b082      	sub	sp, #8
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d012      	beq.n	8005cf0 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68db      	ldr	r3, [r3, #12]
 8005cd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d00b      	beq.n	8005cf0 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	f000 f831 	bl	8005d40 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	68db      	ldr	r3, [r3, #12]
 8005ce4:	b2da      	uxtb	r2, r3
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8005cee:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d012      	beq.n	8005d24 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d00b      	beq.n	8005d24 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005d0c:	6878      	ldr	r0, [r7, #4]
 8005d0e:	f000 f88f 	bl	8005e30 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	68db      	ldr	r3, [r3, #12]
 8005d18:	b2da      	uxtb	r2, r3
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f462 7220 	orn	r2, r2, #640	; 0x280
 8005d22:	60da      	str	r2, [r3, #12]
    }
  }
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005d24:	4b05      	ldr	r3, [pc, #20]	; (8005d3c <HAL_RTC_AlarmIRQHandler+0x88>)
 8005d26:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005d2a:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2201      	movs	r2, #1
 8005d30:	775a      	strb	r2, [r3, #29]
}
 8005d32:	bf00      	nop
 8005d34:	3708      	adds	r7, #8
 8005d36:	46bd      	mov	sp, r7
 8005d38:	bd80      	pop	{r7, pc}
 8005d3a:	bf00      	nop
 8005d3c:	40010400 	.word	0x40010400

08005d40 <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm A callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005d40:	b480      	push	{r7}
 8005d42:	b083      	sub	sp, #12
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8005d48:	bf00      	nop
 8005d4a:	370c      	adds	r7, #12
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bc80      	pop	{r7}
 8005d50:	4770      	bx	lr

08005d52 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005d52:	b580      	push	{r7, lr}
 8005d54:	b084      	sub	sp, #16
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	6078      	str	r0, [r7, #4]
  /* If RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
  if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
#endif /* RTC_CR_BYPSHAD */
  {
    /* Clear RSF flag */
    hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	68da      	ldr	r2, [r3, #12]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005d68:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005d6a:	f7fc f825 	bl	8001db8 <HAL_GetTick>
 8005d6e:	60f8      	str	r0, [r7, #12]

    /* Wait the registers to be synchronised */
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005d70:	e009      	b.n	8005d86 <HAL_RTC_WaitForSynchro+0x34>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005d72:	f7fc f821 	bl	8001db8 <HAL_GetTick>
 8005d76:	4602      	mov	r2, r0
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	1ad3      	subs	r3, r2, r3
 8005d7c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d80:	d901      	bls.n	8005d86 <HAL_RTC_WaitForSynchro+0x34>
      {
        return HAL_TIMEOUT;
 8005d82:	2303      	movs	r3, #3
 8005d84:	e007      	b.n	8005d96 <HAL_RTC_WaitForSynchro+0x44>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	68db      	ldr	r3, [r3, #12]
 8005d8c:	f003 0320 	and.w	r3, r3, #32
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d0ee      	beq.n	8005d72 <HAL_RTC_WaitForSynchro+0x20>
      }
    }
  }

  return HAL_OK;
 8005d94:	2300      	movs	r3, #0
}
 8005d96:	4618      	mov	r0, r3
 8005d98:	3710      	adds	r7, #16
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bd80      	pop	{r7, pc}

08005d9e <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005d9e:	b580      	push	{r7, lr}
 8005da0:	b084      	sub	sp, #16
 8005da2:	af00      	add	r7, sp, #0
 8005da4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	68db      	ldr	r3, [r3, #12]
 8005dac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d119      	bne.n	8005de8 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f04f 32ff 	mov.w	r2, #4294967295
 8005dbc:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005dbe:	f7fb fffb 	bl	8001db8 <HAL_GetTick>
 8005dc2:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005dc4:	e009      	b.n	8005dda <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005dc6:	f7fb fff7 	bl	8001db8 <HAL_GetTick>
 8005dca:	4602      	mov	r2, r0
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	1ad3      	subs	r3, r2, r3
 8005dd0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005dd4:	d901      	bls.n	8005dda <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 8005dd6:	2303      	movs	r3, #3
 8005dd8:	e007      	b.n	8005dea <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	68db      	ldr	r3, [r3, #12]
 8005de0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d0ee      	beq.n	8005dc6 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8005de8:	2300      	movs	r3, #0
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3710      	adds	r7, #16
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}

08005df2 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005df2:	b480      	push	{r7}
 8005df4:	b085      	sub	sp, #20
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	4603      	mov	r3, r0
 8005dfa:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8005e00:	79fb      	ldrb	r3, [r7, #7]
 8005e02:	72fb      	strb	r3, [r7, #11]

  while (Param >= 10U)
 8005e04:	e005      	b.n	8005e12 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	3301      	adds	r3, #1
 8005e0a:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8005e0c:	7afb      	ldrb	r3, [r7, #11]
 8005e0e:	3b0a      	subs	r3, #10
 8005e10:	72fb      	strb	r3, [r7, #11]
  while (Param >= 10U)
 8005e12:	7afb      	ldrb	r3, [r7, #11]
 8005e14:	2b09      	cmp	r3, #9
 8005e16:	d8f6      	bhi.n	8005e06 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | Param);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	b2db      	uxtb	r3, r3
 8005e1c:	011b      	lsls	r3, r3, #4
 8005e1e:	b2da      	uxtb	r2, r3
 8005e20:	7afb      	ldrb	r3, [r7, #11]
 8005e22:	4313      	orrs	r3, r2
 8005e24:	b2db      	uxtb	r3, r3
}
 8005e26:	4618      	mov	r0, r3
 8005e28:	3714      	adds	r7, #20
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bc80      	pop	{r7}
 8005e2e:	4770      	bx	lr

08005e30 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b083      	sub	sp, #12
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8005e38:	bf00      	nop
 8005e3a:	370c      	adds	r7, #12
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bc80      	pop	{r7}
 8005e40:	4770      	bx	lr

08005e42 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005e42:	b580      	push	{r7, lr}
 8005e44:	b082      	sub	sp, #8
 8005e46:	af00      	add	r7, sp, #0
 8005e48:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d101      	bne.n	8005e54 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	e06e      	b.n	8005f32 <HAL_SPI_Init+0xf0>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx serie.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d108      	bne.n	8005e6e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e64:	d009      	beq.n	8005e7a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	61da      	str	r2, [r3, #28]
 8005e6c:	e005      	b.n	8005e7a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2200      	movs	r2, #0
 8005e72:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2200      	movs	r2, #0
 8005e78:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d106      	bne.n	8005e9a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f7fb fdd5 	bl	8001a44 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2202      	movs	r2, #2
 8005e9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005eb0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005ec2:	431a      	orrs	r2, r3
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	68db      	ldr	r3, [r3, #12]
 8005ec8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ecc:	431a      	orrs	r2, r3
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	691b      	ldr	r3, [r3, #16]
 8005ed2:	f003 0302 	and.w	r3, r3, #2
 8005ed6:	431a      	orrs	r2, r3
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	695b      	ldr	r3, [r3, #20]
 8005edc:	f003 0301 	and.w	r3, r3, #1
 8005ee0:	431a      	orrs	r2, r3
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	699b      	ldr	r3, [r3, #24]
 8005ee6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005eea:	431a      	orrs	r2, r3
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	69db      	ldr	r3, [r3, #28]
 8005ef0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005ef4:	431a      	orrs	r2, r3
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6a1b      	ldr	r3, [r3, #32]
 8005efa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005efe:	ea42 0103 	orr.w	r1, r2, r3
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f06:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	430a      	orrs	r2, r1
 8005f10:	601a      	str	r2, [r3, #0]
#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
#else
  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	699b      	ldr	r3, [r3, #24]
 8005f16:	0c1a      	lsrs	r2, r3, #16
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f002 0204 	and.w	r2, r2, #4
 8005f20:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2200      	movs	r2, #0
 8005f26:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005f30:	2300      	movs	r3, #0
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3708      	adds	r7, #8
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}

08005f3a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	b088      	sub	sp, #32
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	60f8      	str	r0, [r7, #12]
 8005f42:	60b9      	str	r1, [r7, #8]
 8005f44:	603b      	str	r3, [r7, #0]
 8005f46:	4613      	mov	r3, r2
 8005f48:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d101      	bne.n	8005f5c <HAL_SPI_Transmit+0x22>
 8005f58:	2302      	movs	r3, #2
 8005f5a:	e126      	b.n	80061aa <HAL_SPI_Transmit+0x270>
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f64:	f7fb ff28 	bl	8001db8 <HAL_GetTick>
 8005f68:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005f6a:	88fb      	ldrh	r3, [r7, #6]
 8005f6c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005f74:	b2db      	uxtb	r3, r3
 8005f76:	2b01      	cmp	r3, #1
 8005f78:	d002      	beq.n	8005f80 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005f7a:	2302      	movs	r3, #2
 8005f7c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005f7e:	e10b      	b.n	8006198 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d002      	beq.n	8005f8c <HAL_SPI_Transmit+0x52>
 8005f86:	88fb      	ldrh	r3, [r7, #6]
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d102      	bne.n	8005f92 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005f90:	e102      	b.n	8006198 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	2203      	movs	r2, #3
 8005f96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	68ba      	ldr	r2, [r7, #8]
 8005fa4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	88fa      	ldrh	r2, [r7, #6]
 8005faa:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	88fa      	ldrh	r2, [r7, #6]
 8005fb0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fd8:	d10f      	bne.n	8005ffa <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fe8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ff8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006004:	2b40      	cmp	r3, #64	; 0x40
 8006006:	d007      	beq.n	8006018 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	681a      	ldr	r2, [r3, #0]
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006016:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	68db      	ldr	r3, [r3, #12]
 800601c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006020:	d14b      	bne.n	80060ba <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d002      	beq.n	8006030 <HAL_SPI_Transmit+0xf6>
 800602a:	8afb      	ldrh	r3, [r7, #22]
 800602c:	2b01      	cmp	r3, #1
 800602e:	d13e      	bne.n	80060ae <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006034:	881a      	ldrh	r2, [r3, #0]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006040:	1c9a      	adds	r2, r3, #2
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800604a:	b29b      	uxth	r3, r3
 800604c:	3b01      	subs	r3, #1
 800604e:	b29a      	uxth	r2, r3
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006054:	e02b      	b.n	80060ae <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	f003 0302 	and.w	r3, r3, #2
 8006060:	2b02      	cmp	r3, #2
 8006062:	d112      	bne.n	800608a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006068:	881a      	ldrh	r2, [r3, #0]
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006074:	1c9a      	adds	r2, r3, #2
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800607e:	b29b      	uxth	r3, r3
 8006080:	3b01      	subs	r3, #1
 8006082:	b29a      	uxth	r2, r3
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	86da      	strh	r2, [r3, #54]	; 0x36
 8006088:	e011      	b.n	80060ae <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800608a:	f7fb fe95 	bl	8001db8 <HAL_GetTick>
 800608e:	4602      	mov	r2, r0
 8006090:	69bb      	ldr	r3, [r7, #24]
 8006092:	1ad3      	subs	r3, r2, r3
 8006094:	683a      	ldr	r2, [r7, #0]
 8006096:	429a      	cmp	r2, r3
 8006098:	d803      	bhi.n	80060a2 <HAL_SPI_Transmit+0x168>
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060a0:	d102      	bne.n	80060a8 <HAL_SPI_Transmit+0x16e>
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d102      	bne.n	80060ae <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80060a8:	2303      	movs	r3, #3
 80060aa:	77fb      	strb	r3, [r7, #31]
          goto error;
 80060ac:	e074      	b.n	8006198 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060b2:	b29b      	uxth	r3, r3
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d1ce      	bne.n	8006056 <HAL_SPI_Transmit+0x11c>
 80060b8:	e04c      	b.n	8006154 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d002      	beq.n	80060c8 <HAL_SPI_Transmit+0x18e>
 80060c2:	8afb      	ldrh	r3, [r7, #22]
 80060c4:	2b01      	cmp	r3, #1
 80060c6:	d140      	bne.n	800614a <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	330c      	adds	r3, #12
 80060d2:	7812      	ldrb	r2, [r2, #0]
 80060d4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060da:	1c5a      	adds	r2, r3, #1
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	3b01      	subs	r3, #1
 80060e8:	b29a      	uxth	r2, r3
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80060ee:	e02c      	b.n	800614a <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	689b      	ldr	r3, [r3, #8]
 80060f6:	f003 0302 	and.w	r3, r3, #2
 80060fa:	2b02      	cmp	r3, #2
 80060fc:	d113      	bne.n	8006126 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	330c      	adds	r3, #12
 8006108:	7812      	ldrb	r2, [r2, #0]
 800610a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006110:	1c5a      	adds	r2, r3, #1
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800611a:	b29b      	uxth	r3, r3
 800611c:	3b01      	subs	r3, #1
 800611e:	b29a      	uxth	r2, r3
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	86da      	strh	r2, [r3, #54]	; 0x36
 8006124:	e011      	b.n	800614a <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006126:	f7fb fe47 	bl	8001db8 <HAL_GetTick>
 800612a:	4602      	mov	r2, r0
 800612c:	69bb      	ldr	r3, [r7, #24]
 800612e:	1ad3      	subs	r3, r2, r3
 8006130:	683a      	ldr	r2, [r7, #0]
 8006132:	429a      	cmp	r2, r3
 8006134:	d803      	bhi.n	800613e <HAL_SPI_Transmit+0x204>
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800613c:	d102      	bne.n	8006144 <HAL_SPI_Transmit+0x20a>
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d102      	bne.n	800614a <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006144:	2303      	movs	r3, #3
 8006146:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006148:	e026      	b.n	8006198 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800614e:	b29b      	uxth	r3, r3
 8006150:	2b00      	cmp	r3, #0
 8006152:	d1cd      	bne.n	80060f0 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006154:	69ba      	ldr	r2, [r7, #24]
 8006156:	6839      	ldr	r1, [r7, #0]
 8006158:	68f8      	ldr	r0, [r7, #12]
 800615a:	f000 fb59 	bl	8006810 <SPI_EndRxTxTransaction>
 800615e:	4603      	mov	r3, r0
 8006160:	2b00      	cmp	r3, #0
 8006162:	d002      	beq.n	800616a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	2220      	movs	r2, #32
 8006168:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	689b      	ldr	r3, [r3, #8]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d10a      	bne.n	8006188 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006172:	2300      	movs	r3, #0
 8006174:	613b      	str	r3, [r7, #16]
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	68db      	ldr	r3, [r3, #12]
 800617c:	613b      	str	r3, [r7, #16]
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	689b      	ldr	r3, [r3, #8]
 8006184:	613b      	str	r3, [r7, #16]
 8006186:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800618c:	2b00      	cmp	r3, #0
 800618e:	d002      	beq.n	8006196 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006190:	2301      	movs	r3, #1
 8006192:	77fb      	strb	r3, [r7, #31]
 8006194:	e000      	b.n	8006198 <HAL_SPI_Transmit+0x25e>
  }

error:
 8006196:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2200      	movs	r2, #0
 80061a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80061a8:	7ffb      	ldrb	r3, [r7, #31]
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	3720      	adds	r7, #32
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}

080061b2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80061b2:	b580      	push	{r7, lr}
 80061b4:	b08c      	sub	sp, #48	; 0x30
 80061b6:	af00      	add	r7, sp, #0
 80061b8:	60f8      	str	r0, [r7, #12]
 80061ba:	60b9      	str	r1, [r7, #8]
 80061bc:	607a      	str	r2, [r7, #4]
 80061be:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80061c0:	2301      	movs	r3, #1
 80061c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80061c4:	2300      	movs	r3, #0
 80061c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80061d0:	2b01      	cmp	r3, #1
 80061d2:	d101      	bne.n	80061d8 <HAL_SPI_TransmitReceive+0x26>
 80061d4:	2302      	movs	r3, #2
 80061d6:	e18a      	b.n	80064ee <HAL_SPI_TransmitReceive+0x33c>
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80061e0:	f7fb fdea 	bl	8001db8 <HAL_GetTick>
 80061e4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80061ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80061f6:	887b      	ldrh	r3, [r7, #2]
 80061f8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80061fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80061fe:	2b01      	cmp	r3, #1
 8006200:	d00f      	beq.n	8006222 <HAL_SPI_TransmitReceive+0x70>
 8006202:	69fb      	ldr	r3, [r7, #28]
 8006204:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006208:	d107      	bne.n	800621a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d103      	bne.n	800621a <HAL_SPI_TransmitReceive+0x68>
 8006212:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006216:	2b04      	cmp	r3, #4
 8006218:	d003      	beq.n	8006222 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800621a:	2302      	movs	r3, #2
 800621c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006220:	e15b      	b.n	80064da <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d005      	beq.n	8006234 <HAL_SPI_TransmitReceive+0x82>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d002      	beq.n	8006234 <HAL_SPI_TransmitReceive+0x82>
 800622e:	887b      	ldrh	r3, [r7, #2]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d103      	bne.n	800623c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800623a:	e14e      	b.n	80064da <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006242:	b2db      	uxtb	r3, r3
 8006244:	2b04      	cmp	r3, #4
 8006246:	d003      	beq.n	8006250 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2205      	movs	r2, #5
 800624c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	2200      	movs	r2, #0
 8006254:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	687a      	ldr	r2, [r7, #4]
 800625a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	887a      	ldrh	r2, [r7, #2]
 8006260:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	887a      	ldrh	r2, [r7, #2]
 8006266:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	68ba      	ldr	r2, [r7, #8]
 800626c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	887a      	ldrh	r2, [r7, #2]
 8006272:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	887a      	ldrh	r2, [r7, #2]
 8006278:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2200      	movs	r2, #0
 800627e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	2200      	movs	r2, #0
 8006284:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006290:	2b40      	cmp	r3, #64	; 0x40
 8006292:	d007      	beq.n	80062a4 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	681a      	ldr	r2, [r3, #0]
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80062a2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	68db      	ldr	r3, [r3, #12]
 80062a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80062ac:	d178      	bne.n	80063a0 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	685b      	ldr	r3, [r3, #4]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d002      	beq.n	80062bc <HAL_SPI_TransmitReceive+0x10a>
 80062b6:	8b7b      	ldrh	r3, [r7, #26]
 80062b8:	2b01      	cmp	r3, #1
 80062ba:	d166      	bne.n	800638a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062c0:	881a      	ldrh	r2, [r3, #0]
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062cc:	1c9a      	adds	r2, r3, #2
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062d6:	b29b      	uxth	r3, r3
 80062d8:	3b01      	subs	r3, #1
 80062da:	b29a      	uxth	r2, r3
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80062e0:	e053      	b.n	800638a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	f003 0302 	and.w	r3, r3, #2
 80062ec:	2b02      	cmp	r3, #2
 80062ee:	d11b      	bne.n	8006328 <HAL_SPI_TransmitReceive+0x176>
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062f4:	b29b      	uxth	r3, r3
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d016      	beq.n	8006328 <HAL_SPI_TransmitReceive+0x176>
 80062fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062fc:	2b01      	cmp	r3, #1
 80062fe:	d113      	bne.n	8006328 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006304:	881a      	ldrh	r2, [r3, #0]
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006310:	1c9a      	adds	r2, r3, #2
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800631a:	b29b      	uxth	r3, r3
 800631c:	3b01      	subs	r3, #1
 800631e:	b29a      	uxth	r2, r3
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006324:	2300      	movs	r3, #0
 8006326:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	f003 0301 	and.w	r3, r3, #1
 8006332:	2b01      	cmp	r3, #1
 8006334:	d119      	bne.n	800636a <HAL_SPI_TransmitReceive+0x1b8>
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800633a:	b29b      	uxth	r3, r3
 800633c:	2b00      	cmp	r3, #0
 800633e:	d014      	beq.n	800636a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	68da      	ldr	r2, [r3, #12]
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800634a:	b292      	uxth	r2, r2
 800634c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006352:	1c9a      	adds	r2, r3, #2
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800635c:	b29b      	uxth	r3, r3
 800635e:	3b01      	subs	r3, #1
 8006360:	b29a      	uxth	r2, r3
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006366:	2301      	movs	r3, #1
 8006368:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800636a:	f7fb fd25 	bl	8001db8 <HAL_GetTick>
 800636e:	4602      	mov	r2, r0
 8006370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006372:	1ad3      	subs	r3, r2, r3
 8006374:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006376:	429a      	cmp	r2, r3
 8006378:	d807      	bhi.n	800638a <HAL_SPI_TransmitReceive+0x1d8>
 800637a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800637c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006380:	d003      	beq.n	800638a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006382:	2303      	movs	r3, #3
 8006384:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006388:	e0a7      	b.n	80064da <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800638e:	b29b      	uxth	r3, r3
 8006390:	2b00      	cmp	r3, #0
 8006392:	d1a6      	bne.n	80062e2 <HAL_SPI_TransmitReceive+0x130>
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006398:	b29b      	uxth	r3, r3
 800639a:	2b00      	cmp	r3, #0
 800639c:	d1a1      	bne.n	80062e2 <HAL_SPI_TransmitReceive+0x130>
 800639e:	e07c      	b.n	800649a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d002      	beq.n	80063ae <HAL_SPI_TransmitReceive+0x1fc>
 80063a8:	8b7b      	ldrh	r3, [r7, #26]
 80063aa:	2b01      	cmp	r3, #1
 80063ac:	d16b      	bne.n	8006486 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	330c      	adds	r3, #12
 80063b8:	7812      	ldrb	r2, [r2, #0]
 80063ba:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063c0:	1c5a      	adds	r2, r3, #1
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063ca:	b29b      	uxth	r3, r3
 80063cc:	3b01      	subs	r3, #1
 80063ce:	b29a      	uxth	r2, r3
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80063d4:	e057      	b.n	8006486 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	689b      	ldr	r3, [r3, #8]
 80063dc:	f003 0302 	and.w	r3, r3, #2
 80063e0:	2b02      	cmp	r3, #2
 80063e2:	d11c      	bne.n	800641e <HAL_SPI_TransmitReceive+0x26c>
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063e8:	b29b      	uxth	r3, r3
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d017      	beq.n	800641e <HAL_SPI_TransmitReceive+0x26c>
 80063ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063f0:	2b01      	cmp	r3, #1
 80063f2:	d114      	bne.n	800641e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	330c      	adds	r3, #12
 80063fe:	7812      	ldrb	r2, [r2, #0]
 8006400:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006406:	1c5a      	adds	r2, r3, #1
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006410:	b29b      	uxth	r3, r3
 8006412:	3b01      	subs	r3, #1
 8006414:	b29a      	uxth	r2, r3
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800641a:	2300      	movs	r3, #0
 800641c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	f003 0301 	and.w	r3, r3, #1
 8006428:	2b01      	cmp	r3, #1
 800642a:	d119      	bne.n	8006460 <HAL_SPI_TransmitReceive+0x2ae>
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006430:	b29b      	uxth	r3, r3
 8006432:	2b00      	cmp	r3, #0
 8006434:	d014      	beq.n	8006460 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	68da      	ldr	r2, [r3, #12]
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006440:	b2d2      	uxtb	r2, r2
 8006442:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006448:	1c5a      	adds	r2, r3, #1
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006452:	b29b      	uxth	r3, r3
 8006454:	3b01      	subs	r3, #1
 8006456:	b29a      	uxth	r2, r3
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800645c:	2301      	movs	r3, #1
 800645e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006460:	f7fb fcaa 	bl	8001db8 <HAL_GetTick>
 8006464:	4602      	mov	r2, r0
 8006466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006468:	1ad3      	subs	r3, r2, r3
 800646a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800646c:	429a      	cmp	r2, r3
 800646e:	d803      	bhi.n	8006478 <HAL_SPI_TransmitReceive+0x2c6>
 8006470:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006472:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006476:	d102      	bne.n	800647e <HAL_SPI_TransmitReceive+0x2cc>
 8006478:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800647a:	2b00      	cmp	r3, #0
 800647c:	d103      	bne.n	8006486 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800647e:	2303      	movs	r3, #3
 8006480:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006484:	e029      	b.n	80064da <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800648a:	b29b      	uxth	r3, r3
 800648c:	2b00      	cmp	r3, #0
 800648e:	d1a2      	bne.n	80063d6 <HAL_SPI_TransmitReceive+0x224>
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006494:	b29b      	uxth	r3, r3
 8006496:	2b00      	cmp	r3, #0
 8006498:	d19d      	bne.n	80063d6 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800649a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800649c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800649e:	68f8      	ldr	r0, [r7, #12]
 80064a0:	f000 f9b6 	bl	8006810 <SPI_EndRxTxTransaction>
 80064a4:	4603      	mov	r3, r0
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d006      	beq.n	80064b8 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80064aa:	2301      	movs	r3, #1
 80064ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2220      	movs	r2, #32
 80064b4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80064b6:	e010      	b.n	80064da <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	689b      	ldr	r3, [r3, #8]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d10b      	bne.n	80064d8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80064c0:	2300      	movs	r3, #0
 80064c2:	617b      	str	r3, [r7, #20]
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	68db      	ldr	r3, [r3, #12]
 80064ca:	617b      	str	r3, [r7, #20]
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	617b      	str	r3, [r7, #20]
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	e000      	b.n	80064da <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80064d8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	2201      	movs	r2, #1
 80064de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	2200      	movs	r2, #0
 80064e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80064ea:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3730      	adds	r7, #48	; 0x30
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
	...

080064f8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b088      	sub	sp, #32
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	685b      	ldr	r3, [r3, #4]
 8006506:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	689b      	ldr	r3, [r3, #8]
 800650e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006510:	69bb      	ldr	r3, [r7, #24]
 8006512:	099b      	lsrs	r3, r3, #6
 8006514:	f003 0301 	and.w	r3, r3, #1
 8006518:	2b00      	cmp	r3, #0
 800651a:	d10f      	bne.n	800653c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800651c:	69bb      	ldr	r3, [r7, #24]
 800651e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006522:	2b00      	cmp	r3, #0
 8006524:	d00a      	beq.n	800653c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006526:	69fb      	ldr	r3, [r7, #28]
 8006528:	099b      	lsrs	r3, r3, #6
 800652a:	f003 0301 	and.w	r3, r3, #1
 800652e:	2b00      	cmp	r3, #0
 8006530:	d004      	beq.n	800653c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006536:	6878      	ldr	r0, [r7, #4]
 8006538:	4798      	blx	r3
    return;
 800653a:	e0be      	b.n	80066ba <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800653c:	69bb      	ldr	r3, [r7, #24]
 800653e:	085b      	lsrs	r3, r3, #1
 8006540:	f003 0301 	and.w	r3, r3, #1
 8006544:	2b00      	cmp	r3, #0
 8006546:	d00a      	beq.n	800655e <HAL_SPI_IRQHandler+0x66>
 8006548:	69fb      	ldr	r3, [r7, #28]
 800654a:	09db      	lsrs	r3, r3, #7
 800654c:	f003 0301 	and.w	r3, r3, #1
 8006550:	2b00      	cmp	r3, #0
 8006552:	d004      	beq.n	800655e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006558:	6878      	ldr	r0, [r7, #4]
 800655a:	4798      	blx	r3
    return;
 800655c:	e0ad      	b.n	80066ba <HAL_SPI_IRQHandler+0x1c2>
  /* SPI in Error Treatment --------------------------------------------------*/
#if defined(SPI_CR2_FRF)
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
#else
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 800655e:	69bb      	ldr	r3, [r7, #24]
 8006560:	095b      	lsrs	r3, r3, #5
 8006562:	f003 0301 	and.w	r3, r3, #1
 8006566:	2b00      	cmp	r3, #0
 8006568:	d106      	bne.n	8006578 <HAL_SPI_IRQHandler+0x80>
 800656a:	69bb      	ldr	r3, [r7, #24]
 800656c:	099b      	lsrs	r3, r3, #6
 800656e:	f003 0301 	and.w	r3, r3, #1
 8006572:	2b00      	cmp	r3, #0
 8006574:	f000 80a1 	beq.w	80066ba <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006578:	69fb      	ldr	r3, [r7, #28]
 800657a:	095b      	lsrs	r3, r3, #5
 800657c:	f003 0301 	and.w	r3, r3, #1
 8006580:	2b00      	cmp	r3, #0
 8006582:	f000 809a 	beq.w	80066ba <HAL_SPI_IRQHandler+0x1c2>
#endif
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006586:	69bb      	ldr	r3, [r7, #24]
 8006588:	099b      	lsrs	r3, r3, #6
 800658a:	f003 0301 	and.w	r3, r3, #1
 800658e:	2b00      	cmp	r3, #0
 8006590:	d023      	beq.n	80065da <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006598:	b2db      	uxtb	r3, r3
 800659a:	2b03      	cmp	r3, #3
 800659c:	d011      	beq.n	80065c2 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065a2:	f043 0204 	orr.w	r2, r3, #4
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80065aa:	2300      	movs	r3, #0
 80065ac:	617b      	str	r3, [r7, #20]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	68db      	ldr	r3, [r3, #12]
 80065b4:	617b      	str	r3, [r7, #20]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	617b      	str	r3, [r7, #20]
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	e00b      	b.n	80065da <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80065c2:	2300      	movs	r3, #0
 80065c4:	613b      	str	r3, [r7, #16]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	68db      	ldr	r3, [r3, #12]
 80065cc:	613b      	str	r3, [r7, #16]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	689b      	ldr	r3, [r3, #8]
 80065d4:	613b      	str	r3, [r7, #16]
 80065d6:	693b      	ldr	r3, [r7, #16]
        return;
 80065d8:	e06f      	b.n	80066ba <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80065da:	69bb      	ldr	r3, [r7, #24]
 80065dc:	095b      	lsrs	r3, r3, #5
 80065de:	f003 0301 	and.w	r3, r3, #1
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d014      	beq.n	8006610 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80065ea:	f043 0201 	orr.w	r2, r3, #1
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80065f2:	2300      	movs	r3, #0
 80065f4:	60fb      	str	r3, [r7, #12]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	689b      	ldr	r3, [r3, #8]
 80065fc:	60fb      	str	r3, [r7, #12]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	681a      	ldr	r2, [r3, #0]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800660c:	601a      	str	r2, [r3, #0]
 800660e:	68fb      	ldr	r3, [r7, #12]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
      __HAL_SPI_CLEAR_FREFLAG(hspi);
    }
#endif

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006614:	2b00      	cmp	r3, #0
 8006616:	d04f      	beq.n	80066b8 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	685a      	ldr	r2, [r3, #4]
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006626:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2201      	movs	r2, #1
 800662c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006630:	69fb      	ldr	r3, [r7, #28]
 8006632:	f003 0302 	and.w	r3, r3, #2
 8006636:	2b00      	cmp	r3, #0
 8006638:	d104      	bne.n	8006644 <HAL_SPI_IRQHandler+0x14c>
 800663a:	69fb      	ldr	r3, [r7, #28]
 800663c:	f003 0301 	and.w	r3, r3, #1
 8006640:	2b00      	cmp	r3, #0
 8006642:	d034      	beq.n	80066ae <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	685a      	ldr	r2, [r3, #4]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f022 0203 	bic.w	r2, r2, #3
 8006652:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006658:	2b00      	cmp	r3, #0
 800665a:	d011      	beq.n	8006680 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006660:	4a17      	ldr	r2, [pc, #92]	; (80066c0 <HAL_SPI_IRQHandler+0x1c8>)
 8006662:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006668:	4618      	mov	r0, r3
 800666a:	f7fc f977 	bl	800295c <HAL_DMA_Abort_IT>
 800666e:	4603      	mov	r3, r0
 8006670:	2b00      	cmp	r3, #0
 8006672:	d005      	beq.n	8006680 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006678:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006684:	2b00      	cmp	r3, #0
 8006686:	d016      	beq.n	80066b6 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800668c:	4a0c      	ldr	r2, [pc, #48]	; (80066c0 <HAL_SPI_IRQHandler+0x1c8>)
 800668e:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006694:	4618      	mov	r0, r3
 8006696:	f7fc f961 	bl	800295c <HAL_DMA_Abort_IT>
 800669a:	4603      	mov	r3, r0
 800669c:	2b00      	cmp	r3, #0
 800669e:	d00a      	beq.n	80066b6 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066a4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 80066ac:	e003      	b.n	80066b6 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80066ae:	6878      	ldr	r0, [r7, #4]
 80066b0:	f000 f808 	bl	80066c4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80066b4:	e000      	b.n	80066b8 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 80066b6:	bf00      	nop
    return;
 80066b8:	bf00      	nop
  }
}
 80066ba:	3720      	adds	r7, #32
 80066bc:	46bd      	mov	sp, r7
 80066be:	bd80      	pop	{r7, pc}
 80066c0:	080066d7 	.word	0x080066d7

080066c4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b083      	sub	sp, #12
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80066cc:	bf00      	nop
 80066ce:	370c      	adds	r7, #12
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bc80      	pop	{r7}
 80066d4:	4770      	bx	lr

080066d6 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80066d6:	b580      	push	{r7, lr}
 80066d8:	b084      	sub	sp, #16
 80066da:	af00      	add	r7, sp, #0
 80066dc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e2:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2200      	movs	r2, #0
 80066e8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2200      	movs	r2, #0
 80066ee:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80066f0:	68f8      	ldr	r0, [r7, #12]
 80066f2:	f7ff ffe7 	bl	80066c4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80066f6:	bf00      	nop
 80066f8:	3710      	adds	r7, #16
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd80      	pop	{r7, pc}
	...

08006700 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b088      	sub	sp, #32
 8006704:	af00      	add	r7, sp, #0
 8006706:	60f8      	str	r0, [r7, #12]
 8006708:	60b9      	str	r1, [r7, #8]
 800670a:	603b      	str	r3, [r7, #0]
 800670c:	4613      	mov	r3, r2
 800670e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006710:	f7fb fb52 	bl	8001db8 <HAL_GetTick>
 8006714:	4602      	mov	r2, r0
 8006716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006718:	1a9b      	subs	r3, r3, r2
 800671a:	683a      	ldr	r2, [r7, #0]
 800671c:	4413      	add	r3, r2
 800671e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006720:	f7fb fb4a 	bl	8001db8 <HAL_GetTick>
 8006724:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006726:	4b39      	ldr	r3, [pc, #228]	; (800680c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	015b      	lsls	r3, r3, #5
 800672c:	0d1b      	lsrs	r3, r3, #20
 800672e:	69fa      	ldr	r2, [r7, #28]
 8006730:	fb02 f303 	mul.w	r3, r2, r3
 8006734:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006736:	e054      	b.n	80067e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800673e:	d050      	beq.n	80067e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006740:	f7fb fb3a 	bl	8001db8 <HAL_GetTick>
 8006744:	4602      	mov	r2, r0
 8006746:	69bb      	ldr	r3, [r7, #24]
 8006748:	1ad3      	subs	r3, r2, r3
 800674a:	69fa      	ldr	r2, [r7, #28]
 800674c:	429a      	cmp	r2, r3
 800674e:	d902      	bls.n	8006756 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006750:	69fb      	ldr	r3, [r7, #28]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d13d      	bne.n	80067d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	685a      	ldr	r2, [r3, #4]
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006764:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800676e:	d111      	bne.n	8006794 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	689b      	ldr	r3, [r3, #8]
 8006774:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006778:	d004      	beq.n	8006784 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	689b      	ldr	r3, [r3, #8]
 800677e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006782:	d107      	bne.n	8006794 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	681a      	ldr	r2, [r3, #0]
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006792:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006798:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800679c:	d10f      	bne.n	80067be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80067ac:	601a      	str	r2, [r3, #0]
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	681a      	ldr	r2, [r3, #0]
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80067bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2201      	movs	r2, #1
 80067c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	2200      	movs	r2, #0
 80067ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80067ce:	2303      	movs	r3, #3
 80067d0:	e017      	b.n	8006802 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d101      	bne.n	80067dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80067d8:	2300      	movs	r3, #0
 80067da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	3b01      	subs	r3, #1
 80067e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	689a      	ldr	r2, [r3, #8]
 80067e8:	68bb      	ldr	r3, [r7, #8]
 80067ea:	4013      	ands	r3, r2
 80067ec:	68ba      	ldr	r2, [r7, #8]
 80067ee:	429a      	cmp	r2, r3
 80067f0:	bf0c      	ite	eq
 80067f2:	2301      	moveq	r3, #1
 80067f4:	2300      	movne	r3, #0
 80067f6:	b2db      	uxtb	r3, r3
 80067f8:	461a      	mov	r2, r3
 80067fa:	79fb      	ldrb	r3, [r7, #7]
 80067fc:	429a      	cmp	r2, r3
 80067fe:	d19b      	bne.n	8006738 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006800:	2300      	movs	r3, #0
}
 8006802:	4618      	mov	r0, r3
 8006804:	3720      	adds	r7, #32
 8006806:	46bd      	mov	sp, r7
 8006808:	bd80      	pop	{r7, pc}
 800680a:	bf00      	nop
 800680c:	2000006c 	.word	0x2000006c

08006810 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b088      	sub	sp, #32
 8006814:	af02      	add	r7, sp, #8
 8006816:	60f8      	str	r0, [r7, #12]
 8006818:	60b9      	str	r1, [r7, #8]
 800681a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800681c:	4b1b      	ldr	r3, [pc, #108]	; (800688c <SPI_EndRxTxTransaction+0x7c>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a1b      	ldr	r2, [pc, #108]	; (8006890 <SPI_EndRxTxTransaction+0x80>)
 8006822:	fba2 2303 	umull	r2, r3, r2, r3
 8006826:	0d5b      	lsrs	r3, r3, #21
 8006828:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800682c:	fb02 f303 	mul.w	r3, r2, r3
 8006830:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	685b      	ldr	r3, [r3, #4]
 8006836:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800683a:	d112      	bne.n	8006862 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	9300      	str	r3, [sp, #0]
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	2200      	movs	r2, #0
 8006844:	2180      	movs	r1, #128	; 0x80
 8006846:	68f8      	ldr	r0, [r7, #12]
 8006848:	f7ff ff5a 	bl	8006700 <SPI_WaitFlagStateUntilTimeout>
 800684c:	4603      	mov	r3, r0
 800684e:	2b00      	cmp	r3, #0
 8006850:	d016      	beq.n	8006880 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006856:	f043 0220 	orr.w	r2, r3, #32
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800685e:	2303      	movs	r3, #3
 8006860:	e00f      	b.n	8006882 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006862:	697b      	ldr	r3, [r7, #20]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d00a      	beq.n	800687e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006868:	697b      	ldr	r3, [r7, #20]
 800686a:	3b01      	subs	r3, #1
 800686c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006878:	2b80      	cmp	r3, #128	; 0x80
 800687a:	d0f2      	beq.n	8006862 <SPI_EndRxTxTransaction+0x52>
 800687c:	e000      	b.n	8006880 <SPI_EndRxTxTransaction+0x70>
        break;
 800687e:	bf00      	nop
  }

  return HAL_OK;
 8006880:	2300      	movs	r3, #0
}
 8006882:	4618      	mov	r0, r3
 8006884:	3718      	adds	r7, #24
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}
 800688a:	bf00      	nop
 800688c:	2000006c 	.word	0x2000006c
 8006890:	165e9f81 	.word	0x165e9f81

08006894 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b082      	sub	sp, #8
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d101      	bne.n	80068a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80068a2:	2301      	movs	r3, #1
 80068a4:	e03f      	b.n	8006926 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068ac:	b2db      	uxtb	r3, r3
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d106      	bne.n	80068c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2200      	movs	r2, #0
 80068b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f7fb f90e 	bl	8001adc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2224      	movs	r2, #36	; 0x24
 80068c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	68da      	ldr	r2, [r3, #12]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80068d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80068d8:	6878      	ldr	r0, [r7, #4]
 80068da:	f000 fb49 	bl	8006f70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	691a      	ldr	r2, [r3, #16]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80068ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	695a      	ldr	r2, [r3, #20]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80068fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	68da      	ldr	r2, [r3, #12]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800690c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2200      	movs	r2, #0
 8006912:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2220      	movs	r2, #32
 8006918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2220      	movs	r2, #32
 8006920:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006924:	2300      	movs	r3, #0
}
 8006926:	4618      	mov	r0, r3
 8006928:	3708      	adds	r7, #8
 800692a:	46bd      	mov	sp, r7
 800692c:	bd80      	pop	{r7, pc}
	...

08006930 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b08a      	sub	sp, #40	; 0x28
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	68db      	ldr	r3, [r3, #12]
 8006946:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	695b      	ldr	r3, [r3, #20]
 800694e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8006950:	2300      	movs	r3, #0
 8006952:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8006954:	2300      	movs	r3, #0
 8006956:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006958:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800695a:	f003 030f 	and.w	r3, r3, #15
 800695e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8006960:	69bb      	ldr	r3, [r7, #24]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d10d      	bne.n	8006982 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006968:	f003 0320 	and.w	r3, r3, #32
 800696c:	2b00      	cmp	r3, #0
 800696e:	d008      	beq.n	8006982 <HAL_UART_IRQHandler+0x52>
 8006970:	6a3b      	ldr	r3, [r7, #32]
 8006972:	f003 0320 	and.w	r3, r3, #32
 8006976:	2b00      	cmp	r3, #0
 8006978:	d003      	beq.n	8006982 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f000 fa4f 	bl	8006e1e <UART_Receive_IT>
      return;
 8006980:	e17b      	b.n	8006c7a <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006982:	69bb      	ldr	r3, [r7, #24]
 8006984:	2b00      	cmp	r3, #0
 8006986:	f000 80b1 	beq.w	8006aec <HAL_UART_IRQHandler+0x1bc>
 800698a:	69fb      	ldr	r3, [r7, #28]
 800698c:	f003 0301 	and.w	r3, r3, #1
 8006990:	2b00      	cmp	r3, #0
 8006992:	d105      	bne.n	80069a0 <HAL_UART_IRQHandler+0x70>
 8006994:	6a3b      	ldr	r3, [r7, #32]
 8006996:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800699a:	2b00      	cmp	r3, #0
 800699c:	f000 80a6 	beq.w	8006aec <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80069a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069a2:	f003 0301 	and.w	r3, r3, #1
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d00a      	beq.n	80069c0 <HAL_UART_IRQHandler+0x90>
 80069aa:	6a3b      	ldr	r3, [r7, #32]
 80069ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d005      	beq.n	80069c0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069b8:	f043 0201 	orr.w	r2, r3, #1
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80069c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c2:	f003 0304 	and.w	r3, r3, #4
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d00a      	beq.n	80069e0 <HAL_UART_IRQHandler+0xb0>
 80069ca:	69fb      	ldr	r3, [r7, #28]
 80069cc:	f003 0301 	and.w	r3, r3, #1
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d005      	beq.n	80069e0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069d8:	f043 0202 	orr.w	r2, r3, #2
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80069e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069e2:	f003 0302 	and.w	r3, r3, #2
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d00a      	beq.n	8006a00 <HAL_UART_IRQHandler+0xd0>
 80069ea:	69fb      	ldr	r3, [r7, #28]
 80069ec:	f003 0301 	and.w	r3, r3, #1
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d005      	beq.n	8006a00 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069f8:	f043 0204 	orr.w	r2, r3, #4
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8006a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a02:	f003 0308 	and.w	r3, r3, #8
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d00f      	beq.n	8006a2a <HAL_UART_IRQHandler+0xfa>
 8006a0a:	6a3b      	ldr	r3, [r7, #32]
 8006a0c:	f003 0320 	and.w	r3, r3, #32
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d104      	bne.n	8006a1e <HAL_UART_IRQHandler+0xee>
 8006a14:	69fb      	ldr	r3, [r7, #28]
 8006a16:	f003 0301 	and.w	r3, r3, #1
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d005      	beq.n	8006a2a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a22:	f043 0208 	orr.w	r2, r3, #8
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	f000 811e 	beq.w	8006c70 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a36:	f003 0320 	and.w	r3, r3, #32
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d007      	beq.n	8006a4e <HAL_UART_IRQHandler+0x11e>
 8006a3e:	6a3b      	ldr	r3, [r7, #32]
 8006a40:	f003 0320 	and.w	r3, r3, #32
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d002      	beq.n	8006a4e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f000 f9e8 	bl	8006e1e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	695b      	ldr	r3, [r3, #20]
 8006a54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a58:	2b40      	cmp	r3, #64	; 0x40
 8006a5a:	bf0c      	ite	eq
 8006a5c:	2301      	moveq	r3, #1
 8006a5e:	2300      	movne	r3, #0
 8006a60:	b2db      	uxtb	r3, r3
 8006a62:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a68:	f003 0308 	and.w	r3, r3, #8
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d102      	bne.n	8006a76 <HAL_UART_IRQHandler+0x146>
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d031      	beq.n	8006ada <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	f000 f92a 	bl	8006cd0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	695b      	ldr	r3, [r3, #20]
 8006a82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a86:	2b40      	cmp	r3, #64	; 0x40
 8006a88:	d123      	bne.n	8006ad2 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	695a      	ldr	r2, [r3, #20]
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a98:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d013      	beq.n	8006aca <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aa6:	4a76      	ldr	r2, [pc, #472]	; (8006c80 <HAL_UART_IRQHandler+0x350>)
 8006aa8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aae:	4618      	mov	r0, r3
 8006ab0:	f7fb ff54 	bl	800295c <HAL_DMA_Abort_IT>
 8006ab4:	4603      	mov	r3, r0
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d016      	beq.n	8006ae8 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006abe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006ac4:	4610      	mov	r0, r2
 8006ac6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ac8:	e00e      	b.n	8006ae8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	f000 f8ec 	bl	8006ca8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ad0:	e00a      	b.n	8006ae8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f000 f8e8 	bl	8006ca8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ad8:	e006      	b.n	8006ae8 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f000 f8e4 	bl	8006ca8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006ae6:	e0c3      	b.n	8006c70 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ae8:	bf00      	nop
    return;
 8006aea:	e0c1      	b.n	8006c70 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006af0:	2b01      	cmp	r3, #1
 8006af2:	f040 80a1 	bne.w	8006c38 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8006af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af8:	f003 0310 	and.w	r3, r3, #16
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	f000 809b 	beq.w	8006c38 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8006b02:	6a3b      	ldr	r3, [r7, #32]
 8006b04:	f003 0310 	and.w	r3, r3, #16
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	f000 8095 	beq.w	8006c38 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006b0e:	2300      	movs	r3, #0
 8006b10:	60fb      	str	r3, [r7, #12]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	60fb      	str	r3, [r7, #12]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	60fb      	str	r3, [r7, #12]
 8006b22:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	695b      	ldr	r3, [r3, #20]
 8006b2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b2e:	2b40      	cmp	r3, #64	; 0x40
 8006b30:	d14e      	bne.n	8006bd0 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8006b3c:	8a3b      	ldrh	r3, [r7, #16]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	f000 8098 	beq.w	8006c74 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006b48:	8a3a      	ldrh	r2, [r7, #16]
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	f080 8092 	bcs.w	8006c74 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	8a3a      	ldrh	r2, [r7, #16]
 8006b54:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b5a:	699b      	ldr	r3, [r3, #24]
 8006b5c:	2b20      	cmp	r3, #32
 8006b5e:	d02b      	beq.n	8006bb8 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	68da      	ldr	r2, [r3, #12]
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006b6e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	695a      	ldr	r2, [r3, #20]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f022 0201 	bic.w	r2, r2, #1
 8006b7e:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	695a      	ldr	r2, [r3, #20]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b8e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2220      	movs	r2, #32
 8006b94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	68da      	ldr	r2, [r3, #12]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f022 0210 	bic.w	r2, r2, #16
 8006bac:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	f7fb fe95 	bl	80028e2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	1ad3      	subs	r3, r2, r3
 8006bc4:	b29b      	uxth	r3, r3
 8006bc6:	4619      	mov	r1, r3
 8006bc8:	6878      	ldr	r0, [r7, #4]
 8006bca:	f000 f876 	bl	8006cba <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006bce:	e051      	b.n	8006c74 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006bd8:	b29b      	uxth	r3, r3
 8006bda:	1ad3      	subs	r3, r2, r3
 8006bdc:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006be2:	b29b      	uxth	r3, r3
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d047      	beq.n	8006c78 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8006be8:	8a7b      	ldrh	r3, [r7, #18]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d044      	beq.n	8006c78 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	68da      	ldr	r2, [r3, #12]
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006bfc:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	695a      	ldr	r2, [r3, #20]
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f022 0201 	bic.w	r2, r2, #1
 8006c0c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2220      	movs	r2, #32
 8006c12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	68da      	ldr	r2, [r3, #12]
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f022 0210 	bic.w	r2, r2, #16
 8006c2a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006c2c:	8a7b      	ldrh	r3, [r7, #18]
 8006c2e:	4619      	mov	r1, r3
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f000 f842 	bl	8006cba <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006c36:	e01f      	b.n	8006c78 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d008      	beq.n	8006c54 <HAL_UART_IRQHandler+0x324>
 8006c42:	6a3b      	ldr	r3, [r7, #32]
 8006c44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d003      	beq.n	8006c54 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 f87f 	bl	8006d50 <UART_Transmit_IT>
    return;
 8006c52:	e012      	b.n	8006c7a <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006c54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d00d      	beq.n	8006c7a <HAL_UART_IRQHandler+0x34a>
 8006c5e:	6a3b      	ldr	r3, [r7, #32]
 8006c60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d008      	beq.n	8006c7a <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f000 f8c0 	bl	8006dee <UART_EndTransmit_IT>
    return;
 8006c6e:	e004      	b.n	8006c7a <HAL_UART_IRQHandler+0x34a>
    return;
 8006c70:	bf00      	nop
 8006c72:	e002      	b.n	8006c7a <HAL_UART_IRQHandler+0x34a>
      return;
 8006c74:	bf00      	nop
 8006c76:	e000      	b.n	8006c7a <HAL_UART_IRQHandler+0x34a>
      return;
 8006c78:	bf00      	nop
  }
}
 8006c7a:	3728      	adds	r7, #40	; 0x28
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}
 8006c80:	08006d29 	.word	0x08006d29

08006c84 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b083      	sub	sp, #12
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006c8c:	bf00      	nop
 8006c8e:	370c      	adds	r7, #12
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bc80      	pop	{r7}
 8006c94:	4770      	bx	lr

08006c96 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006c96:	b480      	push	{r7}
 8006c98:	b083      	sub	sp, #12
 8006c9a:	af00      	add	r7, sp, #0
 8006c9c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006c9e:	bf00      	nop
 8006ca0:	370c      	adds	r7, #12
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bc80      	pop	{r7}
 8006ca6:	4770      	bx	lr

08006ca8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b083      	sub	sp, #12
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006cb0:	bf00      	nop
 8006cb2:	370c      	adds	r7, #12
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bc80      	pop	{r7}
 8006cb8:	4770      	bx	lr

08006cba <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006cba:	b480      	push	{r7}
 8006cbc:	b083      	sub	sp, #12
 8006cbe:	af00      	add	r7, sp, #0
 8006cc0:	6078      	str	r0, [r7, #4]
 8006cc2:	460b      	mov	r3, r1
 8006cc4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006cc6:	bf00      	nop
 8006cc8:	370c      	adds	r7, #12
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bc80      	pop	{r7}
 8006cce:	4770      	bx	lr

08006cd0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b083      	sub	sp, #12
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	68da      	ldr	r2, [r3, #12]
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006ce6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	695a      	ldr	r2, [r3, #20]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f022 0201 	bic.w	r2, r2, #1
 8006cf6:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cfc:	2b01      	cmp	r3, #1
 8006cfe:	d107      	bne.n	8006d10 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	68da      	ldr	r2, [r3, #12]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f022 0210 	bic.w	r2, r2, #16
 8006d0e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2220      	movs	r2, #32
 8006d14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006d1e:	bf00      	nop
 8006d20:	370c      	adds	r7, #12
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bc80      	pop	{r7}
 8006d26:	4770      	bx	lr

08006d28 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006d28:	b580      	push	{r7, lr}
 8006d2a:	b084      	sub	sp, #16
 8006d2c:	af00      	add	r7, sp, #0
 8006d2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d34:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	2200      	movs	r2, #0
 8006d40:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006d42:	68f8      	ldr	r0, [r7, #12]
 8006d44:	f7ff ffb0 	bl	8006ca8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d48:	bf00      	nop
 8006d4a:	3710      	adds	r7, #16
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	bd80      	pop	{r7, pc}

08006d50 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006d50:	b480      	push	{r7}
 8006d52:	b085      	sub	sp, #20
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d5e:	b2db      	uxtb	r3, r3
 8006d60:	2b21      	cmp	r3, #33	; 0x21
 8006d62:	d13e      	bne.n	8006de2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	689b      	ldr	r3, [r3, #8]
 8006d68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d6c:	d114      	bne.n	8006d98 <UART_Transmit_IT+0x48>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	691b      	ldr	r3, [r3, #16]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d110      	bne.n	8006d98 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6a1b      	ldr	r3, [r3, #32]
 8006d7a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	881b      	ldrh	r3, [r3, #0]
 8006d80:	461a      	mov	r2, r3
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d8a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6a1b      	ldr	r3, [r3, #32]
 8006d90:	1c9a      	adds	r2, r3, #2
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	621a      	str	r2, [r3, #32]
 8006d96:	e008      	b.n	8006daa <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	6a1b      	ldr	r3, [r3, #32]
 8006d9c:	1c59      	adds	r1, r3, #1
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	6211      	str	r1, [r2, #32]
 8006da2:	781a      	ldrb	r2, [r3, #0]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	3b01      	subs	r3, #1
 8006db2:	b29b      	uxth	r3, r3
 8006db4:	687a      	ldr	r2, [r7, #4]
 8006db6:	4619      	mov	r1, r3
 8006db8:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d10f      	bne.n	8006dde <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	68da      	ldr	r2, [r3, #12]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006dcc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	68da      	ldr	r2, [r3, #12]
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ddc:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006dde:	2300      	movs	r3, #0
 8006de0:	e000      	b.n	8006de4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006de2:	2302      	movs	r3, #2
  }
}
 8006de4:	4618      	mov	r0, r3
 8006de6:	3714      	adds	r7, #20
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bc80      	pop	{r7}
 8006dec:	4770      	bx	lr

08006dee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006dee:	b580      	push	{r7, lr}
 8006df0:	b082      	sub	sp, #8
 8006df2:	af00      	add	r7, sp, #0
 8006df4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	68da      	ldr	r2, [r3, #12]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006e04:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2220      	movs	r2, #32
 8006e0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f7ff ff38 	bl	8006c84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006e14:	2300      	movs	r3, #0
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	3708      	adds	r7, #8
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}

08006e1e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006e1e:	b580      	push	{r7, lr}
 8006e20:	b086      	sub	sp, #24
 8006e22:	af00      	add	r7, sp, #0
 8006e24:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e2c:	b2db      	uxtb	r3, r3
 8006e2e:	2b22      	cmp	r3, #34	; 0x22
 8006e30:	f040 8099 	bne.w	8006f66 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	689b      	ldr	r3, [r3, #8]
 8006e38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e3c:	d117      	bne.n	8006e6e <UART_Receive_IT+0x50>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	691b      	ldr	r3, [r3, #16]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d113      	bne.n	8006e6e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006e46:	2300      	movs	r3, #0
 8006e48:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e4e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	685b      	ldr	r3, [r3, #4]
 8006e56:	b29b      	uxth	r3, r3
 8006e58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e5c:	b29a      	uxth	r2, r3
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e66:	1c9a      	adds	r2, r3, #2
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	629a      	str	r2, [r3, #40]	; 0x28
 8006e6c:	e026      	b.n	8006ebc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e72:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8006e74:	2300      	movs	r3, #0
 8006e76:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	689b      	ldr	r3, [r3, #8]
 8006e7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e80:	d007      	beq.n	8006e92 <UART_Receive_IT+0x74>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	689b      	ldr	r3, [r3, #8]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d10a      	bne.n	8006ea0 <UART_Receive_IT+0x82>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	691b      	ldr	r3, [r3, #16]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d106      	bne.n	8006ea0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	b2da      	uxtb	r2, r3
 8006e9a:	697b      	ldr	r3, [r7, #20]
 8006e9c:	701a      	strb	r2, [r3, #0]
 8006e9e:	e008      	b.n	8006eb2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	685b      	ldr	r3, [r3, #4]
 8006ea6:	b2db      	uxtb	r3, r3
 8006ea8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006eac:	b2da      	uxtb	r2, r3
 8006eae:	697b      	ldr	r3, [r7, #20]
 8006eb0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006eb6:	1c5a      	adds	r2, r3, #1
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	3b01      	subs	r3, #1
 8006ec4:	b29b      	uxth	r3, r3
 8006ec6:	687a      	ldr	r2, [r7, #4]
 8006ec8:	4619      	mov	r1, r3
 8006eca:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d148      	bne.n	8006f62 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	68da      	ldr	r2, [r3, #12]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f022 0220 	bic.w	r2, r2, #32
 8006ede:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	68da      	ldr	r2, [r3, #12]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006eee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	695a      	ldr	r2, [r3, #20]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f022 0201 	bic.w	r2, r2, #1
 8006efe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2220      	movs	r2, #32
 8006f04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	d123      	bne.n	8006f58 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2200      	movs	r2, #0
 8006f14:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	68da      	ldr	r2, [r3, #12]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	f022 0210 	bic.w	r2, r2, #16
 8006f24:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f003 0310 	and.w	r3, r3, #16
 8006f30:	2b10      	cmp	r3, #16
 8006f32:	d10a      	bne.n	8006f4a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006f34:	2300      	movs	r3, #0
 8006f36:	60fb      	str	r3, [r7, #12]
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	60fb      	str	r3, [r7, #12]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	60fb      	str	r3, [r7, #12]
 8006f48:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006f4e:	4619      	mov	r1, r3
 8006f50:	6878      	ldr	r0, [r7, #4]
 8006f52:	f7ff feb2 	bl	8006cba <HAL_UARTEx_RxEventCallback>
 8006f56:	e002      	b.n	8006f5e <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f7ff fe9c 	bl	8006c96 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006f5e:	2300      	movs	r3, #0
 8006f60:	e002      	b.n	8006f68 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8006f62:	2300      	movs	r3, #0
 8006f64:	e000      	b.n	8006f68 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8006f66:	2302      	movs	r3, #2
  }
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	3718      	adds	r7, #24
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bd80      	pop	{r7, pc}

08006f70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	691b      	ldr	r3, [r3, #16]
 8006f7e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	68da      	ldr	r2, [r3, #12]
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	430a      	orrs	r2, r1
 8006f8c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	689a      	ldr	r2, [r3, #8]
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	691b      	ldr	r3, [r3, #16]
 8006f96:	431a      	orrs	r2, r3
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	695b      	ldr	r3, [r3, #20]
 8006f9c:	431a      	orrs	r2, r3
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	69db      	ldr	r3, [r3, #28]
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	68db      	ldr	r3, [r3, #12]
 8006fac:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006fb0:	f023 030c 	bic.w	r3, r3, #12
 8006fb4:	687a      	ldr	r2, [r7, #4]
 8006fb6:	6812      	ldr	r2, [r2, #0]
 8006fb8:	68b9      	ldr	r1, [r7, #8]
 8006fba:	430b      	orrs	r3, r1
 8006fbc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	695b      	ldr	r3, [r3, #20]
 8006fc4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	699a      	ldr	r2, [r3, #24]
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	430a      	orrs	r2, r1
 8006fd2:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4a55      	ldr	r2, [pc, #340]	; (8007130 <UART_SetConfig+0x1c0>)
 8006fda:	4293      	cmp	r3, r2
 8006fdc:	d103      	bne.n	8006fe6 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006fde:	f7fe f9e9 	bl	80053b4 <HAL_RCC_GetPCLK2Freq>
 8006fe2:	60f8      	str	r0, [r7, #12]
 8006fe4:	e002      	b.n	8006fec <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006fe6:	f7fe f9d1 	bl	800538c <HAL_RCC_GetPCLK1Freq>
 8006fea:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	69db      	ldr	r3, [r3, #28]
 8006ff0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ff4:	d14c      	bne.n	8007090 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006ff6:	68fa      	ldr	r2, [r7, #12]
 8006ff8:	4613      	mov	r3, r2
 8006ffa:	009b      	lsls	r3, r3, #2
 8006ffc:	4413      	add	r3, r2
 8006ffe:	009a      	lsls	r2, r3, #2
 8007000:	441a      	add	r2, r3
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	685b      	ldr	r3, [r3, #4]
 8007006:	005b      	lsls	r3, r3, #1
 8007008:	fbb2 f3f3 	udiv	r3, r2, r3
 800700c:	4a49      	ldr	r2, [pc, #292]	; (8007134 <UART_SetConfig+0x1c4>)
 800700e:	fba2 2303 	umull	r2, r3, r2, r3
 8007012:	095b      	lsrs	r3, r3, #5
 8007014:	0119      	lsls	r1, r3, #4
 8007016:	68fa      	ldr	r2, [r7, #12]
 8007018:	4613      	mov	r3, r2
 800701a:	009b      	lsls	r3, r3, #2
 800701c:	4413      	add	r3, r2
 800701e:	009a      	lsls	r2, r3, #2
 8007020:	441a      	add	r2, r3
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	005b      	lsls	r3, r3, #1
 8007028:	fbb2 f2f3 	udiv	r2, r2, r3
 800702c:	4b41      	ldr	r3, [pc, #260]	; (8007134 <UART_SetConfig+0x1c4>)
 800702e:	fba3 0302 	umull	r0, r3, r3, r2
 8007032:	095b      	lsrs	r3, r3, #5
 8007034:	2064      	movs	r0, #100	; 0x64
 8007036:	fb00 f303 	mul.w	r3, r0, r3
 800703a:	1ad3      	subs	r3, r2, r3
 800703c:	00db      	lsls	r3, r3, #3
 800703e:	3332      	adds	r3, #50	; 0x32
 8007040:	4a3c      	ldr	r2, [pc, #240]	; (8007134 <UART_SetConfig+0x1c4>)
 8007042:	fba2 2303 	umull	r2, r3, r2, r3
 8007046:	095b      	lsrs	r3, r3, #5
 8007048:	005b      	lsls	r3, r3, #1
 800704a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800704e:	4419      	add	r1, r3
 8007050:	68fa      	ldr	r2, [r7, #12]
 8007052:	4613      	mov	r3, r2
 8007054:	009b      	lsls	r3, r3, #2
 8007056:	4413      	add	r3, r2
 8007058:	009a      	lsls	r2, r3, #2
 800705a:	441a      	add	r2, r3
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	005b      	lsls	r3, r3, #1
 8007062:	fbb2 f2f3 	udiv	r2, r2, r3
 8007066:	4b33      	ldr	r3, [pc, #204]	; (8007134 <UART_SetConfig+0x1c4>)
 8007068:	fba3 0302 	umull	r0, r3, r3, r2
 800706c:	095b      	lsrs	r3, r3, #5
 800706e:	2064      	movs	r0, #100	; 0x64
 8007070:	fb00 f303 	mul.w	r3, r0, r3
 8007074:	1ad3      	subs	r3, r2, r3
 8007076:	00db      	lsls	r3, r3, #3
 8007078:	3332      	adds	r3, #50	; 0x32
 800707a:	4a2e      	ldr	r2, [pc, #184]	; (8007134 <UART_SetConfig+0x1c4>)
 800707c:	fba2 2303 	umull	r2, r3, r2, r3
 8007080:	095b      	lsrs	r3, r3, #5
 8007082:	f003 0207 	and.w	r2, r3, #7
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	440a      	add	r2, r1
 800708c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800708e:	e04a      	b.n	8007126 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007090:	68fa      	ldr	r2, [r7, #12]
 8007092:	4613      	mov	r3, r2
 8007094:	009b      	lsls	r3, r3, #2
 8007096:	4413      	add	r3, r2
 8007098:	009a      	lsls	r2, r3, #2
 800709a:	441a      	add	r2, r3
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	685b      	ldr	r3, [r3, #4]
 80070a0:	009b      	lsls	r3, r3, #2
 80070a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80070a6:	4a23      	ldr	r2, [pc, #140]	; (8007134 <UART_SetConfig+0x1c4>)
 80070a8:	fba2 2303 	umull	r2, r3, r2, r3
 80070ac:	095b      	lsrs	r3, r3, #5
 80070ae:	0119      	lsls	r1, r3, #4
 80070b0:	68fa      	ldr	r2, [r7, #12]
 80070b2:	4613      	mov	r3, r2
 80070b4:	009b      	lsls	r3, r3, #2
 80070b6:	4413      	add	r3, r2
 80070b8:	009a      	lsls	r2, r3, #2
 80070ba:	441a      	add	r2, r3
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	685b      	ldr	r3, [r3, #4]
 80070c0:	009b      	lsls	r3, r3, #2
 80070c2:	fbb2 f2f3 	udiv	r2, r2, r3
 80070c6:	4b1b      	ldr	r3, [pc, #108]	; (8007134 <UART_SetConfig+0x1c4>)
 80070c8:	fba3 0302 	umull	r0, r3, r3, r2
 80070cc:	095b      	lsrs	r3, r3, #5
 80070ce:	2064      	movs	r0, #100	; 0x64
 80070d0:	fb00 f303 	mul.w	r3, r0, r3
 80070d4:	1ad3      	subs	r3, r2, r3
 80070d6:	011b      	lsls	r3, r3, #4
 80070d8:	3332      	adds	r3, #50	; 0x32
 80070da:	4a16      	ldr	r2, [pc, #88]	; (8007134 <UART_SetConfig+0x1c4>)
 80070dc:	fba2 2303 	umull	r2, r3, r2, r3
 80070e0:	095b      	lsrs	r3, r3, #5
 80070e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80070e6:	4419      	add	r1, r3
 80070e8:	68fa      	ldr	r2, [r7, #12]
 80070ea:	4613      	mov	r3, r2
 80070ec:	009b      	lsls	r3, r3, #2
 80070ee:	4413      	add	r3, r2
 80070f0:	009a      	lsls	r2, r3, #2
 80070f2:	441a      	add	r2, r3
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	009b      	lsls	r3, r3, #2
 80070fa:	fbb2 f2f3 	udiv	r2, r2, r3
 80070fe:	4b0d      	ldr	r3, [pc, #52]	; (8007134 <UART_SetConfig+0x1c4>)
 8007100:	fba3 0302 	umull	r0, r3, r3, r2
 8007104:	095b      	lsrs	r3, r3, #5
 8007106:	2064      	movs	r0, #100	; 0x64
 8007108:	fb00 f303 	mul.w	r3, r0, r3
 800710c:	1ad3      	subs	r3, r2, r3
 800710e:	011b      	lsls	r3, r3, #4
 8007110:	3332      	adds	r3, #50	; 0x32
 8007112:	4a08      	ldr	r2, [pc, #32]	; (8007134 <UART_SetConfig+0x1c4>)
 8007114:	fba2 2303 	umull	r2, r3, r2, r3
 8007118:	095b      	lsrs	r3, r3, #5
 800711a:	f003 020f 	and.w	r2, r3, #15
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	440a      	add	r2, r1
 8007124:	609a      	str	r2, [r3, #8]
}
 8007126:	bf00      	nop
 8007128:	3710      	adds	r7, #16
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}
 800712e:	bf00      	nop
 8007130:	40013800 	.word	0x40013800
 8007134:	51eb851f 	.word	0x51eb851f

08007138 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800713c:	4904      	ldr	r1, [pc, #16]	; (8007150 <MX_FATFS_Init+0x18>)
 800713e:	4805      	ldr	r0, [pc, #20]	; (8007154 <MX_FATFS_Init+0x1c>)
 8007140:	f003 fb86 	bl	800a850 <FATFS_LinkDriver>
 8007144:	4603      	mov	r3, r0
 8007146:	461a      	mov	r2, r3
 8007148:	4b03      	ldr	r3, [pc, #12]	; (8007158 <MX_FATFS_Init+0x20>)
 800714a:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800714c:	bf00      	nop
 800714e:	bd80      	pop	{r7, pc}
 8007150:	200025b0 	.word	0x200025b0
 8007154:	20000078 	.word	0x20000078
 8007158:	200025b4 	.word	0x200025b4

0800715c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800715c:	b480      	push	{r7}
 800715e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007160:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007162:	4618      	mov	r0, r3
 8007164:	46bd      	mov	sp, r7
 8007166:	bc80      	pop	{r7}
 8007168:	4770      	bx	lr

0800716a <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800716a:	b580      	push	{r7, lr}
 800716c:	b082      	sub	sp, #8
 800716e:	af00      	add	r7, sp, #0
 8007170:	4603      	mov	r3, r0
 8007172:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 8007174:	79fb      	ldrb	r3, [r7, #7]
 8007176:	4618      	mov	r0, r3
 8007178:	f7f9 fb2e 	bl	80007d8 <SD_disk_initialize>
 800717c:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800717e:	4618      	mov	r0, r3
 8007180:	3708      	adds	r7, #8
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}

08007186 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8007186:	b580      	push	{r7, lr}
 8007188:	b082      	sub	sp, #8
 800718a:	af00      	add	r7, sp, #0
 800718c:	4603      	mov	r3, r0
 800718e:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status(pdrv);
 8007190:	79fb      	ldrb	r3, [r7, #7]
 8007192:	4618      	mov	r0, r3
 8007194:	f7f9 fc06 	bl	80009a4 <SD_disk_status>
 8007198:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800719a:	4618      	mov	r0, r3
 800719c:	3708      	adds	r7, #8
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}

080071a2 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80071a2:	b580      	push	{r7, lr}
 80071a4:	b084      	sub	sp, #16
 80071a6:	af00      	add	r7, sp, #0
 80071a8:	60b9      	str	r1, [r7, #8]
 80071aa:	607a      	str	r2, [r7, #4]
 80071ac:	603b      	str	r3, [r7, #0]
 80071ae:	4603      	mov	r3, r0
 80071b0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read(pdrv, buff, sector, count);
 80071b2:	7bf8      	ldrb	r0, [r7, #15]
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	687a      	ldr	r2, [r7, #4]
 80071b8:	68b9      	ldr	r1, [r7, #8]
 80071ba:	f7f9 fc07 	bl	80009cc <SD_disk_read>
 80071be:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3710      	adds	r7, #16
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}

080071c8 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b084      	sub	sp, #16
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	60b9      	str	r1, [r7, #8]
 80071d0:	607a      	str	r2, [r7, #4]
 80071d2:	603b      	str	r3, [r7, #0]
 80071d4:	4603      	mov	r3, r0
 80071d6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write(pdrv, buff, sector, count);
 80071d8:	7bf8      	ldrb	r0, [r7, #15]
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	687a      	ldr	r2, [r7, #4]
 80071de:	68b9      	ldr	r1, [r7, #8]
 80071e0:	f7f9 fc5e 	bl	8000aa0 <SD_disk_write>
 80071e4:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 80071e6:	4618      	mov	r0, r3
 80071e8:	3710      	adds	r7, #16
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bd80      	pop	{r7, pc}

080071ee <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80071ee:	b580      	push	{r7, lr}
 80071f0:	b082      	sub	sp, #8
 80071f2:	af00      	add	r7, sp, #0
 80071f4:	4603      	mov	r3, r0
 80071f6:	603a      	str	r2, [r7, #0]
 80071f8:	71fb      	strb	r3, [r7, #7]
 80071fa:	460b      	mov	r3, r1
 80071fc:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl(pdrv, cmd, buff);
 80071fe:	79b9      	ldrb	r1, [r7, #6]
 8007200:	79fb      	ldrb	r3, [r7, #7]
 8007202:	683a      	ldr	r2, [r7, #0]
 8007204:	4618      	mov	r0, r3
 8007206:	f7f9 fccf 	bl	8000ba8 <SD_disk_ioctl>
 800720a:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800720c:	4618      	mov	r0, r3
 800720e:	3708      	adds	r7, #8
 8007210:	46bd      	mov	sp, r7
 8007212:	bd80      	pop	{r7, pc}

08007214 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007214:	b580      	push	{r7, lr}
 8007216:	b084      	sub	sp, #16
 8007218:	af00      	add	r7, sp, #0
 800721a:	4603      	mov	r3, r0
 800721c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800721e:	79fb      	ldrb	r3, [r7, #7]
 8007220:	4a08      	ldr	r2, [pc, #32]	; (8007244 <disk_status+0x30>)
 8007222:	009b      	lsls	r3, r3, #2
 8007224:	4413      	add	r3, r2
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	685b      	ldr	r3, [r3, #4]
 800722a:	79fa      	ldrb	r2, [r7, #7]
 800722c:	4905      	ldr	r1, [pc, #20]	; (8007244 <disk_status+0x30>)
 800722e:	440a      	add	r2, r1
 8007230:	7a12      	ldrb	r2, [r2, #8]
 8007232:	4610      	mov	r0, r2
 8007234:	4798      	blx	r3
 8007236:	4603      	mov	r3, r0
 8007238:	73fb      	strb	r3, [r7, #15]
  return stat;
 800723a:	7bfb      	ldrb	r3, [r7, #15]
}
 800723c:	4618      	mov	r0, r3
 800723e:	3710      	adds	r7, #16
 8007240:	46bd      	mov	sp, r7
 8007242:	bd80      	pop	{r7, pc}
 8007244:	20000338 	.word	0x20000338

08007248 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b084      	sub	sp, #16
 800724c:	af00      	add	r7, sp, #0
 800724e:	4603      	mov	r3, r0
 8007250:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007252:	2300      	movs	r3, #0
 8007254:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007256:	79fb      	ldrb	r3, [r7, #7]
 8007258:	4a0d      	ldr	r2, [pc, #52]	; (8007290 <disk_initialize+0x48>)
 800725a:	5cd3      	ldrb	r3, [r2, r3]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d111      	bne.n	8007284 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007260:	79fb      	ldrb	r3, [r7, #7]
 8007262:	4a0b      	ldr	r2, [pc, #44]	; (8007290 <disk_initialize+0x48>)
 8007264:	2101      	movs	r1, #1
 8007266:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007268:	79fb      	ldrb	r3, [r7, #7]
 800726a:	4a09      	ldr	r2, [pc, #36]	; (8007290 <disk_initialize+0x48>)
 800726c:	009b      	lsls	r3, r3, #2
 800726e:	4413      	add	r3, r2
 8007270:	685b      	ldr	r3, [r3, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	79fa      	ldrb	r2, [r7, #7]
 8007276:	4906      	ldr	r1, [pc, #24]	; (8007290 <disk_initialize+0x48>)
 8007278:	440a      	add	r2, r1
 800727a:	7a12      	ldrb	r2, [r2, #8]
 800727c:	4610      	mov	r0, r2
 800727e:	4798      	blx	r3
 8007280:	4603      	mov	r3, r0
 8007282:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007284:	7bfb      	ldrb	r3, [r7, #15]
}
 8007286:	4618      	mov	r0, r3
 8007288:	3710      	adds	r7, #16
 800728a:	46bd      	mov	sp, r7
 800728c:	bd80      	pop	{r7, pc}
 800728e:	bf00      	nop
 8007290:	20000338 	.word	0x20000338

08007294 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007294:	b590      	push	{r4, r7, lr}
 8007296:	b087      	sub	sp, #28
 8007298:	af00      	add	r7, sp, #0
 800729a:	60b9      	str	r1, [r7, #8]
 800729c:	607a      	str	r2, [r7, #4]
 800729e:	603b      	str	r3, [r7, #0]
 80072a0:	4603      	mov	r3, r0
 80072a2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80072a4:	7bfb      	ldrb	r3, [r7, #15]
 80072a6:	4a0a      	ldr	r2, [pc, #40]	; (80072d0 <disk_read+0x3c>)
 80072a8:	009b      	lsls	r3, r3, #2
 80072aa:	4413      	add	r3, r2
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	689c      	ldr	r4, [r3, #8]
 80072b0:	7bfb      	ldrb	r3, [r7, #15]
 80072b2:	4a07      	ldr	r2, [pc, #28]	; (80072d0 <disk_read+0x3c>)
 80072b4:	4413      	add	r3, r2
 80072b6:	7a18      	ldrb	r0, [r3, #8]
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	687a      	ldr	r2, [r7, #4]
 80072bc:	68b9      	ldr	r1, [r7, #8]
 80072be:	47a0      	blx	r4
 80072c0:	4603      	mov	r3, r0
 80072c2:	75fb      	strb	r3, [r7, #23]
  return res;
 80072c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80072c6:	4618      	mov	r0, r3
 80072c8:	371c      	adds	r7, #28
 80072ca:	46bd      	mov	sp, r7
 80072cc:	bd90      	pop	{r4, r7, pc}
 80072ce:	bf00      	nop
 80072d0:	20000338 	.word	0x20000338

080072d4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80072d4:	b590      	push	{r4, r7, lr}
 80072d6:	b087      	sub	sp, #28
 80072d8:	af00      	add	r7, sp, #0
 80072da:	60b9      	str	r1, [r7, #8]
 80072dc:	607a      	str	r2, [r7, #4]
 80072de:	603b      	str	r3, [r7, #0]
 80072e0:	4603      	mov	r3, r0
 80072e2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80072e4:	7bfb      	ldrb	r3, [r7, #15]
 80072e6:	4a0a      	ldr	r2, [pc, #40]	; (8007310 <disk_write+0x3c>)
 80072e8:	009b      	lsls	r3, r3, #2
 80072ea:	4413      	add	r3, r2
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	68dc      	ldr	r4, [r3, #12]
 80072f0:	7bfb      	ldrb	r3, [r7, #15]
 80072f2:	4a07      	ldr	r2, [pc, #28]	; (8007310 <disk_write+0x3c>)
 80072f4:	4413      	add	r3, r2
 80072f6:	7a18      	ldrb	r0, [r3, #8]
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	687a      	ldr	r2, [r7, #4]
 80072fc:	68b9      	ldr	r1, [r7, #8]
 80072fe:	47a0      	blx	r4
 8007300:	4603      	mov	r3, r0
 8007302:	75fb      	strb	r3, [r7, #23]
  return res;
 8007304:	7dfb      	ldrb	r3, [r7, #23]
}
 8007306:	4618      	mov	r0, r3
 8007308:	371c      	adds	r7, #28
 800730a:	46bd      	mov	sp, r7
 800730c:	bd90      	pop	{r4, r7, pc}
 800730e:	bf00      	nop
 8007310:	20000338 	.word	0x20000338

08007314 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b084      	sub	sp, #16
 8007318:	af00      	add	r7, sp, #0
 800731a:	4603      	mov	r3, r0
 800731c:	603a      	str	r2, [r7, #0]
 800731e:	71fb      	strb	r3, [r7, #7]
 8007320:	460b      	mov	r3, r1
 8007322:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007324:	79fb      	ldrb	r3, [r7, #7]
 8007326:	4a09      	ldr	r2, [pc, #36]	; (800734c <disk_ioctl+0x38>)
 8007328:	009b      	lsls	r3, r3, #2
 800732a:	4413      	add	r3, r2
 800732c:	685b      	ldr	r3, [r3, #4]
 800732e:	691b      	ldr	r3, [r3, #16]
 8007330:	79fa      	ldrb	r2, [r7, #7]
 8007332:	4906      	ldr	r1, [pc, #24]	; (800734c <disk_ioctl+0x38>)
 8007334:	440a      	add	r2, r1
 8007336:	7a10      	ldrb	r0, [r2, #8]
 8007338:	79b9      	ldrb	r1, [r7, #6]
 800733a:	683a      	ldr	r2, [r7, #0]
 800733c:	4798      	blx	r3
 800733e:	4603      	mov	r3, r0
 8007340:	73fb      	strb	r3, [r7, #15]
  return res;
 8007342:	7bfb      	ldrb	r3, [r7, #15]
}
 8007344:	4618      	mov	r0, r3
 8007346:	3710      	adds	r7, #16
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}
 800734c:	20000338 	.word	0x20000338

08007350 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007350:	b480      	push	{r7}
 8007352:	b085      	sub	sp, #20
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	3301      	adds	r3, #1
 800735c:	781b      	ldrb	r3, [r3, #0]
 800735e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007360:	89fb      	ldrh	r3, [r7, #14]
 8007362:	021b      	lsls	r3, r3, #8
 8007364:	b21a      	sxth	r2, r3
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	781b      	ldrb	r3, [r3, #0]
 800736a:	b21b      	sxth	r3, r3
 800736c:	4313      	orrs	r3, r2
 800736e:	b21b      	sxth	r3, r3
 8007370:	81fb      	strh	r3, [r7, #14]
	return rv;
 8007372:	89fb      	ldrh	r3, [r7, #14]
}
 8007374:	4618      	mov	r0, r3
 8007376:	3714      	adds	r7, #20
 8007378:	46bd      	mov	sp, r7
 800737a:	bc80      	pop	{r7}
 800737c:	4770      	bx	lr

0800737e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800737e:	b480      	push	{r7}
 8007380:	b085      	sub	sp, #20
 8007382:	af00      	add	r7, sp, #0
 8007384:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	3303      	adds	r3, #3
 800738a:	781b      	ldrb	r3, [r3, #0]
 800738c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	021b      	lsls	r3, r3, #8
 8007392:	687a      	ldr	r2, [r7, #4]
 8007394:	3202      	adds	r2, #2
 8007396:	7812      	ldrb	r2, [r2, #0]
 8007398:	4313      	orrs	r3, r2
 800739a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	021b      	lsls	r3, r3, #8
 80073a0:	687a      	ldr	r2, [r7, #4]
 80073a2:	3201      	adds	r2, #1
 80073a4:	7812      	ldrb	r2, [r2, #0]
 80073a6:	4313      	orrs	r3, r2
 80073a8:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	021b      	lsls	r3, r3, #8
 80073ae:	687a      	ldr	r2, [r7, #4]
 80073b0:	7812      	ldrb	r2, [r2, #0]
 80073b2:	4313      	orrs	r3, r2
 80073b4:	60fb      	str	r3, [r7, #12]
	return rv;
 80073b6:	68fb      	ldr	r3, [r7, #12]
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	3714      	adds	r7, #20
 80073bc:	46bd      	mov	sp, r7
 80073be:	bc80      	pop	{r7}
 80073c0:	4770      	bx	lr

080073c2 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80073c2:	b480      	push	{r7}
 80073c4:	b083      	sub	sp, #12
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	6078      	str	r0, [r7, #4]
 80073ca:	460b      	mov	r3, r1
 80073cc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	1c5a      	adds	r2, r3, #1
 80073d2:	607a      	str	r2, [r7, #4]
 80073d4:	887a      	ldrh	r2, [r7, #2]
 80073d6:	b2d2      	uxtb	r2, r2
 80073d8:	701a      	strb	r2, [r3, #0]
 80073da:	887b      	ldrh	r3, [r7, #2]
 80073dc:	0a1b      	lsrs	r3, r3, #8
 80073de:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	1c5a      	adds	r2, r3, #1
 80073e4:	607a      	str	r2, [r7, #4]
 80073e6:	887a      	ldrh	r2, [r7, #2]
 80073e8:	b2d2      	uxtb	r2, r2
 80073ea:	701a      	strb	r2, [r3, #0]
}
 80073ec:	bf00      	nop
 80073ee:	370c      	adds	r7, #12
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bc80      	pop	{r7}
 80073f4:	4770      	bx	lr

080073f6 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80073f6:	b480      	push	{r7}
 80073f8:	b083      	sub	sp, #12
 80073fa:	af00      	add	r7, sp, #0
 80073fc:	6078      	str	r0, [r7, #4]
 80073fe:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	1c5a      	adds	r2, r3, #1
 8007404:	607a      	str	r2, [r7, #4]
 8007406:	683a      	ldr	r2, [r7, #0]
 8007408:	b2d2      	uxtb	r2, r2
 800740a:	701a      	strb	r2, [r3, #0]
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	0a1b      	lsrs	r3, r3, #8
 8007410:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	1c5a      	adds	r2, r3, #1
 8007416:	607a      	str	r2, [r7, #4]
 8007418:	683a      	ldr	r2, [r7, #0]
 800741a:	b2d2      	uxtb	r2, r2
 800741c:	701a      	strb	r2, [r3, #0]
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	0a1b      	lsrs	r3, r3, #8
 8007422:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	1c5a      	adds	r2, r3, #1
 8007428:	607a      	str	r2, [r7, #4]
 800742a:	683a      	ldr	r2, [r7, #0]
 800742c:	b2d2      	uxtb	r2, r2
 800742e:	701a      	strb	r2, [r3, #0]
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	0a1b      	lsrs	r3, r3, #8
 8007434:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	1c5a      	adds	r2, r3, #1
 800743a:	607a      	str	r2, [r7, #4]
 800743c:	683a      	ldr	r2, [r7, #0]
 800743e:	b2d2      	uxtb	r2, r2
 8007440:	701a      	strb	r2, [r3, #0]
}
 8007442:	bf00      	nop
 8007444:	370c      	adds	r7, #12
 8007446:	46bd      	mov	sp, r7
 8007448:	bc80      	pop	{r7}
 800744a:	4770      	bx	lr

0800744c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800744c:	b480      	push	{r7}
 800744e:	b087      	sub	sp, #28
 8007450:	af00      	add	r7, sp, #0
 8007452:	60f8      	str	r0, [r7, #12]
 8007454:	60b9      	str	r1, [r7, #8]
 8007456:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800745c:	68bb      	ldr	r3, [r7, #8]
 800745e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d00d      	beq.n	8007482 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8007466:	693a      	ldr	r2, [r7, #16]
 8007468:	1c53      	adds	r3, r2, #1
 800746a:	613b      	str	r3, [r7, #16]
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	1c59      	adds	r1, r3, #1
 8007470:	6179      	str	r1, [r7, #20]
 8007472:	7812      	ldrb	r2, [r2, #0]
 8007474:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	3b01      	subs	r3, #1
 800747a:	607b      	str	r3, [r7, #4]
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d1f1      	bne.n	8007466 <mem_cpy+0x1a>
	}
}
 8007482:	bf00      	nop
 8007484:	371c      	adds	r7, #28
 8007486:	46bd      	mov	sp, r7
 8007488:	bc80      	pop	{r7}
 800748a:	4770      	bx	lr

0800748c <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800748c:	b480      	push	{r7}
 800748e:	b087      	sub	sp, #28
 8007490:	af00      	add	r7, sp, #0
 8007492:	60f8      	str	r0, [r7, #12]
 8007494:	60b9      	str	r1, [r7, #8]
 8007496:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	1c5a      	adds	r2, r3, #1
 80074a0:	617a      	str	r2, [r7, #20]
 80074a2:	68ba      	ldr	r2, [r7, #8]
 80074a4:	b2d2      	uxtb	r2, r2
 80074a6:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	3b01      	subs	r3, #1
 80074ac:	607b      	str	r3, [r7, #4]
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d1f3      	bne.n	800749c <mem_set+0x10>
}
 80074b4:	bf00      	nop
 80074b6:	bf00      	nop
 80074b8:	371c      	adds	r7, #28
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bc80      	pop	{r7}
 80074be:	4770      	bx	lr

080074c0 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80074c0:	b480      	push	{r7}
 80074c2:	b089      	sub	sp, #36	; 0x24
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	60f8      	str	r0, [r7, #12]
 80074c8:	60b9      	str	r1, [r7, #8]
 80074ca:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	61fb      	str	r3, [r7, #28]
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80074d4:	2300      	movs	r3, #0
 80074d6:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80074d8:	69fb      	ldr	r3, [r7, #28]
 80074da:	1c5a      	adds	r2, r3, #1
 80074dc:	61fa      	str	r2, [r7, #28]
 80074de:	781b      	ldrb	r3, [r3, #0]
 80074e0:	4619      	mov	r1, r3
 80074e2:	69bb      	ldr	r3, [r7, #24]
 80074e4:	1c5a      	adds	r2, r3, #1
 80074e6:	61ba      	str	r2, [r7, #24]
 80074e8:	781b      	ldrb	r3, [r3, #0]
 80074ea:	1acb      	subs	r3, r1, r3
 80074ec:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	3b01      	subs	r3, #1
 80074f2:	607b      	str	r3, [r7, #4]
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d002      	beq.n	8007500 <mem_cmp+0x40>
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d0eb      	beq.n	80074d8 <mem_cmp+0x18>

	return r;
 8007500:	697b      	ldr	r3, [r7, #20]
}
 8007502:	4618      	mov	r0, r3
 8007504:	3724      	adds	r7, #36	; 0x24
 8007506:	46bd      	mov	sp, r7
 8007508:	bc80      	pop	{r7}
 800750a:	4770      	bx	lr

0800750c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800750c:	b480      	push	{r7}
 800750e:	b083      	sub	sp, #12
 8007510:	af00      	add	r7, sp, #0
 8007512:	6078      	str	r0, [r7, #4]
 8007514:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007516:	e002      	b.n	800751e <chk_chr+0x12>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	3301      	adds	r3, #1
 800751c:	607b      	str	r3, [r7, #4]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	781b      	ldrb	r3, [r3, #0]
 8007522:	2b00      	cmp	r3, #0
 8007524:	d005      	beq.n	8007532 <chk_chr+0x26>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	781b      	ldrb	r3, [r3, #0]
 800752a:	461a      	mov	r2, r3
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	4293      	cmp	r3, r2
 8007530:	d1f2      	bne.n	8007518 <chk_chr+0xc>
	return *str;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	781b      	ldrb	r3, [r3, #0]
}
 8007536:	4618      	mov	r0, r3
 8007538:	370c      	adds	r7, #12
 800753a:	46bd      	mov	sp, r7
 800753c:	bc80      	pop	{r7}
 800753e:	4770      	bx	lr

08007540 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007540:	b480      	push	{r7}
 8007542:	b085      	sub	sp, #20
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
 8007548:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800754a:	2300      	movs	r3, #0
 800754c:	60bb      	str	r3, [r7, #8]
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	60fb      	str	r3, [r7, #12]
 8007552:	e029      	b.n	80075a8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007554:	4a26      	ldr	r2, [pc, #152]	; (80075f0 <chk_lock+0xb0>)
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	011b      	lsls	r3, r3, #4
 800755a:	4413      	add	r3, r2
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d01d      	beq.n	800759e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007562:	4a23      	ldr	r2, [pc, #140]	; (80075f0 <chk_lock+0xb0>)
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	011b      	lsls	r3, r3, #4
 8007568:	4413      	add	r3, r2
 800756a:	681a      	ldr	r2, [r3, #0]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	429a      	cmp	r2, r3
 8007572:	d116      	bne.n	80075a2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007574:	4a1e      	ldr	r2, [pc, #120]	; (80075f0 <chk_lock+0xb0>)
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	011b      	lsls	r3, r3, #4
 800757a:	4413      	add	r3, r2
 800757c:	3304      	adds	r3, #4
 800757e:	681a      	ldr	r2, [r3, #0]
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007584:	429a      	cmp	r2, r3
 8007586:	d10c      	bne.n	80075a2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007588:	4a19      	ldr	r2, [pc, #100]	; (80075f0 <chk_lock+0xb0>)
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	011b      	lsls	r3, r3, #4
 800758e:	4413      	add	r3, r2
 8007590:	3308      	adds	r3, #8
 8007592:	681a      	ldr	r2, [r3, #0]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007598:	429a      	cmp	r2, r3
 800759a:	d102      	bne.n	80075a2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800759c:	e007      	b.n	80075ae <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800759e:	2301      	movs	r3, #1
 80075a0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	3301      	adds	r3, #1
 80075a6:	60fb      	str	r3, [r7, #12]
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	2b01      	cmp	r3, #1
 80075ac:	d9d2      	bls.n	8007554 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	2b02      	cmp	r3, #2
 80075b2:	d109      	bne.n	80075c8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d102      	bne.n	80075c0 <chk_lock+0x80>
 80075ba:	683b      	ldr	r3, [r7, #0]
 80075bc:	2b02      	cmp	r3, #2
 80075be:	d101      	bne.n	80075c4 <chk_lock+0x84>
 80075c0:	2300      	movs	r3, #0
 80075c2:	e010      	b.n	80075e6 <chk_lock+0xa6>
 80075c4:	2312      	movs	r3, #18
 80075c6:	e00e      	b.n	80075e6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d108      	bne.n	80075e0 <chk_lock+0xa0>
 80075ce:	4a08      	ldr	r2, [pc, #32]	; (80075f0 <chk_lock+0xb0>)
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	011b      	lsls	r3, r3, #4
 80075d4:	4413      	add	r3, r2
 80075d6:	330c      	adds	r3, #12
 80075d8:	881b      	ldrh	r3, [r3, #0]
 80075da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80075de:	d101      	bne.n	80075e4 <chk_lock+0xa4>
 80075e0:	2310      	movs	r3, #16
 80075e2:	e000      	b.n	80075e6 <chk_lock+0xa6>
 80075e4:	2300      	movs	r3, #0
}
 80075e6:	4618      	mov	r0, r3
 80075e8:	3714      	adds	r7, #20
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bc80      	pop	{r7}
 80075ee:	4770      	bx	lr
 80075f0:	20000118 	.word	0x20000118

080075f4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80075f4:	b480      	push	{r7}
 80075f6:	b083      	sub	sp, #12
 80075f8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80075fa:	2300      	movs	r3, #0
 80075fc:	607b      	str	r3, [r7, #4]
 80075fe:	e002      	b.n	8007606 <enq_lock+0x12>
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	3301      	adds	r3, #1
 8007604:	607b      	str	r3, [r7, #4]
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2b01      	cmp	r3, #1
 800760a:	d806      	bhi.n	800761a <enq_lock+0x26>
 800760c:	4a08      	ldr	r2, [pc, #32]	; (8007630 <enq_lock+0x3c>)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	011b      	lsls	r3, r3, #4
 8007612:	4413      	add	r3, r2
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d1f2      	bne.n	8007600 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2b02      	cmp	r3, #2
 800761e:	bf14      	ite	ne
 8007620:	2301      	movne	r3, #1
 8007622:	2300      	moveq	r3, #0
 8007624:	b2db      	uxtb	r3, r3
}
 8007626:	4618      	mov	r0, r3
 8007628:	370c      	adds	r7, #12
 800762a:	46bd      	mov	sp, r7
 800762c:	bc80      	pop	{r7}
 800762e:	4770      	bx	lr
 8007630:	20000118 	.word	0x20000118

08007634 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007634:	b480      	push	{r7}
 8007636:	b085      	sub	sp, #20
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
 800763c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800763e:	2300      	movs	r3, #0
 8007640:	60fb      	str	r3, [r7, #12]
 8007642:	e01f      	b.n	8007684 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007644:	4a41      	ldr	r2, [pc, #260]	; (800774c <inc_lock+0x118>)
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	011b      	lsls	r3, r3, #4
 800764a:	4413      	add	r3, r2
 800764c:	681a      	ldr	r2, [r3, #0]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	429a      	cmp	r2, r3
 8007654:	d113      	bne.n	800767e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8007656:	4a3d      	ldr	r2, [pc, #244]	; (800774c <inc_lock+0x118>)
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	011b      	lsls	r3, r3, #4
 800765c:	4413      	add	r3, r2
 800765e:	3304      	adds	r3, #4
 8007660:	681a      	ldr	r2, [r3, #0]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8007666:	429a      	cmp	r2, r3
 8007668:	d109      	bne.n	800767e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800766a:	4a38      	ldr	r2, [pc, #224]	; (800774c <inc_lock+0x118>)
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	011b      	lsls	r3, r3, #4
 8007670:	4413      	add	r3, r2
 8007672:	3308      	adds	r3, #8
 8007674:	681a      	ldr	r2, [r3, #0]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800767a:	429a      	cmp	r2, r3
 800767c:	d006      	beq.n	800768c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	3301      	adds	r3, #1
 8007682:	60fb      	str	r3, [r7, #12]
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	2b01      	cmp	r3, #1
 8007688:	d9dc      	bls.n	8007644 <inc_lock+0x10>
 800768a:	e000      	b.n	800768e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800768c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2b02      	cmp	r3, #2
 8007692:	d132      	bne.n	80076fa <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007694:	2300      	movs	r3, #0
 8007696:	60fb      	str	r3, [r7, #12]
 8007698:	e002      	b.n	80076a0 <inc_lock+0x6c>
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	3301      	adds	r3, #1
 800769e:	60fb      	str	r3, [r7, #12]
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	2b01      	cmp	r3, #1
 80076a4:	d806      	bhi.n	80076b4 <inc_lock+0x80>
 80076a6:	4a29      	ldr	r2, [pc, #164]	; (800774c <inc_lock+0x118>)
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	011b      	lsls	r3, r3, #4
 80076ac:	4413      	add	r3, r2
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d1f2      	bne.n	800769a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	2b02      	cmp	r3, #2
 80076b8:	d101      	bne.n	80076be <inc_lock+0x8a>
 80076ba:	2300      	movs	r3, #0
 80076bc:	e040      	b.n	8007740 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681a      	ldr	r2, [r3, #0]
 80076c2:	4922      	ldr	r1, [pc, #136]	; (800774c <inc_lock+0x118>)
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	011b      	lsls	r3, r3, #4
 80076c8:	440b      	add	r3, r1
 80076ca:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	689a      	ldr	r2, [r3, #8]
 80076d0:	491e      	ldr	r1, [pc, #120]	; (800774c <inc_lock+0x118>)
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	011b      	lsls	r3, r3, #4
 80076d6:	440b      	add	r3, r1
 80076d8:	3304      	adds	r3, #4
 80076da:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	695a      	ldr	r2, [r3, #20]
 80076e0:	491a      	ldr	r1, [pc, #104]	; (800774c <inc_lock+0x118>)
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	011b      	lsls	r3, r3, #4
 80076e6:	440b      	add	r3, r1
 80076e8:	3308      	adds	r3, #8
 80076ea:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80076ec:	4a17      	ldr	r2, [pc, #92]	; (800774c <inc_lock+0x118>)
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	011b      	lsls	r3, r3, #4
 80076f2:	4413      	add	r3, r2
 80076f4:	330c      	adds	r3, #12
 80076f6:	2200      	movs	r2, #0
 80076f8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d009      	beq.n	8007714 <inc_lock+0xe0>
 8007700:	4a12      	ldr	r2, [pc, #72]	; (800774c <inc_lock+0x118>)
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	011b      	lsls	r3, r3, #4
 8007706:	4413      	add	r3, r2
 8007708:	330c      	adds	r3, #12
 800770a:	881b      	ldrh	r3, [r3, #0]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d001      	beq.n	8007714 <inc_lock+0xe0>
 8007710:	2300      	movs	r3, #0
 8007712:	e015      	b.n	8007740 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007714:	683b      	ldr	r3, [r7, #0]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d108      	bne.n	800772c <inc_lock+0xf8>
 800771a:	4a0c      	ldr	r2, [pc, #48]	; (800774c <inc_lock+0x118>)
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	011b      	lsls	r3, r3, #4
 8007720:	4413      	add	r3, r2
 8007722:	330c      	adds	r3, #12
 8007724:	881b      	ldrh	r3, [r3, #0]
 8007726:	3301      	adds	r3, #1
 8007728:	b29a      	uxth	r2, r3
 800772a:	e001      	b.n	8007730 <inc_lock+0xfc>
 800772c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007730:	4906      	ldr	r1, [pc, #24]	; (800774c <inc_lock+0x118>)
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	011b      	lsls	r3, r3, #4
 8007736:	440b      	add	r3, r1
 8007738:	330c      	adds	r3, #12
 800773a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	3301      	adds	r3, #1
}
 8007740:	4618      	mov	r0, r3
 8007742:	3714      	adds	r7, #20
 8007744:	46bd      	mov	sp, r7
 8007746:	bc80      	pop	{r7}
 8007748:	4770      	bx	lr
 800774a:	bf00      	nop
 800774c:	20000118 	.word	0x20000118

08007750 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8007750:	b480      	push	{r7}
 8007752:	b085      	sub	sp, #20
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	3b01      	subs	r3, #1
 800775c:	607b      	str	r3, [r7, #4]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2b01      	cmp	r3, #1
 8007762:	d825      	bhi.n	80077b0 <dec_lock+0x60>
		n = Files[i].ctr;
 8007764:	4a16      	ldr	r2, [pc, #88]	; (80077c0 <dec_lock+0x70>)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	011b      	lsls	r3, r3, #4
 800776a:	4413      	add	r3, r2
 800776c:	330c      	adds	r3, #12
 800776e:	881b      	ldrh	r3, [r3, #0]
 8007770:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8007772:	89fb      	ldrh	r3, [r7, #14]
 8007774:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007778:	d101      	bne.n	800777e <dec_lock+0x2e>
 800777a:	2300      	movs	r3, #0
 800777c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800777e:	89fb      	ldrh	r3, [r7, #14]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d002      	beq.n	800778a <dec_lock+0x3a>
 8007784:	89fb      	ldrh	r3, [r7, #14]
 8007786:	3b01      	subs	r3, #1
 8007788:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800778a:	4a0d      	ldr	r2, [pc, #52]	; (80077c0 <dec_lock+0x70>)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	011b      	lsls	r3, r3, #4
 8007790:	4413      	add	r3, r2
 8007792:	330c      	adds	r3, #12
 8007794:	89fa      	ldrh	r2, [r7, #14]
 8007796:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007798:	89fb      	ldrh	r3, [r7, #14]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d105      	bne.n	80077aa <dec_lock+0x5a>
 800779e:	4a08      	ldr	r2, [pc, #32]	; (80077c0 <dec_lock+0x70>)
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	011b      	lsls	r3, r3, #4
 80077a4:	4413      	add	r3, r2
 80077a6:	2200      	movs	r2, #0
 80077a8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80077aa:	2300      	movs	r3, #0
 80077ac:	737b      	strb	r3, [r7, #13]
 80077ae:	e001      	b.n	80077b4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80077b0:	2302      	movs	r3, #2
 80077b2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80077b4:	7b7b      	ldrb	r3, [r7, #13]
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3714      	adds	r7, #20
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bc80      	pop	{r7}
 80077be:	4770      	bx	lr
 80077c0:	20000118 	.word	0x20000118

080077c4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b085      	sub	sp, #20
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80077cc:	2300      	movs	r3, #0
 80077ce:	60fb      	str	r3, [r7, #12]
 80077d0:	e010      	b.n	80077f4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80077d2:	4a0d      	ldr	r2, [pc, #52]	; (8007808 <clear_lock+0x44>)
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	011b      	lsls	r3, r3, #4
 80077d8:	4413      	add	r3, r2
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	687a      	ldr	r2, [r7, #4]
 80077de:	429a      	cmp	r2, r3
 80077e0:	d105      	bne.n	80077ee <clear_lock+0x2a>
 80077e2:	4a09      	ldr	r2, [pc, #36]	; (8007808 <clear_lock+0x44>)
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	011b      	lsls	r3, r3, #4
 80077e8:	4413      	add	r3, r2
 80077ea:	2200      	movs	r2, #0
 80077ec:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	3301      	adds	r3, #1
 80077f2:	60fb      	str	r3, [r7, #12]
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2b01      	cmp	r3, #1
 80077f8:	d9eb      	bls.n	80077d2 <clear_lock+0xe>
	}
}
 80077fa:	bf00      	nop
 80077fc:	bf00      	nop
 80077fe:	3714      	adds	r7, #20
 8007800:	46bd      	mov	sp, r7
 8007802:	bc80      	pop	{r7}
 8007804:	4770      	bx	lr
 8007806:	bf00      	nop
 8007808:	20000118 	.word	0x20000118

0800780c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b086      	sub	sp, #24
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007814:	2300      	movs	r3, #0
 8007816:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	78db      	ldrb	r3, [r3, #3]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d034      	beq.n	800788a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007824:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	7858      	ldrb	r0, [r3, #1]
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007830:	2301      	movs	r3, #1
 8007832:	697a      	ldr	r2, [r7, #20]
 8007834:	f7ff fd4e 	bl	80072d4 <disk_write>
 8007838:	4603      	mov	r3, r0
 800783a:	2b00      	cmp	r3, #0
 800783c:	d002      	beq.n	8007844 <sync_window+0x38>
			res = FR_DISK_ERR;
 800783e:	2301      	movs	r3, #1
 8007840:	73fb      	strb	r3, [r7, #15]
 8007842:	e022      	b.n	800788a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2200      	movs	r2, #0
 8007848:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800784e:	697a      	ldr	r2, [r7, #20]
 8007850:	1ad2      	subs	r2, r2, r3
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6a1b      	ldr	r3, [r3, #32]
 8007856:	429a      	cmp	r2, r3
 8007858:	d217      	bcs.n	800788a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	789b      	ldrb	r3, [r3, #2]
 800785e:	613b      	str	r3, [r7, #16]
 8007860:	e010      	b.n	8007884 <sync_window+0x78>
					wsect += fs->fsize;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6a1b      	ldr	r3, [r3, #32]
 8007866:	697a      	ldr	r2, [r7, #20]
 8007868:	4413      	add	r3, r2
 800786a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	7858      	ldrb	r0, [r3, #1]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007876:	2301      	movs	r3, #1
 8007878:	697a      	ldr	r2, [r7, #20]
 800787a:	f7ff fd2b 	bl	80072d4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	3b01      	subs	r3, #1
 8007882:	613b      	str	r3, [r7, #16]
 8007884:	693b      	ldr	r3, [r7, #16]
 8007886:	2b01      	cmp	r3, #1
 8007888:	d8eb      	bhi.n	8007862 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800788a:	7bfb      	ldrb	r3, [r7, #15]
}
 800788c:	4618      	mov	r0, r3
 800788e:	3718      	adds	r7, #24
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}

08007894 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b084      	sub	sp, #16
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
 800789c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800789e:	2300      	movs	r3, #0
 80078a0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078a6:	683a      	ldr	r2, [r7, #0]
 80078a8:	429a      	cmp	r2, r3
 80078aa:	d01b      	beq.n	80078e4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80078ac:	6878      	ldr	r0, [r7, #4]
 80078ae:	f7ff ffad 	bl	800780c <sync_window>
 80078b2:	4603      	mov	r3, r0
 80078b4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80078b6:	7bfb      	ldrb	r3, [r7, #15]
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d113      	bne.n	80078e4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	7858      	ldrb	r0, [r3, #1]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80078c6:	2301      	movs	r3, #1
 80078c8:	683a      	ldr	r2, [r7, #0]
 80078ca:	f7ff fce3 	bl	8007294 <disk_read>
 80078ce:	4603      	mov	r3, r0
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d004      	beq.n	80078de <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80078d4:	f04f 33ff 	mov.w	r3, #4294967295
 80078d8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80078da:	2301      	movs	r3, #1
 80078dc:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	683a      	ldr	r2, [r7, #0]
 80078e2:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 80078e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3710      	adds	r7, #16
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}
	...

080078f0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b084      	sub	sp, #16
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f7ff ff87 	bl	800780c <sync_window>
 80078fe:	4603      	mov	r3, r0
 8007900:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007902:	7bfb      	ldrb	r3, [r7, #15]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d159      	bne.n	80079bc <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	781b      	ldrb	r3, [r3, #0]
 800790c:	2b03      	cmp	r3, #3
 800790e:	d149      	bne.n	80079a4 <sync_fs+0xb4>
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	791b      	ldrb	r3, [r3, #4]
 8007914:	2b01      	cmp	r3, #1
 8007916:	d145      	bne.n	80079a4 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	899b      	ldrh	r3, [r3, #12]
 8007922:	461a      	mov	r2, r3
 8007924:	2100      	movs	r1, #0
 8007926:	f7ff fdb1 	bl	800748c <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	3338      	adds	r3, #56	; 0x38
 800792e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007932:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8007936:	4618      	mov	r0, r3
 8007938:	f7ff fd43 	bl	80073c2 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	3338      	adds	r3, #56	; 0x38
 8007940:	4921      	ldr	r1, [pc, #132]	; (80079c8 <sync_fs+0xd8>)
 8007942:	4618      	mov	r0, r3
 8007944:	f7ff fd57 	bl	80073f6 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	3338      	adds	r3, #56	; 0x38
 800794c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8007950:	491e      	ldr	r1, [pc, #120]	; (80079cc <sync_fs+0xdc>)
 8007952:	4618      	mov	r0, r3
 8007954:	f7ff fd4f 	bl	80073f6 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	3338      	adds	r3, #56	; 0x38
 800795c:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	699b      	ldr	r3, [r3, #24]
 8007964:	4619      	mov	r1, r3
 8007966:	4610      	mov	r0, r2
 8007968:	f7ff fd45 	bl	80073f6 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	3338      	adds	r3, #56	; 0x38
 8007970:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	695b      	ldr	r3, [r3, #20]
 8007978:	4619      	mov	r1, r3
 800797a:	4610      	mov	r0, r2
 800797c:	f7ff fd3b 	bl	80073f6 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007984:	1c5a      	adds	r2, r3, #1
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	7858      	ldrb	r0, [r3, #1]
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007998:	2301      	movs	r3, #1
 800799a:	f7ff fc9b 	bl	80072d4 <disk_write>
			fs->fsi_flag = 0;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2200      	movs	r2, #0
 80079a2:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	785b      	ldrb	r3, [r3, #1]
 80079a8:	2200      	movs	r2, #0
 80079aa:	2100      	movs	r1, #0
 80079ac:	4618      	mov	r0, r3
 80079ae:	f7ff fcb1 	bl	8007314 <disk_ioctl>
 80079b2:	4603      	mov	r3, r0
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d001      	beq.n	80079bc <sync_fs+0xcc>
 80079b8:	2301      	movs	r3, #1
 80079ba:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80079bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80079be:	4618      	mov	r0, r3
 80079c0:	3710      	adds	r7, #16
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}
 80079c6:	bf00      	nop
 80079c8:	41615252 	.word	0x41615252
 80079cc:	61417272 	.word	0x61417272

080079d0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b083      	sub	sp, #12
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
 80079d8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	3b02      	subs	r3, #2
 80079de:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	69db      	ldr	r3, [r3, #28]
 80079e4:	3b02      	subs	r3, #2
 80079e6:	683a      	ldr	r2, [r7, #0]
 80079e8:	429a      	cmp	r2, r3
 80079ea:	d301      	bcc.n	80079f0 <clust2sect+0x20>
 80079ec:	2300      	movs	r3, #0
 80079ee:	e008      	b.n	8007a02 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	895b      	ldrh	r3, [r3, #10]
 80079f4:	461a      	mov	r2, r3
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	fb03 f202 	mul.w	r2, r3, r2
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a00:	4413      	add	r3, r2
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	370c      	adds	r7, #12
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bc80      	pop	{r7}
 8007a0a:	4770      	bx	lr

08007a0c <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b086      	sub	sp, #24
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
 8007a14:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	2b01      	cmp	r3, #1
 8007a20:	d904      	bls.n	8007a2c <get_fat+0x20>
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	69db      	ldr	r3, [r3, #28]
 8007a26:	683a      	ldr	r2, [r7, #0]
 8007a28:	429a      	cmp	r2, r3
 8007a2a:	d302      	bcc.n	8007a32 <get_fat+0x26>
		val = 1;	/* Internal error */
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	617b      	str	r3, [r7, #20]
 8007a30:	e0bb      	b.n	8007baa <get_fat+0x19e>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007a32:	f04f 33ff 	mov.w	r3, #4294967295
 8007a36:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	781b      	ldrb	r3, [r3, #0]
 8007a3c:	2b03      	cmp	r3, #3
 8007a3e:	f000 8083 	beq.w	8007b48 <get_fat+0x13c>
 8007a42:	2b03      	cmp	r3, #3
 8007a44:	f300 80a7 	bgt.w	8007b96 <get_fat+0x18a>
 8007a48:	2b01      	cmp	r3, #1
 8007a4a:	d002      	beq.n	8007a52 <get_fat+0x46>
 8007a4c:	2b02      	cmp	r3, #2
 8007a4e:	d056      	beq.n	8007afe <get_fat+0xf2>
 8007a50:	e0a1      	b.n	8007b96 <get_fat+0x18a>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	60fb      	str	r3, [r7, #12]
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	085b      	lsrs	r3, r3, #1
 8007a5a:	68fa      	ldr	r2, [r7, #12]
 8007a5c:	4413      	add	r3, r2
 8007a5e:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007a64:	693b      	ldr	r3, [r7, #16]
 8007a66:	899b      	ldrh	r3, [r3, #12]
 8007a68:	4619      	mov	r1, r3
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	fbb3 f3f1 	udiv	r3, r3, r1
 8007a70:	4413      	add	r3, r2
 8007a72:	4619      	mov	r1, r3
 8007a74:	6938      	ldr	r0, [r7, #16]
 8007a76:	f7ff ff0d 	bl	8007894 <move_window>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	f040 808d 	bne.w	8007b9c <get_fat+0x190>
			wc = fs->win[bc++ % SS(fs)];
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	1c5a      	adds	r2, r3, #1
 8007a86:	60fa      	str	r2, [r7, #12]
 8007a88:	693a      	ldr	r2, [r7, #16]
 8007a8a:	8992      	ldrh	r2, [r2, #12]
 8007a8c:	fbb3 f1f2 	udiv	r1, r3, r2
 8007a90:	fb02 f201 	mul.w	r2, r2, r1
 8007a94:	1a9b      	subs	r3, r3, r2
 8007a96:	693a      	ldr	r2, [r7, #16]
 8007a98:	4413      	add	r3, r2
 8007a9a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007a9e:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	899b      	ldrh	r3, [r3, #12]
 8007aa8:	4619      	mov	r1, r3
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	fbb3 f3f1 	udiv	r3, r3, r1
 8007ab0:	4413      	add	r3, r2
 8007ab2:	4619      	mov	r1, r3
 8007ab4:	6938      	ldr	r0, [r7, #16]
 8007ab6:	f7ff feed 	bl	8007894 <move_window>
 8007aba:	4603      	mov	r3, r0
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d16f      	bne.n	8007ba0 <get_fat+0x194>
			wc |= fs->win[bc % SS(fs)] << 8;
 8007ac0:	693b      	ldr	r3, [r7, #16]
 8007ac2:	899b      	ldrh	r3, [r3, #12]
 8007ac4:	461a      	mov	r2, r3
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	fbb3 f1f2 	udiv	r1, r3, r2
 8007acc:	fb02 f201 	mul.w	r2, r2, r1
 8007ad0:	1a9b      	subs	r3, r3, r2
 8007ad2:	693a      	ldr	r2, [r7, #16]
 8007ad4:	4413      	add	r3, r2
 8007ad6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007ada:	021b      	lsls	r3, r3, #8
 8007adc:	461a      	mov	r2, r3
 8007ade:	68bb      	ldr	r3, [r7, #8]
 8007ae0:	4313      	orrs	r3, r2
 8007ae2:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	f003 0301 	and.w	r3, r3, #1
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d002      	beq.n	8007af4 <get_fat+0xe8>
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	091b      	lsrs	r3, r3, #4
 8007af2:	e002      	b.n	8007afa <get_fat+0xee>
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007afa:	617b      	str	r3, [r7, #20]
			break;
 8007afc:	e055      	b.n	8007baa <get_fat+0x19e>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007afe:	693b      	ldr	r3, [r7, #16]
 8007b00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007b02:	693b      	ldr	r3, [r7, #16]
 8007b04:	899b      	ldrh	r3, [r3, #12]
 8007b06:	085b      	lsrs	r3, r3, #1
 8007b08:	b29b      	uxth	r3, r3
 8007b0a:	4619      	mov	r1, r3
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007b12:	4413      	add	r3, r2
 8007b14:	4619      	mov	r1, r3
 8007b16:	6938      	ldr	r0, [r7, #16]
 8007b18:	f7ff febc 	bl	8007894 <move_window>
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d140      	bne.n	8007ba4 <get_fat+0x198>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007b22:	693b      	ldr	r3, [r7, #16]
 8007b24:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	005b      	lsls	r3, r3, #1
 8007b2c:	693a      	ldr	r2, [r7, #16]
 8007b2e:	8992      	ldrh	r2, [r2, #12]
 8007b30:	fbb3 f0f2 	udiv	r0, r3, r2
 8007b34:	fb02 f200 	mul.w	r2, r2, r0
 8007b38:	1a9b      	subs	r3, r3, r2
 8007b3a:	440b      	add	r3, r1
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	f7ff fc07 	bl	8007350 <ld_word>
 8007b42:	4603      	mov	r3, r0
 8007b44:	617b      	str	r3, [r7, #20]
			break;
 8007b46:	e030      	b.n	8007baa <get_fat+0x19e>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007b4c:	693b      	ldr	r3, [r7, #16]
 8007b4e:	899b      	ldrh	r3, [r3, #12]
 8007b50:	089b      	lsrs	r3, r3, #2
 8007b52:	b29b      	uxth	r3, r3
 8007b54:	4619      	mov	r1, r3
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	fbb3 f3f1 	udiv	r3, r3, r1
 8007b5c:	4413      	add	r3, r2
 8007b5e:	4619      	mov	r1, r3
 8007b60:	6938      	ldr	r0, [r7, #16]
 8007b62:	f7ff fe97 	bl	8007894 <move_window>
 8007b66:	4603      	mov	r3, r0
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d11d      	bne.n	8007ba8 <get_fat+0x19c>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8007b6c:	693b      	ldr	r3, [r7, #16]
 8007b6e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	009b      	lsls	r3, r3, #2
 8007b76:	693a      	ldr	r2, [r7, #16]
 8007b78:	8992      	ldrh	r2, [r2, #12]
 8007b7a:	fbb3 f0f2 	udiv	r0, r3, r2
 8007b7e:	fb02 f200 	mul.w	r2, r2, r0
 8007b82:	1a9b      	subs	r3, r3, r2
 8007b84:	440b      	add	r3, r1
 8007b86:	4618      	mov	r0, r3
 8007b88:	f7ff fbf9 	bl	800737e <ld_dword>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007b92:	617b      	str	r3, [r7, #20]
			break;
 8007b94:	e009      	b.n	8007baa <get_fat+0x19e>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8007b96:	2301      	movs	r3, #1
 8007b98:	617b      	str	r3, [r7, #20]
 8007b9a:	e006      	b.n	8007baa <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007b9c:	bf00      	nop
 8007b9e:	e004      	b.n	8007baa <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007ba0:	bf00      	nop
 8007ba2:	e002      	b.n	8007baa <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007ba4:	bf00      	nop
 8007ba6:	e000      	b.n	8007baa <get_fat+0x19e>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007ba8:	bf00      	nop
		}
	}

	return val;
 8007baa:	697b      	ldr	r3, [r7, #20]
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	3718      	adds	r7, #24
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bd80      	pop	{r7, pc}

08007bb4 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8007bb4:	b590      	push	{r4, r7, lr}
 8007bb6:	b089      	sub	sp, #36	; 0x24
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	60f8      	str	r0, [r7, #12]
 8007bbc:	60b9      	str	r1, [r7, #8]
 8007bbe:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007bc0:	2302      	movs	r3, #2
 8007bc2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	2b01      	cmp	r3, #1
 8007bc8:	f240 8102 	bls.w	8007dd0 <put_fat+0x21c>
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	69db      	ldr	r3, [r3, #28]
 8007bd0:	68ba      	ldr	r2, [r7, #8]
 8007bd2:	429a      	cmp	r2, r3
 8007bd4:	f080 80fc 	bcs.w	8007dd0 <put_fat+0x21c>
		switch (fs->fs_type) {
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	781b      	ldrb	r3, [r3, #0]
 8007bdc:	2b03      	cmp	r3, #3
 8007bde:	f000 80b6 	beq.w	8007d4e <put_fat+0x19a>
 8007be2:	2b03      	cmp	r3, #3
 8007be4:	f300 80fd 	bgt.w	8007de2 <put_fat+0x22e>
 8007be8:	2b01      	cmp	r3, #1
 8007bea:	d003      	beq.n	8007bf4 <put_fat+0x40>
 8007bec:	2b02      	cmp	r3, #2
 8007bee:	f000 8083 	beq.w	8007cf8 <put_fat+0x144>
 8007bf2:	e0f6      	b.n	8007de2 <put_fat+0x22e>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	61bb      	str	r3, [r7, #24]
 8007bf8:	69bb      	ldr	r3, [r7, #24]
 8007bfa:	085b      	lsrs	r3, r3, #1
 8007bfc:	69ba      	ldr	r2, [r7, #24]
 8007bfe:	4413      	add	r3, r2
 8007c00:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	899b      	ldrh	r3, [r3, #12]
 8007c0a:	4619      	mov	r1, r3
 8007c0c:	69bb      	ldr	r3, [r7, #24]
 8007c0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007c12:	4413      	add	r3, r2
 8007c14:	4619      	mov	r1, r3
 8007c16:	68f8      	ldr	r0, [r7, #12]
 8007c18:	f7ff fe3c 	bl	8007894 <move_window>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007c20:	7ffb      	ldrb	r3, [r7, #31]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	f040 80d6 	bne.w	8007dd4 <put_fat+0x220>
			p = fs->win + bc++ % SS(fs);
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007c2e:	69bb      	ldr	r3, [r7, #24]
 8007c30:	1c5a      	adds	r2, r3, #1
 8007c32:	61ba      	str	r2, [r7, #24]
 8007c34:	68fa      	ldr	r2, [r7, #12]
 8007c36:	8992      	ldrh	r2, [r2, #12]
 8007c38:	fbb3 f0f2 	udiv	r0, r3, r2
 8007c3c:	fb02 f200 	mul.w	r2, r2, r0
 8007c40:	1a9b      	subs	r3, r3, r2
 8007c42:	440b      	add	r3, r1
 8007c44:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	f003 0301 	and.w	r3, r3, #1
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d00d      	beq.n	8007c6c <put_fat+0xb8>
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	781b      	ldrb	r3, [r3, #0]
 8007c54:	b25b      	sxtb	r3, r3
 8007c56:	f003 030f 	and.w	r3, r3, #15
 8007c5a:	b25a      	sxtb	r2, r3
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	b2db      	uxtb	r3, r3
 8007c60:	011b      	lsls	r3, r3, #4
 8007c62:	b25b      	sxtb	r3, r3
 8007c64:	4313      	orrs	r3, r2
 8007c66:	b25b      	sxtb	r3, r3
 8007c68:	b2db      	uxtb	r3, r3
 8007c6a:	e001      	b.n	8007c70 <put_fat+0xbc>
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	b2db      	uxtb	r3, r3
 8007c70:	697a      	ldr	r2, [r7, #20]
 8007c72:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	2201      	movs	r2, #1
 8007c78:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	899b      	ldrh	r3, [r3, #12]
 8007c82:	4619      	mov	r1, r3
 8007c84:	69bb      	ldr	r3, [r7, #24]
 8007c86:	fbb3 f3f1 	udiv	r3, r3, r1
 8007c8a:	4413      	add	r3, r2
 8007c8c:	4619      	mov	r1, r3
 8007c8e:	68f8      	ldr	r0, [r7, #12]
 8007c90:	f7ff fe00 	bl	8007894 <move_window>
 8007c94:	4603      	mov	r3, r0
 8007c96:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007c98:	7ffb      	ldrb	r3, [r7, #31]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	f040 809c 	bne.w	8007dd8 <put_fat+0x224>
			p = fs->win + bc % SS(fs);
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	899b      	ldrh	r3, [r3, #12]
 8007caa:	461a      	mov	r2, r3
 8007cac:	69bb      	ldr	r3, [r7, #24]
 8007cae:	fbb3 f0f2 	udiv	r0, r3, r2
 8007cb2:	fb02 f200 	mul.w	r2, r2, r0
 8007cb6:	1a9b      	subs	r3, r3, r2
 8007cb8:	440b      	add	r3, r1
 8007cba:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007cbc:	68bb      	ldr	r3, [r7, #8]
 8007cbe:	f003 0301 	and.w	r3, r3, #1
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d003      	beq.n	8007cce <put_fat+0x11a>
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	091b      	lsrs	r3, r3, #4
 8007cca:	b2db      	uxtb	r3, r3
 8007ccc:	e00e      	b.n	8007cec <put_fat+0x138>
 8007cce:	697b      	ldr	r3, [r7, #20]
 8007cd0:	781b      	ldrb	r3, [r3, #0]
 8007cd2:	b25b      	sxtb	r3, r3
 8007cd4:	f023 030f 	bic.w	r3, r3, #15
 8007cd8:	b25a      	sxtb	r2, r3
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	0a1b      	lsrs	r3, r3, #8
 8007cde:	b25b      	sxtb	r3, r3
 8007ce0:	f003 030f 	and.w	r3, r3, #15
 8007ce4:	b25b      	sxtb	r3, r3
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	b25b      	sxtb	r3, r3
 8007cea:	b2db      	uxtb	r3, r3
 8007cec:	697a      	ldr	r2, [r7, #20]
 8007cee:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	70da      	strb	r2, [r3, #3]
			break;
 8007cf6:	e074      	b.n	8007de2 <put_fat+0x22e>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	899b      	ldrh	r3, [r3, #12]
 8007d00:	085b      	lsrs	r3, r3, #1
 8007d02:	b29b      	uxth	r3, r3
 8007d04:	4619      	mov	r1, r3
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	fbb3 f3f1 	udiv	r3, r3, r1
 8007d0c:	4413      	add	r3, r2
 8007d0e:	4619      	mov	r1, r3
 8007d10:	68f8      	ldr	r0, [r7, #12]
 8007d12:	f7ff fdbf 	bl	8007894 <move_window>
 8007d16:	4603      	mov	r3, r0
 8007d18:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007d1a:	7ffb      	ldrb	r3, [r7, #31]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d15d      	bne.n	8007ddc <put_fat+0x228>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	005b      	lsls	r3, r3, #1
 8007d2a:	68fa      	ldr	r2, [r7, #12]
 8007d2c:	8992      	ldrh	r2, [r2, #12]
 8007d2e:	fbb3 f0f2 	udiv	r0, r3, r2
 8007d32:	fb02 f200 	mul.w	r2, r2, r0
 8007d36:	1a9b      	subs	r3, r3, r2
 8007d38:	440b      	add	r3, r1
 8007d3a:	687a      	ldr	r2, [r7, #4]
 8007d3c:	b292      	uxth	r2, r2
 8007d3e:	4611      	mov	r1, r2
 8007d40:	4618      	mov	r0, r3
 8007d42:	f7ff fb3e 	bl	80073c2 <st_word>
			fs->wflag = 1;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2201      	movs	r2, #1
 8007d4a:	70da      	strb	r2, [r3, #3]
			break;
 8007d4c:	e049      	b.n	8007de2 <put_fat+0x22e>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	899b      	ldrh	r3, [r3, #12]
 8007d56:	089b      	lsrs	r3, r3, #2
 8007d58:	b29b      	uxth	r3, r3
 8007d5a:	4619      	mov	r1, r3
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8007d62:	4413      	add	r3, r2
 8007d64:	4619      	mov	r1, r3
 8007d66:	68f8      	ldr	r0, [r7, #12]
 8007d68:	f7ff fd94 	bl	8007894 <move_window>
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007d70:	7ffb      	ldrb	r3, [r7, #31]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d134      	bne.n	8007de0 <put_fat+0x22c>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	009b      	lsls	r3, r3, #2
 8007d86:	68fa      	ldr	r2, [r7, #12]
 8007d88:	8992      	ldrh	r2, [r2, #12]
 8007d8a:	fbb3 f0f2 	udiv	r0, r3, r2
 8007d8e:	fb02 f200 	mul.w	r2, r2, r0
 8007d92:	1a9b      	subs	r3, r3, r2
 8007d94:	440b      	add	r3, r1
 8007d96:	4618      	mov	r0, r3
 8007d98:	f7ff faf1 	bl	800737e <ld_dword>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007da2:	4323      	orrs	r3, r4
 8007da4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007dac:	68bb      	ldr	r3, [r7, #8]
 8007dae:	009b      	lsls	r3, r3, #2
 8007db0:	68fa      	ldr	r2, [r7, #12]
 8007db2:	8992      	ldrh	r2, [r2, #12]
 8007db4:	fbb3 f0f2 	udiv	r0, r3, r2
 8007db8:	fb02 f200 	mul.w	r2, r2, r0
 8007dbc:	1a9b      	subs	r3, r3, r2
 8007dbe:	440b      	add	r3, r1
 8007dc0:	6879      	ldr	r1, [r7, #4]
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	f7ff fb17 	bl	80073f6 <st_dword>
			fs->wflag = 1;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	2201      	movs	r2, #1
 8007dcc:	70da      	strb	r2, [r3, #3]
			break;
 8007dce:	e008      	b.n	8007de2 <put_fat+0x22e>
		}
	}
 8007dd0:	bf00      	nop
 8007dd2:	e006      	b.n	8007de2 <put_fat+0x22e>
			if (res != FR_OK) break;
 8007dd4:	bf00      	nop
 8007dd6:	e004      	b.n	8007de2 <put_fat+0x22e>
			if (res != FR_OK) break;
 8007dd8:	bf00      	nop
 8007dda:	e002      	b.n	8007de2 <put_fat+0x22e>
			if (res != FR_OK) break;
 8007ddc:	bf00      	nop
 8007dde:	e000      	b.n	8007de2 <put_fat+0x22e>
			if (res != FR_OK) break;
 8007de0:	bf00      	nop
	return res;
 8007de2:	7ffb      	ldrb	r3, [r7, #31]
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	3724      	adds	r7, #36	; 0x24
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd90      	pop	{r4, r7, pc}

08007dec <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b088      	sub	sp, #32
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	60f8      	str	r0, [r7, #12]
 8007df4:	60b9      	str	r1, [r7, #8]
 8007df6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007df8:	2300      	movs	r3, #0
 8007dfa:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d904      	bls.n	8007e12 <remove_chain+0x26>
 8007e08:	69bb      	ldr	r3, [r7, #24]
 8007e0a:	69db      	ldr	r3, [r3, #28]
 8007e0c:	68ba      	ldr	r2, [r7, #8]
 8007e0e:	429a      	cmp	r2, r3
 8007e10:	d301      	bcc.n	8007e16 <remove_chain+0x2a>
 8007e12:	2302      	movs	r3, #2
 8007e14:	e04b      	b.n	8007eae <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d00c      	beq.n	8007e36 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8007e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8007e20:	6879      	ldr	r1, [r7, #4]
 8007e22:	69b8      	ldr	r0, [r7, #24]
 8007e24:	f7ff fec6 	bl	8007bb4 <put_fat>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8007e2c:	7ffb      	ldrb	r3, [r7, #31]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d001      	beq.n	8007e36 <remove_chain+0x4a>
 8007e32:	7ffb      	ldrb	r3, [r7, #31]
 8007e34:	e03b      	b.n	8007eae <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007e36:	68b9      	ldr	r1, [r7, #8]
 8007e38:	68f8      	ldr	r0, [r7, #12]
 8007e3a:	f7ff fde7 	bl	8007a0c <get_fat>
 8007e3e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d031      	beq.n	8007eaa <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	2b01      	cmp	r3, #1
 8007e4a:	d101      	bne.n	8007e50 <remove_chain+0x64>
 8007e4c:	2302      	movs	r3, #2
 8007e4e:	e02e      	b.n	8007eae <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8007e50:	697b      	ldr	r3, [r7, #20]
 8007e52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e56:	d101      	bne.n	8007e5c <remove_chain+0x70>
 8007e58:	2301      	movs	r3, #1
 8007e5a:	e028      	b.n	8007eae <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	68b9      	ldr	r1, [r7, #8]
 8007e60:	69b8      	ldr	r0, [r7, #24]
 8007e62:	f7ff fea7 	bl	8007bb4 <put_fat>
 8007e66:	4603      	mov	r3, r0
 8007e68:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007e6a:	7ffb      	ldrb	r3, [r7, #31]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d001      	beq.n	8007e74 <remove_chain+0x88>
 8007e70:	7ffb      	ldrb	r3, [r7, #31]
 8007e72:	e01c      	b.n	8007eae <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007e74:	69bb      	ldr	r3, [r7, #24]
 8007e76:	699a      	ldr	r2, [r3, #24]
 8007e78:	69bb      	ldr	r3, [r7, #24]
 8007e7a:	69db      	ldr	r3, [r3, #28]
 8007e7c:	3b02      	subs	r3, #2
 8007e7e:	429a      	cmp	r2, r3
 8007e80:	d20b      	bcs.n	8007e9a <remove_chain+0xae>
			fs->free_clst++;
 8007e82:	69bb      	ldr	r3, [r7, #24]
 8007e84:	699b      	ldr	r3, [r3, #24]
 8007e86:	1c5a      	adds	r2, r3, #1
 8007e88:	69bb      	ldr	r3, [r7, #24]
 8007e8a:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8007e8c:	69bb      	ldr	r3, [r7, #24]
 8007e8e:	791b      	ldrb	r3, [r3, #4]
 8007e90:	f043 0301 	orr.w	r3, r3, #1
 8007e94:	b2da      	uxtb	r2, r3
 8007e96:	69bb      	ldr	r3, [r7, #24]
 8007e98:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007e9e:	69bb      	ldr	r3, [r7, #24]
 8007ea0:	69db      	ldr	r3, [r3, #28]
 8007ea2:	68ba      	ldr	r2, [r7, #8]
 8007ea4:	429a      	cmp	r2, r3
 8007ea6:	d3c6      	bcc.n	8007e36 <remove_chain+0x4a>
 8007ea8:	e000      	b.n	8007eac <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007eaa:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007eac:	2300      	movs	r3, #0
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3720      	adds	r7, #32
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}

08007eb6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007eb6:	b580      	push	{r7, lr}
 8007eb8:	b088      	sub	sp, #32
 8007eba:	af00      	add	r7, sp, #0
 8007ebc:	6078      	str	r0, [r7, #4]
 8007ebe:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d10d      	bne.n	8007ee8 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007ecc:	693b      	ldr	r3, [r7, #16]
 8007ece:	695b      	ldr	r3, [r3, #20]
 8007ed0:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007ed2:	69bb      	ldr	r3, [r7, #24]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d004      	beq.n	8007ee2 <create_chain+0x2c>
 8007ed8:	693b      	ldr	r3, [r7, #16]
 8007eda:	69db      	ldr	r3, [r3, #28]
 8007edc:	69ba      	ldr	r2, [r7, #24]
 8007ede:	429a      	cmp	r2, r3
 8007ee0:	d31b      	bcc.n	8007f1a <create_chain+0x64>
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	61bb      	str	r3, [r7, #24]
 8007ee6:	e018      	b.n	8007f1a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007ee8:	6839      	ldr	r1, [r7, #0]
 8007eea:	6878      	ldr	r0, [r7, #4]
 8007eec:	f7ff fd8e 	bl	8007a0c <get_fat>
 8007ef0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2b01      	cmp	r3, #1
 8007ef6:	d801      	bhi.n	8007efc <create_chain+0x46>
 8007ef8:	2301      	movs	r3, #1
 8007efa:	e070      	b.n	8007fde <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f02:	d101      	bne.n	8007f08 <create_chain+0x52>
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	e06a      	b.n	8007fde <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007f08:	693b      	ldr	r3, [r7, #16]
 8007f0a:	69db      	ldr	r3, [r3, #28]
 8007f0c:	68fa      	ldr	r2, [r7, #12]
 8007f0e:	429a      	cmp	r2, r3
 8007f10:	d201      	bcs.n	8007f16 <create_chain+0x60>
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	e063      	b.n	8007fde <create_chain+0x128>
		scl = clst;
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007f1a:	69bb      	ldr	r3, [r7, #24]
 8007f1c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007f1e:	69fb      	ldr	r3, [r7, #28]
 8007f20:	3301      	adds	r3, #1
 8007f22:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007f24:	693b      	ldr	r3, [r7, #16]
 8007f26:	69db      	ldr	r3, [r3, #28]
 8007f28:	69fa      	ldr	r2, [r7, #28]
 8007f2a:	429a      	cmp	r2, r3
 8007f2c:	d307      	bcc.n	8007f3e <create_chain+0x88>
				ncl = 2;
 8007f2e:	2302      	movs	r3, #2
 8007f30:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007f32:	69fa      	ldr	r2, [r7, #28]
 8007f34:	69bb      	ldr	r3, [r7, #24]
 8007f36:	429a      	cmp	r2, r3
 8007f38:	d901      	bls.n	8007f3e <create_chain+0x88>
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	e04f      	b.n	8007fde <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007f3e:	69f9      	ldr	r1, [r7, #28]
 8007f40:	6878      	ldr	r0, [r7, #4]
 8007f42:	f7ff fd63 	bl	8007a0c <get_fat>
 8007f46:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d00e      	beq.n	8007f6c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2b01      	cmp	r3, #1
 8007f52:	d003      	beq.n	8007f5c <create_chain+0xa6>
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f5a:	d101      	bne.n	8007f60 <create_chain+0xaa>
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	e03e      	b.n	8007fde <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8007f60:	69fa      	ldr	r2, [r7, #28]
 8007f62:	69bb      	ldr	r3, [r7, #24]
 8007f64:	429a      	cmp	r2, r3
 8007f66:	d1da      	bne.n	8007f1e <create_chain+0x68>
 8007f68:	2300      	movs	r3, #0
 8007f6a:	e038      	b.n	8007fde <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007f6c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007f6e:	f04f 32ff 	mov.w	r2, #4294967295
 8007f72:	69f9      	ldr	r1, [r7, #28]
 8007f74:	6938      	ldr	r0, [r7, #16]
 8007f76:	f7ff fe1d 	bl	8007bb4 <put_fat>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007f7e:	7dfb      	ldrb	r3, [r7, #23]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d109      	bne.n	8007f98 <create_chain+0xe2>
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d006      	beq.n	8007f98 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007f8a:	69fa      	ldr	r2, [r7, #28]
 8007f8c:	6839      	ldr	r1, [r7, #0]
 8007f8e:	6938      	ldr	r0, [r7, #16]
 8007f90:	f7ff fe10 	bl	8007bb4 <put_fat>
 8007f94:	4603      	mov	r3, r0
 8007f96:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8007f98:	7dfb      	ldrb	r3, [r7, #23]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d116      	bne.n	8007fcc <create_chain+0x116>
		fs->last_clst = ncl;
 8007f9e:	693b      	ldr	r3, [r7, #16]
 8007fa0:	69fa      	ldr	r2, [r7, #28]
 8007fa2:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007fa4:	693b      	ldr	r3, [r7, #16]
 8007fa6:	699a      	ldr	r2, [r3, #24]
 8007fa8:	693b      	ldr	r3, [r7, #16]
 8007faa:	69db      	ldr	r3, [r3, #28]
 8007fac:	3b02      	subs	r3, #2
 8007fae:	429a      	cmp	r2, r3
 8007fb0:	d804      	bhi.n	8007fbc <create_chain+0x106>
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	699b      	ldr	r3, [r3, #24]
 8007fb6:	1e5a      	subs	r2, r3, #1
 8007fb8:	693b      	ldr	r3, [r7, #16]
 8007fba:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8007fbc:	693b      	ldr	r3, [r7, #16]
 8007fbe:	791b      	ldrb	r3, [r3, #4]
 8007fc0:	f043 0301 	orr.w	r3, r3, #1
 8007fc4:	b2da      	uxtb	r2, r3
 8007fc6:	693b      	ldr	r3, [r7, #16]
 8007fc8:	711a      	strb	r2, [r3, #4]
 8007fca:	e007      	b.n	8007fdc <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8007fcc:	7dfb      	ldrb	r3, [r7, #23]
 8007fce:	2b01      	cmp	r3, #1
 8007fd0:	d102      	bne.n	8007fd8 <create_chain+0x122>
 8007fd2:	f04f 33ff 	mov.w	r3, #4294967295
 8007fd6:	e000      	b.n	8007fda <create_chain+0x124>
 8007fd8:	2301      	movs	r3, #1
 8007fda:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8007fdc:	69fb      	ldr	r3, [r7, #28]
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3720      	adds	r7, #32
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bd80      	pop	{r7, pc}

08007fe6 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8007fe6:	b480      	push	{r7}
 8007fe8:	b087      	sub	sp, #28
 8007fea:	af00      	add	r7, sp, #0
 8007fec:	6078      	str	r0, [r7, #4]
 8007fee:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ffa:	3304      	adds	r3, #4
 8007ffc:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	899b      	ldrh	r3, [r3, #12]
 8008002:	461a      	mov	r2, r3
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	fbb3 f3f2 	udiv	r3, r3, r2
 800800a:	68fa      	ldr	r2, [r7, #12]
 800800c:	8952      	ldrh	r2, [r2, #10]
 800800e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008012:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008014:	693b      	ldr	r3, [r7, #16]
 8008016:	1d1a      	adds	r2, r3, #4
 8008018:	613a      	str	r2, [r7, #16]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800801e:	68bb      	ldr	r3, [r7, #8]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d101      	bne.n	8008028 <clmt_clust+0x42>
 8008024:	2300      	movs	r3, #0
 8008026:	e010      	b.n	800804a <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8008028:	697a      	ldr	r2, [r7, #20]
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	429a      	cmp	r2, r3
 800802e:	d307      	bcc.n	8008040 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8008030:	697a      	ldr	r2, [r7, #20]
 8008032:	68bb      	ldr	r3, [r7, #8]
 8008034:	1ad3      	subs	r3, r2, r3
 8008036:	617b      	str	r3, [r7, #20]
 8008038:	693b      	ldr	r3, [r7, #16]
 800803a:	3304      	adds	r3, #4
 800803c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800803e:	e7e9      	b.n	8008014 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8008040:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8008042:	693b      	ldr	r3, [r7, #16]
 8008044:	681a      	ldr	r2, [r3, #0]
 8008046:	697b      	ldr	r3, [r7, #20]
 8008048:	4413      	add	r3, r2
}
 800804a:	4618      	mov	r0, r3
 800804c:	371c      	adds	r7, #28
 800804e:	46bd      	mov	sp, r7
 8008050:	bc80      	pop	{r7}
 8008052:	4770      	bx	lr

08008054 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b086      	sub	sp, #24
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
 800805c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800806a:	d204      	bcs.n	8008076 <dir_sdi+0x22>
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	f003 031f 	and.w	r3, r3, #31
 8008072:	2b00      	cmp	r3, #0
 8008074:	d001      	beq.n	800807a <dir_sdi+0x26>
		return FR_INT_ERR;
 8008076:	2302      	movs	r3, #2
 8008078:	e071      	b.n	800815e <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	683a      	ldr	r2, [r7, #0]
 800807e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	689b      	ldr	r3, [r3, #8]
 8008084:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008086:	697b      	ldr	r3, [r7, #20]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d106      	bne.n	800809a <dir_sdi+0x46>
 800808c:	693b      	ldr	r3, [r7, #16]
 800808e:	781b      	ldrb	r3, [r3, #0]
 8008090:	2b02      	cmp	r3, #2
 8008092:	d902      	bls.n	800809a <dir_sdi+0x46>
		clst = fs->dirbase;
 8008094:	693b      	ldr	r3, [r7, #16]
 8008096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008098:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800809a:	697b      	ldr	r3, [r7, #20]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d10c      	bne.n	80080ba <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	095b      	lsrs	r3, r3, #5
 80080a4:	693a      	ldr	r2, [r7, #16]
 80080a6:	8912      	ldrh	r2, [r2, #8]
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d301      	bcc.n	80080b0 <dir_sdi+0x5c>
 80080ac:	2302      	movs	r3, #2
 80080ae:	e056      	b.n	800815e <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 80080b0:	693b      	ldr	r3, [r7, #16]
 80080b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	61da      	str	r2, [r3, #28]
 80080b8:	e02d      	b.n	8008116 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80080ba:	693b      	ldr	r3, [r7, #16]
 80080bc:	895b      	ldrh	r3, [r3, #10]
 80080be:	461a      	mov	r2, r3
 80080c0:	693b      	ldr	r3, [r7, #16]
 80080c2:	899b      	ldrh	r3, [r3, #12]
 80080c4:	fb03 f302 	mul.w	r3, r3, r2
 80080c8:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80080ca:	e019      	b.n	8008100 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6979      	ldr	r1, [r7, #20]
 80080d0:	4618      	mov	r0, r3
 80080d2:	f7ff fc9b 	bl	8007a0c <get_fat>
 80080d6:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80080d8:	697b      	ldr	r3, [r7, #20]
 80080da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080de:	d101      	bne.n	80080e4 <dir_sdi+0x90>
 80080e0:	2301      	movs	r3, #1
 80080e2:	e03c      	b.n	800815e <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80080e4:	697b      	ldr	r3, [r7, #20]
 80080e6:	2b01      	cmp	r3, #1
 80080e8:	d904      	bls.n	80080f4 <dir_sdi+0xa0>
 80080ea:	693b      	ldr	r3, [r7, #16]
 80080ec:	69db      	ldr	r3, [r3, #28]
 80080ee:	697a      	ldr	r2, [r7, #20]
 80080f0:	429a      	cmp	r2, r3
 80080f2:	d301      	bcc.n	80080f8 <dir_sdi+0xa4>
 80080f4:	2302      	movs	r3, #2
 80080f6:	e032      	b.n	800815e <dir_sdi+0x10a>
			ofs -= csz;
 80080f8:	683a      	ldr	r2, [r7, #0]
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	1ad3      	subs	r3, r2, r3
 80080fe:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008100:	683a      	ldr	r2, [r7, #0]
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	429a      	cmp	r2, r3
 8008106:	d2e1      	bcs.n	80080cc <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8008108:	6979      	ldr	r1, [r7, #20]
 800810a:	6938      	ldr	r0, [r7, #16]
 800810c:	f7ff fc60 	bl	80079d0 <clust2sect>
 8008110:	4602      	mov	r2, r0
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	697a      	ldr	r2, [r7, #20]
 800811a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	69db      	ldr	r3, [r3, #28]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d101      	bne.n	8008128 <dir_sdi+0xd4>
 8008124:	2302      	movs	r3, #2
 8008126:	e01a      	b.n	800815e <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	69da      	ldr	r2, [r3, #28]
 800812c:	693b      	ldr	r3, [r7, #16]
 800812e:	899b      	ldrh	r3, [r3, #12]
 8008130:	4619      	mov	r1, r3
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	fbb3 f3f1 	udiv	r3, r3, r1
 8008138:	441a      	add	r2, r3
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800813e:	693b      	ldr	r3, [r7, #16]
 8008140:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008144:	693b      	ldr	r3, [r7, #16]
 8008146:	899b      	ldrh	r3, [r3, #12]
 8008148:	461a      	mov	r2, r3
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	fbb3 f0f2 	udiv	r0, r3, r2
 8008150:	fb02 f200 	mul.w	r2, r2, r0
 8008154:	1a9b      	subs	r3, r3, r2
 8008156:	18ca      	adds	r2, r1, r3
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800815c:	2300      	movs	r3, #0
}
 800815e:	4618      	mov	r0, r3
 8008160:	3718      	adds	r7, #24
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}

08008166 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8008166:	b580      	push	{r7, lr}
 8008168:	b086      	sub	sp, #24
 800816a:	af00      	add	r7, sp, #0
 800816c:	6078      	str	r0, [r7, #4]
 800816e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	695b      	ldr	r3, [r3, #20]
 800817a:	3320      	adds	r3, #32
 800817c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	69db      	ldr	r3, [r3, #28]
 8008182:	2b00      	cmp	r3, #0
 8008184:	d003      	beq.n	800818e <dir_next+0x28>
 8008186:	68bb      	ldr	r3, [r7, #8]
 8008188:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800818c:	d301      	bcc.n	8008192 <dir_next+0x2c>
 800818e:	2304      	movs	r3, #4
 8008190:	e0bb      	b.n	800830a <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	899b      	ldrh	r3, [r3, #12]
 8008196:	461a      	mov	r2, r3
 8008198:	68bb      	ldr	r3, [r7, #8]
 800819a:	fbb3 f1f2 	udiv	r1, r3, r2
 800819e:	fb02 f201 	mul.w	r2, r2, r1
 80081a2:	1a9b      	subs	r3, r3, r2
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	f040 809d 	bne.w	80082e4 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	69db      	ldr	r3, [r3, #28]
 80081ae:	1c5a      	adds	r2, r3, #1
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	699b      	ldr	r3, [r3, #24]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d10b      	bne.n	80081d4 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	095b      	lsrs	r3, r3, #5
 80081c0:	68fa      	ldr	r2, [r7, #12]
 80081c2:	8912      	ldrh	r2, [r2, #8]
 80081c4:	4293      	cmp	r3, r2
 80081c6:	f0c0 808d 	bcc.w	80082e4 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2200      	movs	r2, #0
 80081ce:	61da      	str	r2, [r3, #28]
 80081d0:	2304      	movs	r3, #4
 80081d2:	e09a      	b.n	800830a <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	899b      	ldrh	r3, [r3, #12]
 80081d8:	461a      	mov	r2, r3
 80081da:	68bb      	ldr	r3, [r7, #8]
 80081dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80081e0:	68fa      	ldr	r2, [r7, #12]
 80081e2:	8952      	ldrh	r2, [r2, #10]
 80081e4:	3a01      	subs	r2, #1
 80081e6:	4013      	ands	r3, r2
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d17b      	bne.n	80082e4 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80081ec:	687a      	ldr	r2, [r7, #4]
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	699b      	ldr	r3, [r3, #24]
 80081f2:	4619      	mov	r1, r3
 80081f4:	4610      	mov	r0, r2
 80081f6:	f7ff fc09 	bl	8007a0c <get_fat>
 80081fa:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	2b01      	cmp	r3, #1
 8008200:	d801      	bhi.n	8008206 <dir_next+0xa0>
 8008202:	2302      	movs	r3, #2
 8008204:	e081      	b.n	800830a <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800820c:	d101      	bne.n	8008212 <dir_next+0xac>
 800820e:	2301      	movs	r3, #1
 8008210:	e07b      	b.n	800830a <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	69db      	ldr	r3, [r3, #28]
 8008216:	697a      	ldr	r2, [r7, #20]
 8008218:	429a      	cmp	r2, r3
 800821a:	d359      	bcc.n	80082d0 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d104      	bne.n	800822c <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2200      	movs	r2, #0
 8008226:	61da      	str	r2, [r3, #28]
 8008228:	2304      	movs	r3, #4
 800822a:	e06e      	b.n	800830a <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800822c:	687a      	ldr	r2, [r7, #4]
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	699b      	ldr	r3, [r3, #24]
 8008232:	4619      	mov	r1, r3
 8008234:	4610      	mov	r0, r2
 8008236:	f7ff fe3e 	bl	8007eb6 <create_chain>
 800823a:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800823c:	697b      	ldr	r3, [r7, #20]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d101      	bne.n	8008246 <dir_next+0xe0>
 8008242:	2307      	movs	r3, #7
 8008244:	e061      	b.n	800830a <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008246:	697b      	ldr	r3, [r7, #20]
 8008248:	2b01      	cmp	r3, #1
 800824a:	d101      	bne.n	8008250 <dir_next+0xea>
 800824c:	2302      	movs	r3, #2
 800824e:	e05c      	b.n	800830a <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008250:	697b      	ldr	r3, [r7, #20]
 8008252:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008256:	d101      	bne.n	800825c <dir_next+0xf6>
 8008258:	2301      	movs	r3, #1
 800825a:	e056      	b.n	800830a <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800825c:	68f8      	ldr	r0, [r7, #12]
 800825e:	f7ff fad5 	bl	800780c <sync_window>
 8008262:	4603      	mov	r3, r0
 8008264:	2b00      	cmp	r3, #0
 8008266:	d001      	beq.n	800826c <dir_next+0x106>
 8008268:	2301      	movs	r3, #1
 800826a:	e04e      	b.n	800830a <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	899b      	ldrh	r3, [r3, #12]
 8008276:	461a      	mov	r2, r3
 8008278:	2100      	movs	r1, #0
 800827a:	f7ff f907 	bl	800748c <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800827e:	2300      	movs	r3, #0
 8008280:	613b      	str	r3, [r7, #16]
 8008282:	6979      	ldr	r1, [r7, #20]
 8008284:	68f8      	ldr	r0, [r7, #12]
 8008286:	f7ff fba3 	bl	80079d0 <clust2sect>
 800828a:	4602      	mov	r2, r0
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	635a      	str	r2, [r3, #52]	; 0x34
 8008290:	e012      	b.n	80082b8 <dir_next+0x152>
						fs->wflag = 1;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	2201      	movs	r2, #1
 8008296:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008298:	68f8      	ldr	r0, [r7, #12]
 800829a:	f7ff fab7 	bl	800780c <sync_window>
 800829e:	4603      	mov	r3, r0
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d001      	beq.n	80082a8 <dir_next+0x142>
 80082a4:	2301      	movs	r3, #1
 80082a6:	e030      	b.n	800830a <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	3301      	adds	r3, #1
 80082ac:	613b      	str	r3, [r7, #16]
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082b2:	1c5a      	adds	r2, r3, #1
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	635a      	str	r2, [r3, #52]	; 0x34
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	895b      	ldrh	r3, [r3, #10]
 80082bc:	461a      	mov	r2, r3
 80082be:	693b      	ldr	r3, [r7, #16]
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d3e6      	bcc.n	8008292 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80082c8:	693b      	ldr	r3, [r7, #16]
 80082ca:	1ad2      	subs	r2, r2, r3
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	697a      	ldr	r2, [r7, #20]
 80082d4:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80082d6:	6979      	ldr	r1, [r7, #20]
 80082d8:	68f8      	ldr	r0, [r7, #12]
 80082da:	f7ff fb79 	bl	80079d0 <clust2sect>
 80082de:	4602      	mov	r2, r0
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	68ba      	ldr	r2, [r7, #8]
 80082e8:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	899b      	ldrh	r3, [r3, #12]
 80082f4:	461a      	mov	r2, r3
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	fbb3 f0f2 	udiv	r0, r3, r2
 80082fc:	fb02 f200 	mul.w	r2, r2, r0
 8008300:	1a9b      	subs	r3, r3, r2
 8008302:	18ca      	adds	r2, r1, r3
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008308:	2300      	movs	r3, #0
}
 800830a:	4618      	mov	r0, r3
 800830c:	3718      	adds	r7, #24
 800830e:	46bd      	mov	sp, r7
 8008310:	bd80      	pop	{r7, pc}

08008312 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008312:	b580      	push	{r7, lr}
 8008314:	b086      	sub	sp, #24
 8008316:	af00      	add	r7, sp, #0
 8008318:	6078      	str	r0, [r7, #4]
 800831a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008322:	2100      	movs	r1, #0
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f7ff fe95 	bl	8008054 <dir_sdi>
 800832a:	4603      	mov	r3, r0
 800832c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800832e:	7dfb      	ldrb	r3, [r7, #23]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d12b      	bne.n	800838c <dir_alloc+0x7a>
		n = 0;
 8008334:	2300      	movs	r3, #0
 8008336:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	69db      	ldr	r3, [r3, #28]
 800833c:	4619      	mov	r1, r3
 800833e:	68f8      	ldr	r0, [r7, #12]
 8008340:	f7ff faa8 	bl	8007894 <move_window>
 8008344:	4603      	mov	r3, r0
 8008346:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008348:	7dfb      	ldrb	r3, [r7, #23]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d11d      	bne.n	800838a <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6a1b      	ldr	r3, [r3, #32]
 8008352:	781b      	ldrb	r3, [r3, #0]
 8008354:	2be5      	cmp	r3, #229	; 0xe5
 8008356:	d004      	beq.n	8008362 <dir_alloc+0x50>
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	6a1b      	ldr	r3, [r3, #32]
 800835c:	781b      	ldrb	r3, [r3, #0]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d107      	bne.n	8008372 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008362:	693b      	ldr	r3, [r7, #16]
 8008364:	3301      	adds	r3, #1
 8008366:	613b      	str	r3, [r7, #16]
 8008368:	693a      	ldr	r2, [r7, #16]
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	429a      	cmp	r2, r3
 800836e:	d102      	bne.n	8008376 <dir_alloc+0x64>
 8008370:	e00c      	b.n	800838c <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008372:	2300      	movs	r3, #0
 8008374:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008376:	2101      	movs	r1, #1
 8008378:	6878      	ldr	r0, [r7, #4]
 800837a:	f7ff fef4 	bl	8008166 <dir_next>
 800837e:	4603      	mov	r3, r0
 8008380:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008382:	7dfb      	ldrb	r3, [r7, #23]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d0d7      	beq.n	8008338 <dir_alloc+0x26>
 8008388:	e000      	b.n	800838c <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800838a:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800838c:	7dfb      	ldrb	r3, [r7, #23]
 800838e:	2b04      	cmp	r3, #4
 8008390:	d101      	bne.n	8008396 <dir_alloc+0x84>
 8008392:	2307      	movs	r3, #7
 8008394:	75fb      	strb	r3, [r7, #23]
	return res;
 8008396:	7dfb      	ldrb	r3, [r7, #23]
}
 8008398:	4618      	mov	r0, r3
 800839a:	3718      	adds	r7, #24
 800839c:	46bd      	mov	sp, r7
 800839e:	bd80      	pop	{r7, pc}

080083a0 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b084      	sub	sp, #16
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
 80083a8:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	331a      	adds	r3, #26
 80083ae:	4618      	mov	r0, r3
 80083b0:	f7fe ffce 	bl	8007350 <ld_word>
 80083b4:	4603      	mov	r3, r0
 80083b6:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	781b      	ldrb	r3, [r3, #0]
 80083bc:	2b03      	cmp	r3, #3
 80083be:	d109      	bne.n	80083d4 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	3314      	adds	r3, #20
 80083c4:	4618      	mov	r0, r3
 80083c6:	f7fe ffc3 	bl	8007350 <ld_word>
 80083ca:	4603      	mov	r3, r0
 80083cc:	041b      	lsls	r3, r3, #16
 80083ce:	68fa      	ldr	r2, [r7, #12]
 80083d0:	4313      	orrs	r3, r2
 80083d2:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80083d4:	68fb      	ldr	r3, [r7, #12]
}
 80083d6:	4618      	mov	r0, r3
 80083d8:	3710      	adds	r7, #16
 80083da:	46bd      	mov	sp, r7
 80083dc:	bd80      	pop	{r7, pc}

080083de <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80083de:	b580      	push	{r7, lr}
 80083e0:	b084      	sub	sp, #16
 80083e2:	af00      	add	r7, sp, #0
 80083e4:	60f8      	str	r0, [r7, #12]
 80083e6:	60b9      	str	r1, [r7, #8]
 80083e8:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80083ea:	68bb      	ldr	r3, [r7, #8]
 80083ec:	331a      	adds	r3, #26
 80083ee:	687a      	ldr	r2, [r7, #4]
 80083f0:	b292      	uxth	r2, r2
 80083f2:	4611      	mov	r1, r2
 80083f4:	4618      	mov	r0, r3
 80083f6:	f7fe ffe4 	bl	80073c2 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	781b      	ldrb	r3, [r3, #0]
 80083fe:	2b03      	cmp	r3, #3
 8008400:	d109      	bne.n	8008416 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	f103 0214 	add.w	r2, r3, #20
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	0c1b      	lsrs	r3, r3, #16
 800840c:	b29b      	uxth	r3, r3
 800840e:	4619      	mov	r1, r3
 8008410:	4610      	mov	r0, r2
 8008412:	f7fe ffd6 	bl	80073c2 <st_word>
	}
}
 8008416:	bf00      	nop
 8008418:	3710      	adds	r7, #16
 800841a:	46bd      	mov	sp, r7
 800841c:	bd80      	pop	{r7, pc}
	...

08008420 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8008420:	b590      	push	{r4, r7, lr}
 8008422:	b087      	sub	sp, #28
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
 8008428:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800842a:	683b      	ldr	r3, [r7, #0]
 800842c:	331a      	adds	r3, #26
 800842e:	4618      	mov	r0, r3
 8008430:	f7fe ff8e 	bl	8007350 <ld_word>
 8008434:	4603      	mov	r3, r0
 8008436:	2b00      	cmp	r3, #0
 8008438:	d001      	beq.n	800843e <cmp_lfn+0x1e>
 800843a:	2300      	movs	r3, #0
 800843c:	e059      	b.n	80084f2 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	781b      	ldrb	r3, [r3, #0]
 8008442:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008446:	1e5a      	subs	r2, r3, #1
 8008448:	4613      	mov	r3, r2
 800844a:	005b      	lsls	r3, r3, #1
 800844c:	4413      	add	r3, r2
 800844e:	009b      	lsls	r3, r3, #2
 8008450:	4413      	add	r3, r2
 8008452:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008454:	2301      	movs	r3, #1
 8008456:	81fb      	strh	r3, [r7, #14]
 8008458:	2300      	movs	r3, #0
 800845a:	613b      	str	r3, [r7, #16]
 800845c:	e033      	b.n	80084c6 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800845e:	4a27      	ldr	r2, [pc, #156]	; (80084fc <cmp_lfn+0xdc>)
 8008460:	693b      	ldr	r3, [r7, #16]
 8008462:	4413      	add	r3, r2
 8008464:	781b      	ldrb	r3, [r3, #0]
 8008466:	461a      	mov	r2, r3
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	4413      	add	r3, r2
 800846c:	4618      	mov	r0, r3
 800846e:	f7fe ff6f 	bl	8007350 <ld_word>
 8008472:	4603      	mov	r3, r0
 8008474:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8008476:	89fb      	ldrh	r3, [r7, #14]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d01a      	beq.n	80084b2 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	2bfe      	cmp	r3, #254	; 0xfe
 8008480:	d812      	bhi.n	80084a8 <cmp_lfn+0x88>
 8008482:	89bb      	ldrh	r3, [r7, #12]
 8008484:	4618      	mov	r0, r3
 8008486:	f002 fa2d 	bl	800a8e4 <ff_wtoupper>
 800848a:	4603      	mov	r3, r0
 800848c:	461c      	mov	r4, r3
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	1c5a      	adds	r2, r3, #1
 8008492:	617a      	str	r2, [r7, #20]
 8008494:	005b      	lsls	r3, r3, #1
 8008496:	687a      	ldr	r2, [r7, #4]
 8008498:	4413      	add	r3, r2
 800849a:	881b      	ldrh	r3, [r3, #0]
 800849c:	4618      	mov	r0, r3
 800849e:	f002 fa21 	bl	800a8e4 <ff_wtoupper>
 80084a2:	4603      	mov	r3, r0
 80084a4:	429c      	cmp	r4, r3
 80084a6:	d001      	beq.n	80084ac <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80084a8:	2300      	movs	r3, #0
 80084aa:	e022      	b.n	80084f2 <cmp_lfn+0xd2>
			}
			wc = uc;
 80084ac:	89bb      	ldrh	r3, [r7, #12]
 80084ae:	81fb      	strh	r3, [r7, #14]
 80084b0:	e006      	b.n	80084c0 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80084b2:	89bb      	ldrh	r3, [r7, #12]
 80084b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d001      	beq.n	80084c0 <cmp_lfn+0xa0>
 80084bc:	2300      	movs	r3, #0
 80084be:	e018      	b.n	80084f2 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 80084c0:	693b      	ldr	r3, [r7, #16]
 80084c2:	3301      	adds	r3, #1
 80084c4:	613b      	str	r3, [r7, #16]
 80084c6:	693b      	ldr	r3, [r7, #16]
 80084c8:	2b0c      	cmp	r3, #12
 80084ca:	d9c8      	bls.n	800845e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	781b      	ldrb	r3, [r3, #0]
 80084d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d00b      	beq.n	80084f0 <cmp_lfn+0xd0>
 80084d8:	89fb      	ldrh	r3, [r7, #14]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d008      	beq.n	80084f0 <cmp_lfn+0xd0>
 80084de:	697b      	ldr	r3, [r7, #20]
 80084e0:	005b      	lsls	r3, r3, #1
 80084e2:	687a      	ldr	r2, [r7, #4]
 80084e4:	4413      	add	r3, r2
 80084e6:	881b      	ldrh	r3, [r3, #0]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d001      	beq.n	80084f0 <cmp_lfn+0xd0>
 80084ec:	2300      	movs	r3, #0
 80084ee:	e000      	b.n	80084f2 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80084f0:	2301      	movs	r3, #1
}
 80084f2:	4618      	mov	r0, r3
 80084f4:	371c      	adds	r7, #28
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd90      	pop	{r4, r7, pc}
 80084fa:	bf00      	nop
 80084fc:	0800abd4 	.word	0x0800abd4

08008500 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b088      	sub	sp, #32
 8008504:	af00      	add	r7, sp, #0
 8008506:	60f8      	str	r0, [r7, #12]
 8008508:	60b9      	str	r1, [r7, #8]
 800850a:	4611      	mov	r1, r2
 800850c:	461a      	mov	r2, r3
 800850e:	460b      	mov	r3, r1
 8008510:	71fb      	strb	r3, [r7, #7]
 8008512:	4613      	mov	r3, r2
 8008514:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	330d      	adds	r3, #13
 800851a:	79ba      	ldrb	r2, [r7, #6]
 800851c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	330b      	adds	r3, #11
 8008522:	220f      	movs	r2, #15
 8008524:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8008526:	68bb      	ldr	r3, [r7, #8]
 8008528:	330c      	adds	r3, #12
 800852a:	2200      	movs	r2, #0
 800852c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	331a      	adds	r3, #26
 8008532:	2100      	movs	r1, #0
 8008534:	4618      	mov	r0, r3
 8008536:	f7fe ff44 	bl	80073c2 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800853a:	79fb      	ldrb	r3, [r7, #7]
 800853c:	1e5a      	subs	r2, r3, #1
 800853e:	4613      	mov	r3, r2
 8008540:	005b      	lsls	r3, r3, #1
 8008542:	4413      	add	r3, r2
 8008544:	009b      	lsls	r3, r3, #2
 8008546:	4413      	add	r3, r2
 8008548:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800854a:	2300      	movs	r3, #0
 800854c:	82fb      	strh	r3, [r7, #22]
 800854e:	2300      	movs	r3, #0
 8008550:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8008552:	8afb      	ldrh	r3, [r7, #22]
 8008554:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008558:	4293      	cmp	r3, r2
 800855a:	d007      	beq.n	800856c <put_lfn+0x6c>
 800855c:	69fb      	ldr	r3, [r7, #28]
 800855e:	1c5a      	adds	r2, r3, #1
 8008560:	61fa      	str	r2, [r7, #28]
 8008562:	005b      	lsls	r3, r3, #1
 8008564:	68fa      	ldr	r2, [r7, #12]
 8008566:	4413      	add	r3, r2
 8008568:	881b      	ldrh	r3, [r3, #0]
 800856a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800856c:	4a17      	ldr	r2, [pc, #92]	; (80085cc <put_lfn+0xcc>)
 800856e:	69bb      	ldr	r3, [r7, #24]
 8008570:	4413      	add	r3, r2
 8008572:	781b      	ldrb	r3, [r3, #0]
 8008574:	461a      	mov	r2, r3
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	4413      	add	r3, r2
 800857a:	8afa      	ldrh	r2, [r7, #22]
 800857c:	4611      	mov	r1, r2
 800857e:	4618      	mov	r0, r3
 8008580:	f7fe ff1f 	bl	80073c2 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8008584:	8afb      	ldrh	r3, [r7, #22]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d102      	bne.n	8008590 <put_lfn+0x90>
 800858a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800858e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8008590:	69bb      	ldr	r3, [r7, #24]
 8008592:	3301      	adds	r3, #1
 8008594:	61bb      	str	r3, [r7, #24]
 8008596:	69bb      	ldr	r3, [r7, #24]
 8008598:	2b0c      	cmp	r3, #12
 800859a:	d9da      	bls.n	8008552 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800859c:	8afb      	ldrh	r3, [r7, #22]
 800859e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d006      	beq.n	80085b4 <put_lfn+0xb4>
 80085a6:	69fb      	ldr	r3, [r7, #28]
 80085a8:	005b      	lsls	r3, r3, #1
 80085aa:	68fa      	ldr	r2, [r7, #12]
 80085ac:	4413      	add	r3, r2
 80085ae:	881b      	ldrh	r3, [r3, #0]
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d103      	bne.n	80085bc <put_lfn+0xbc>
 80085b4:	79fb      	ldrb	r3, [r7, #7]
 80085b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80085ba:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	79fa      	ldrb	r2, [r7, #7]
 80085c0:	701a      	strb	r2, [r3, #0]
}
 80085c2:	bf00      	nop
 80085c4:	3720      	adds	r7, #32
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bd80      	pop	{r7, pc}
 80085ca:	bf00      	nop
 80085cc:	0800abd4 	.word	0x0800abd4

080085d0 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b08c      	sub	sp, #48	; 0x30
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	60f8      	str	r0, [r7, #12]
 80085d8:	60b9      	str	r1, [r7, #8]
 80085da:	607a      	str	r2, [r7, #4]
 80085dc:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 80085de:	220b      	movs	r2, #11
 80085e0:	68b9      	ldr	r1, [r7, #8]
 80085e2:	68f8      	ldr	r0, [r7, #12]
 80085e4:	f7fe ff32 	bl	800744c <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	2b05      	cmp	r3, #5
 80085ec:	d92b      	bls.n	8008646 <gen_numname+0x76>
		sr = seq;
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80085f2:	e022      	b.n	800863a <gen_numname+0x6a>
			wc = *lfn++;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	1c9a      	adds	r2, r3, #2
 80085f8:	607a      	str	r2, [r7, #4]
 80085fa:	881b      	ldrh	r3, [r3, #0]
 80085fc:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 80085fe:	2300      	movs	r3, #0
 8008600:	62bb      	str	r3, [r7, #40]	; 0x28
 8008602:	e017      	b.n	8008634 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8008604:	69fb      	ldr	r3, [r7, #28]
 8008606:	005a      	lsls	r2, r3, #1
 8008608:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800860a:	f003 0301 	and.w	r3, r3, #1
 800860e:	4413      	add	r3, r2
 8008610:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8008612:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008614:	085b      	lsrs	r3, r3, #1
 8008616:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8008618:	69fb      	ldr	r3, [r7, #28]
 800861a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800861e:	2b00      	cmp	r3, #0
 8008620:	d005      	beq.n	800862e <gen_numname+0x5e>
 8008622:	69fb      	ldr	r3, [r7, #28]
 8008624:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8008628:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800862c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800862e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008630:	3301      	adds	r3, #1
 8008632:	62bb      	str	r3, [r7, #40]	; 0x28
 8008634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008636:	2b0f      	cmp	r3, #15
 8008638:	d9e4      	bls.n	8008604 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	881b      	ldrh	r3, [r3, #0]
 800863e:	2b00      	cmp	r3, #0
 8008640:	d1d8      	bne.n	80085f4 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8008642:	69fb      	ldr	r3, [r7, #28]
 8008644:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8008646:	2307      	movs	r3, #7
 8008648:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	b2db      	uxtb	r3, r3
 800864e:	f003 030f 	and.w	r3, r3, #15
 8008652:	b2db      	uxtb	r3, r3
 8008654:	3330      	adds	r3, #48	; 0x30
 8008656:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800865a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800865e:	2b39      	cmp	r3, #57	; 0x39
 8008660:	d904      	bls.n	800866c <gen_numname+0x9c>
 8008662:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008666:	3307      	adds	r3, #7
 8008668:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800866c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800866e:	1e5a      	subs	r2, r3, #1
 8008670:	62ba      	str	r2, [r7, #40]	; 0x28
 8008672:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8008676:	4413      	add	r3, r2
 8008678:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800867c:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	091b      	lsrs	r3, r3, #4
 8008684:	603b      	str	r3, [r7, #0]
	} while (seq);
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	2b00      	cmp	r3, #0
 800868a:	d1de      	bne.n	800864a <gen_numname+0x7a>
	ns[i] = '~';
 800868c:	f107 0214 	add.w	r2, r7, #20
 8008690:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008692:	4413      	add	r3, r2
 8008694:	227e      	movs	r2, #126	; 0x7e
 8008696:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8008698:	2300      	movs	r3, #0
 800869a:	627b      	str	r3, [r7, #36]	; 0x24
 800869c:	e002      	b.n	80086a4 <gen_numname+0xd4>
 800869e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086a0:	3301      	adds	r3, #1
 80086a2:	627b      	str	r3, [r7, #36]	; 0x24
 80086a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086a8:	429a      	cmp	r2, r3
 80086aa:	d205      	bcs.n	80086b8 <gen_numname+0xe8>
 80086ac:	68fa      	ldr	r2, [r7, #12]
 80086ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086b0:	4413      	add	r3, r2
 80086b2:	781b      	ldrb	r3, [r3, #0]
 80086b4:	2b20      	cmp	r3, #32
 80086b6:	d1f2      	bne.n	800869e <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80086b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ba:	2b07      	cmp	r3, #7
 80086bc:	d808      	bhi.n	80086d0 <gen_numname+0x100>
 80086be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086c0:	1c5a      	adds	r2, r3, #1
 80086c2:	62ba      	str	r2, [r7, #40]	; 0x28
 80086c4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80086c8:	4413      	add	r3, r2
 80086ca:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 80086ce:	e000      	b.n	80086d2 <gen_numname+0x102>
 80086d0:	2120      	movs	r1, #32
 80086d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086d4:	1c5a      	adds	r2, r3, #1
 80086d6:	627a      	str	r2, [r7, #36]	; 0x24
 80086d8:	68fa      	ldr	r2, [r7, #12]
 80086da:	4413      	add	r3, r2
 80086dc:	460a      	mov	r2, r1
 80086de:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 80086e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086e2:	2b07      	cmp	r3, #7
 80086e4:	d9e8      	bls.n	80086b8 <gen_numname+0xe8>
}
 80086e6:	bf00      	nop
 80086e8:	bf00      	nop
 80086ea:	3730      	adds	r7, #48	; 0x30
 80086ec:	46bd      	mov	sp, r7
 80086ee:	bd80      	pop	{r7, pc}

080086f0 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80086f0:	b480      	push	{r7}
 80086f2:	b085      	sub	sp, #20
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80086f8:	2300      	movs	r3, #0
 80086fa:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80086fc:	230b      	movs	r3, #11
 80086fe:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 8008700:	7bfb      	ldrb	r3, [r7, #15]
 8008702:	b2da      	uxtb	r2, r3
 8008704:	0852      	lsrs	r2, r2, #1
 8008706:	01db      	lsls	r3, r3, #7
 8008708:	4313      	orrs	r3, r2
 800870a:	b2da      	uxtb	r2, r3
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	1c59      	adds	r1, r3, #1
 8008710:	6079      	str	r1, [r7, #4]
 8008712:	781b      	ldrb	r3, [r3, #0]
 8008714:	4413      	add	r3, r2
 8008716:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	3b01      	subs	r3, #1
 800871c:	60bb      	str	r3, [r7, #8]
 800871e:	68bb      	ldr	r3, [r7, #8]
 8008720:	2b00      	cmp	r3, #0
 8008722:	d1ed      	bne.n	8008700 <sum_sfn+0x10>
	return sum;
 8008724:	7bfb      	ldrb	r3, [r7, #15]
}
 8008726:	4618      	mov	r0, r3
 8008728:	3714      	adds	r7, #20
 800872a:	46bd      	mov	sp, r7
 800872c:	bc80      	pop	{r7}
 800872e:	4770      	bx	lr

08008730 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b086      	sub	sp, #24
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800873e:	2100      	movs	r1, #0
 8008740:	6878      	ldr	r0, [r7, #4]
 8008742:	f7ff fc87 	bl	8008054 <dir_sdi>
 8008746:	4603      	mov	r3, r0
 8008748:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800874a:	7dfb      	ldrb	r3, [r7, #23]
 800874c:	2b00      	cmp	r3, #0
 800874e:	d001      	beq.n	8008754 <dir_find+0x24>
 8008750:	7dfb      	ldrb	r3, [r7, #23]
 8008752:	e0a9      	b.n	80088a8 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008754:	23ff      	movs	r3, #255	; 0xff
 8008756:	753b      	strb	r3, [r7, #20]
 8008758:	7d3b      	ldrb	r3, [r7, #20]
 800875a:	757b      	strb	r3, [r7, #21]
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f04f 32ff 	mov.w	r2, #4294967295
 8008762:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	69db      	ldr	r3, [r3, #28]
 8008768:	4619      	mov	r1, r3
 800876a:	6938      	ldr	r0, [r7, #16]
 800876c:	f7ff f892 	bl	8007894 <move_window>
 8008770:	4603      	mov	r3, r0
 8008772:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008774:	7dfb      	ldrb	r3, [r7, #23]
 8008776:	2b00      	cmp	r3, #0
 8008778:	f040 8090 	bne.w	800889c <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6a1b      	ldr	r3, [r3, #32]
 8008780:	781b      	ldrb	r3, [r3, #0]
 8008782:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008784:	7dbb      	ldrb	r3, [r7, #22]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d102      	bne.n	8008790 <dir_find+0x60>
 800878a:	2304      	movs	r3, #4
 800878c:	75fb      	strb	r3, [r7, #23]
 800878e:	e08a      	b.n	80088a6 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6a1b      	ldr	r3, [r3, #32]
 8008794:	330b      	adds	r3, #11
 8008796:	781b      	ldrb	r3, [r3, #0]
 8008798:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800879c:	73fb      	strb	r3, [r7, #15]
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	7bfa      	ldrb	r2, [r7, #15]
 80087a2:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 80087a4:	7dbb      	ldrb	r3, [r7, #22]
 80087a6:	2be5      	cmp	r3, #229	; 0xe5
 80087a8:	d007      	beq.n	80087ba <dir_find+0x8a>
 80087aa:	7bfb      	ldrb	r3, [r7, #15]
 80087ac:	f003 0308 	and.w	r3, r3, #8
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d009      	beq.n	80087c8 <dir_find+0x98>
 80087b4:	7bfb      	ldrb	r3, [r7, #15]
 80087b6:	2b0f      	cmp	r3, #15
 80087b8:	d006      	beq.n	80087c8 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80087ba:	23ff      	movs	r3, #255	; 0xff
 80087bc:	757b      	strb	r3, [r7, #21]
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	f04f 32ff 	mov.w	r2, #4294967295
 80087c4:	631a      	str	r2, [r3, #48]	; 0x30
 80087c6:	e05e      	b.n	8008886 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 80087c8:	7bfb      	ldrb	r3, [r7, #15]
 80087ca:	2b0f      	cmp	r3, #15
 80087cc:	d136      	bne.n	800883c <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80087d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d154      	bne.n	8008886 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 80087dc:	7dbb      	ldrb	r3, [r7, #22]
 80087de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d00d      	beq.n	8008802 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	6a1b      	ldr	r3, [r3, #32]
 80087ea:	7b5b      	ldrb	r3, [r3, #13]
 80087ec:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80087ee:	7dbb      	ldrb	r3, [r7, #22]
 80087f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80087f4:	75bb      	strb	r3, [r7, #22]
 80087f6:	7dbb      	ldrb	r3, [r7, #22]
 80087f8:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	695a      	ldr	r2, [r3, #20]
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8008802:	7dba      	ldrb	r2, [r7, #22]
 8008804:	7d7b      	ldrb	r3, [r7, #21]
 8008806:	429a      	cmp	r2, r3
 8008808:	d115      	bne.n	8008836 <dir_find+0x106>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6a1b      	ldr	r3, [r3, #32]
 800880e:	330d      	adds	r3, #13
 8008810:	781b      	ldrb	r3, [r3, #0]
 8008812:	7d3a      	ldrb	r2, [r7, #20]
 8008814:	429a      	cmp	r2, r3
 8008816:	d10e      	bne.n	8008836 <dir_find+0x106>
 8008818:	693b      	ldr	r3, [r7, #16]
 800881a:	691a      	ldr	r2, [r3, #16]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6a1b      	ldr	r3, [r3, #32]
 8008820:	4619      	mov	r1, r3
 8008822:	4610      	mov	r0, r2
 8008824:	f7ff fdfc 	bl	8008420 <cmp_lfn>
 8008828:	4603      	mov	r3, r0
 800882a:	2b00      	cmp	r3, #0
 800882c:	d003      	beq.n	8008836 <dir_find+0x106>
 800882e:	7d7b      	ldrb	r3, [r7, #21]
 8008830:	3b01      	subs	r3, #1
 8008832:	b2db      	uxtb	r3, r3
 8008834:	e000      	b.n	8008838 <dir_find+0x108>
 8008836:	23ff      	movs	r3, #255	; 0xff
 8008838:	757b      	strb	r3, [r7, #21]
 800883a:	e024      	b.n	8008886 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800883c:	7d7b      	ldrb	r3, [r7, #21]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d109      	bne.n	8008856 <dir_find+0x126>
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6a1b      	ldr	r3, [r3, #32]
 8008846:	4618      	mov	r0, r3
 8008848:	f7ff ff52 	bl	80086f0 <sum_sfn>
 800884c:	4603      	mov	r3, r0
 800884e:	461a      	mov	r2, r3
 8008850:	7d3b      	ldrb	r3, [r7, #20]
 8008852:	4293      	cmp	r3, r2
 8008854:	d024      	beq.n	80088a0 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800885c:	f003 0301 	and.w	r3, r3, #1
 8008860:	2b00      	cmp	r3, #0
 8008862:	d10a      	bne.n	800887a <dir_find+0x14a>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	6a18      	ldr	r0, [r3, #32]
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	3324      	adds	r3, #36	; 0x24
 800886c:	220b      	movs	r2, #11
 800886e:	4619      	mov	r1, r3
 8008870:	f7fe fe26 	bl	80074c0 <mem_cmp>
 8008874:	4603      	mov	r3, r0
 8008876:	2b00      	cmp	r3, #0
 8008878:	d014      	beq.n	80088a4 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800887a:	23ff      	movs	r3, #255	; 0xff
 800887c:	757b      	strb	r3, [r7, #21]
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f04f 32ff 	mov.w	r2, #4294967295
 8008884:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8008886:	2100      	movs	r1, #0
 8008888:	6878      	ldr	r0, [r7, #4]
 800888a:	f7ff fc6c 	bl	8008166 <dir_next>
 800888e:	4603      	mov	r3, r0
 8008890:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8008892:	7dfb      	ldrb	r3, [r7, #23]
 8008894:	2b00      	cmp	r3, #0
 8008896:	f43f af65 	beq.w	8008764 <dir_find+0x34>
 800889a:	e004      	b.n	80088a6 <dir_find+0x176>
		if (res != FR_OK) break;
 800889c:	bf00      	nop
 800889e:	e002      	b.n	80088a6 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80088a0:	bf00      	nop
 80088a2:	e000      	b.n	80088a6 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80088a4:	bf00      	nop

	return res;
 80088a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	3718      	adds	r7, #24
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}

080088b0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b08c      	sub	sp, #48	; 0x30
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80088c4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d001      	beq.n	80088d0 <dir_register+0x20>
 80088cc:	2306      	movs	r3, #6
 80088ce:	e0e0      	b.n	8008a92 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 80088d0:	2300      	movs	r3, #0
 80088d2:	627b      	str	r3, [r7, #36]	; 0x24
 80088d4:	e002      	b.n	80088dc <dir_register+0x2c>
 80088d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088d8:	3301      	adds	r3, #1
 80088da:	627b      	str	r3, [r7, #36]	; 0x24
 80088dc:	69fb      	ldr	r3, [r7, #28]
 80088de:	691a      	ldr	r2, [r3, #16]
 80088e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088e2:	005b      	lsls	r3, r3, #1
 80088e4:	4413      	add	r3, r2
 80088e6:	881b      	ldrh	r3, [r3, #0]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d1f4      	bne.n	80088d6 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f103 0124 	add.w	r1, r3, #36	; 0x24
 80088f2:	f107 030c 	add.w	r3, r7, #12
 80088f6:	220c      	movs	r2, #12
 80088f8:	4618      	mov	r0, r3
 80088fa:	f7fe fda7 	bl	800744c <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80088fe:	7dfb      	ldrb	r3, [r7, #23]
 8008900:	f003 0301 	and.w	r3, r3, #1
 8008904:	2b00      	cmp	r3, #0
 8008906:	d032      	beq.n	800896e <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	2240      	movs	r2, #64	; 0x40
 800890c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8008910:	2301      	movs	r3, #1
 8008912:	62bb      	str	r3, [r7, #40]	; 0x28
 8008914:	e016      	b.n	8008944 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800891c:	69fb      	ldr	r3, [r7, #28]
 800891e:	691a      	ldr	r2, [r3, #16]
 8008920:	f107 010c 	add.w	r1, r7, #12
 8008924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008926:	f7ff fe53 	bl	80085d0 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	f7ff ff00 	bl	8008730 <dir_find>
 8008930:	4603      	mov	r3, r0
 8008932:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8008936:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800893a:	2b00      	cmp	r3, #0
 800893c:	d106      	bne.n	800894c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800893e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008940:	3301      	adds	r3, #1
 8008942:	62bb      	str	r3, [r7, #40]	; 0x28
 8008944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008946:	2b63      	cmp	r3, #99	; 0x63
 8008948:	d9e5      	bls.n	8008916 <dir_register+0x66>
 800894a:	e000      	b.n	800894e <dir_register+0x9e>
			if (res != FR_OK) break;
 800894c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800894e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008950:	2b64      	cmp	r3, #100	; 0x64
 8008952:	d101      	bne.n	8008958 <dir_register+0xa8>
 8008954:	2307      	movs	r3, #7
 8008956:	e09c      	b.n	8008a92 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8008958:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800895c:	2b04      	cmp	r3, #4
 800895e:	d002      	beq.n	8008966 <dir_register+0xb6>
 8008960:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008964:	e095      	b.n	8008a92 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8008966:	7dfa      	ldrb	r2, [r7, #23]
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800896e:	7dfb      	ldrb	r3, [r7, #23]
 8008970:	f003 0302 	and.w	r3, r3, #2
 8008974:	2b00      	cmp	r3, #0
 8008976:	d007      	beq.n	8008988 <dir_register+0xd8>
 8008978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800897a:	330c      	adds	r3, #12
 800897c:	4a47      	ldr	r2, [pc, #284]	; (8008a9c <dir_register+0x1ec>)
 800897e:	fba2 2303 	umull	r2, r3, r2, r3
 8008982:	089b      	lsrs	r3, r3, #2
 8008984:	3301      	adds	r3, #1
 8008986:	e000      	b.n	800898a <dir_register+0xda>
 8008988:	2301      	movs	r3, #1
 800898a:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800898c:	6a39      	ldr	r1, [r7, #32]
 800898e:	6878      	ldr	r0, [r7, #4]
 8008990:	f7ff fcbf 	bl	8008312 <dir_alloc>
 8008994:	4603      	mov	r3, r0
 8008996:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800899a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d148      	bne.n	8008a34 <dir_register+0x184>
 80089a2:	6a3b      	ldr	r3, [r7, #32]
 80089a4:	3b01      	subs	r3, #1
 80089a6:	623b      	str	r3, [r7, #32]
 80089a8:	6a3b      	ldr	r3, [r7, #32]
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d042      	beq.n	8008a34 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	695a      	ldr	r2, [r3, #20]
 80089b2:	6a3b      	ldr	r3, [r7, #32]
 80089b4:	015b      	lsls	r3, r3, #5
 80089b6:	1ad3      	subs	r3, r2, r3
 80089b8:	4619      	mov	r1, r3
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f7ff fb4a 	bl	8008054 <dir_sdi>
 80089c0:	4603      	mov	r3, r0
 80089c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 80089c6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d132      	bne.n	8008a34 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	3324      	adds	r3, #36	; 0x24
 80089d2:	4618      	mov	r0, r3
 80089d4:	f7ff fe8c 	bl	80086f0 <sum_sfn>
 80089d8:	4603      	mov	r3, r0
 80089da:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	69db      	ldr	r3, [r3, #28]
 80089e0:	4619      	mov	r1, r3
 80089e2:	69f8      	ldr	r0, [r7, #28]
 80089e4:	f7fe ff56 	bl	8007894 <move_window>
 80089e8:	4603      	mov	r3, r0
 80089ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 80089ee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d11d      	bne.n	8008a32 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80089f6:	69fb      	ldr	r3, [r7, #28]
 80089f8:	6918      	ldr	r0, [r3, #16]
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6a19      	ldr	r1, [r3, #32]
 80089fe:	6a3b      	ldr	r3, [r7, #32]
 8008a00:	b2da      	uxtb	r2, r3
 8008a02:	7efb      	ldrb	r3, [r7, #27]
 8008a04:	f7ff fd7c 	bl	8008500 <put_lfn>
				fs->wflag = 1;
 8008a08:	69fb      	ldr	r3, [r7, #28]
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 8008a0e:	2100      	movs	r1, #0
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f7ff fba8 	bl	8008166 <dir_next>
 8008a16:	4603      	mov	r3, r0
 8008a18:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 8008a1c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d107      	bne.n	8008a34 <dir_register+0x184>
 8008a24:	6a3b      	ldr	r3, [r7, #32]
 8008a26:	3b01      	subs	r3, #1
 8008a28:	623b      	str	r3, [r7, #32]
 8008a2a:	6a3b      	ldr	r3, [r7, #32]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d1d5      	bne.n	80089dc <dir_register+0x12c>
 8008a30:	e000      	b.n	8008a34 <dir_register+0x184>
				if (res != FR_OK) break;
 8008a32:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008a34:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d128      	bne.n	8008a8e <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	69db      	ldr	r3, [r3, #28]
 8008a40:	4619      	mov	r1, r3
 8008a42:	69f8      	ldr	r0, [r7, #28]
 8008a44:	f7fe ff26 	bl	8007894 <move_window>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8008a4e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d11b      	bne.n	8008a8e <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	6a1b      	ldr	r3, [r3, #32]
 8008a5a:	2220      	movs	r2, #32
 8008a5c:	2100      	movs	r1, #0
 8008a5e:	4618      	mov	r0, r3
 8008a60:	f7fe fd14 	bl	800748c <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	6a18      	ldr	r0, [r3, #32]
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	3324      	adds	r3, #36	; 0x24
 8008a6c:	220b      	movs	r2, #11
 8008a6e:	4619      	mov	r1, r3
 8008a70:	f7fe fcec 	bl	800744c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	6a1b      	ldr	r3, [r3, #32]
 8008a7e:	330c      	adds	r3, #12
 8008a80:	f002 0218 	and.w	r2, r2, #24
 8008a84:	b2d2      	uxtb	r2, r2
 8008a86:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8008a88:	69fb      	ldr	r3, [r7, #28]
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8008a8e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8008a92:	4618      	mov	r0, r3
 8008a94:	3730      	adds	r7, #48	; 0x30
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}
 8008a9a:	bf00      	nop
 8008a9c:	4ec4ec4f 	.word	0x4ec4ec4f

08008aa0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b08a      	sub	sp, #40	; 0x28
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	6078      	str	r0, [r7, #4]
 8008aa8:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	613b      	str	r3, [r7, #16]
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	691b      	ldr	r3, [r3, #16]
 8008ab6:	60fb      	str	r3, [r7, #12]
 8008ab8:	2300      	movs	r3, #0
 8008aba:	617b      	str	r3, [r7, #20]
 8008abc:	697b      	ldr	r3, [r7, #20]
 8008abe:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8008ac0:	69bb      	ldr	r3, [r7, #24]
 8008ac2:	1c5a      	adds	r2, r3, #1
 8008ac4:	61ba      	str	r2, [r7, #24]
 8008ac6:	693a      	ldr	r2, [r7, #16]
 8008ac8:	4413      	add	r3, r2
 8008aca:	781b      	ldrb	r3, [r3, #0]
 8008acc:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 8008ace:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008ad0:	2b1f      	cmp	r3, #31
 8008ad2:	d940      	bls.n	8008b56 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8008ad4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008ad6:	2b2f      	cmp	r3, #47	; 0x2f
 8008ad8:	d006      	beq.n	8008ae8 <create_name+0x48>
 8008ada:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008adc:	2b5c      	cmp	r3, #92	; 0x5c
 8008ade:	d110      	bne.n	8008b02 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008ae0:	e002      	b.n	8008ae8 <create_name+0x48>
 8008ae2:	69bb      	ldr	r3, [r7, #24]
 8008ae4:	3301      	adds	r3, #1
 8008ae6:	61bb      	str	r3, [r7, #24]
 8008ae8:	693a      	ldr	r2, [r7, #16]
 8008aea:	69bb      	ldr	r3, [r7, #24]
 8008aec:	4413      	add	r3, r2
 8008aee:	781b      	ldrb	r3, [r3, #0]
 8008af0:	2b2f      	cmp	r3, #47	; 0x2f
 8008af2:	d0f6      	beq.n	8008ae2 <create_name+0x42>
 8008af4:	693a      	ldr	r2, [r7, #16]
 8008af6:	69bb      	ldr	r3, [r7, #24]
 8008af8:	4413      	add	r3, r2
 8008afa:	781b      	ldrb	r3, [r3, #0]
 8008afc:	2b5c      	cmp	r3, #92	; 0x5c
 8008afe:	d0f0      	beq.n	8008ae2 <create_name+0x42>
			break;
 8008b00:	e02a      	b.n	8008b58 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	2bfe      	cmp	r3, #254	; 0xfe
 8008b06:	d901      	bls.n	8008b0c <create_name+0x6c>
 8008b08:	2306      	movs	r3, #6
 8008b0a:	e177      	b.n	8008dfc <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 8008b0c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008b0e:	b2db      	uxtb	r3, r3
 8008b10:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8008b12:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008b14:	2101      	movs	r1, #1
 8008b16:	4618      	mov	r0, r3
 8008b18:	f001 feaa 	bl	800a870 <ff_convert>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8008b20:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d101      	bne.n	8008b2a <create_name+0x8a>
 8008b26:	2306      	movs	r3, #6
 8008b28:	e168      	b.n	8008dfc <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 8008b2a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008b2c:	2b7f      	cmp	r3, #127	; 0x7f
 8008b2e:	d809      	bhi.n	8008b44 <create_name+0xa4>
 8008b30:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008b32:	4619      	mov	r1, r3
 8008b34:	48b3      	ldr	r0, [pc, #716]	; (8008e04 <create_name+0x364>)
 8008b36:	f7fe fce9 	bl	800750c <chk_chr>
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d001      	beq.n	8008b44 <create_name+0xa4>
 8008b40:	2306      	movs	r3, #6
 8008b42:	e15b      	b.n	8008dfc <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 8008b44:	697b      	ldr	r3, [r7, #20]
 8008b46:	1c5a      	adds	r2, r3, #1
 8008b48:	617a      	str	r2, [r7, #20]
 8008b4a:	005b      	lsls	r3, r3, #1
 8008b4c:	68fa      	ldr	r2, [r7, #12]
 8008b4e:	4413      	add	r3, r2
 8008b50:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008b52:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8008b54:	e7b4      	b.n	8008ac0 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8008b56:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8008b58:	693a      	ldr	r2, [r7, #16]
 8008b5a:	69bb      	ldr	r3, [r7, #24]
 8008b5c:	441a      	add	r2, r3
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008b62:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008b64:	2b1f      	cmp	r3, #31
 8008b66:	d801      	bhi.n	8008b6c <create_name+0xcc>
 8008b68:	2304      	movs	r3, #4
 8008b6a:	e000      	b.n	8008b6e <create_name+0xce>
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8008b72:	e011      	b.n	8008b98 <create_name+0xf8>
		w = lfn[di - 1];
 8008b74:	697b      	ldr	r3, [r7, #20]
 8008b76:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008b7a:	3b01      	subs	r3, #1
 8008b7c:	005b      	lsls	r3, r3, #1
 8008b7e:	68fa      	ldr	r2, [r7, #12]
 8008b80:	4413      	add	r3, r2
 8008b82:	881b      	ldrh	r3, [r3, #0]
 8008b84:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 8008b86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008b88:	2b20      	cmp	r3, #32
 8008b8a:	d002      	beq.n	8008b92 <create_name+0xf2>
 8008b8c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008b8e:	2b2e      	cmp	r3, #46	; 0x2e
 8008b90:	d106      	bne.n	8008ba0 <create_name+0x100>
		di--;
 8008b92:	697b      	ldr	r3, [r7, #20]
 8008b94:	3b01      	subs	r3, #1
 8008b96:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8008b98:	697b      	ldr	r3, [r7, #20]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d1ea      	bne.n	8008b74 <create_name+0xd4>
 8008b9e:	e000      	b.n	8008ba2 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8008ba0:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8008ba2:	697b      	ldr	r3, [r7, #20]
 8008ba4:	005b      	lsls	r3, r3, #1
 8008ba6:	68fa      	ldr	r2, [r7, #12]
 8008ba8:	4413      	add	r3, r2
 8008baa:	2200      	movs	r2, #0
 8008bac:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 8008bae:	697b      	ldr	r3, [r7, #20]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d101      	bne.n	8008bb8 <create_name+0x118>
 8008bb4:	2306      	movs	r3, #6
 8008bb6:	e121      	b.n	8008dfc <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	3324      	adds	r3, #36	; 0x24
 8008bbc:	220b      	movs	r2, #11
 8008bbe:	2120      	movs	r1, #32
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	f7fe fc63 	bl	800748c <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	61bb      	str	r3, [r7, #24]
 8008bca:	e002      	b.n	8008bd2 <create_name+0x132>
 8008bcc:	69bb      	ldr	r3, [r7, #24]
 8008bce:	3301      	adds	r3, #1
 8008bd0:	61bb      	str	r3, [r7, #24]
 8008bd2:	69bb      	ldr	r3, [r7, #24]
 8008bd4:	005b      	lsls	r3, r3, #1
 8008bd6:	68fa      	ldr	r2, [r7, #12]
 8008bd8:	4413      	add	r3, r2
 8008bda:	881b      	ldrh	r3, [r3, #0]
 8008bdc:	2b20      	cmp	r3, #32
 8008bde:	d0f5      	beq.n	8008bcc <create_name+0x12c>
 8008be0:	69bb      	ldr	r3, [r7, #24]
 8008be2:	005b      	lsls	r3, r3, #1
 8008be4:	68fa      	ldr	r2, [r7, #12]
 8008be6:	4413      	add	r3, r2
 8008be8:	881b      	ldrh	r3, [r3, #0]
 8008bea:	2b2e      	cmp	r3, #46	; 0x2e
 8008bec:	d0ee      	beq.n	8008bcc <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 8008bee:	69bb      	ldr	r3, [r7, #24]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d009      	beq.n	8008c08 <create_name+0x168>
 8008bf4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008bf8:	f043 0303 	orr.w	r3, r3, #3
 8008bfc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8008c00:	e002      	b.n	8008c08 <create_name+0x168>
 8008c02:	697b      	ldr	r3, [r7, #20]
 8008c04:	3b01      	subs	r3, #1
 8008c06:	617b      	str	r3, [r7, #20]
 8008c08:	697b      	ldr	r3, [r7, #20]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d009      	beq.n	8008c22 <create_name+0x182>
 8008c0e:	697b      	ldr	r3, [r7, #20]
 8008c10:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008c14:	3b01      	subs	r3, #1
 8008c16:	005b      	lsls	r3, r3, #1
 8008c18:	68fa      	ldr	r2, [r7, #12]
 8008c1a:	4413      	add	r3, r2
 8008c1c:	881b      	ldrh	r3, [r3, #0]
 8008c1e:	2b2e      	cmp	r3, #46	; 0x2e
 8008c20:	d1ef      	bne.n	8008c02 <create_name+0x162>

	i = b = 0; ni = 8;
 8008c22:	2300      	movs	r3, #0
 8008c24:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008c28:	2300      	movs	r3, #0
 8008c2a:	623b      	str	r3, [r7, #32]
 8008c2c:	2308      	movs	r3, #8
 8008c2e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8008c30:	69bb      	ldr	r3, [r7, #24]
 8008c32:	1c5a      	adds	r2, r3, #1
 8008c34:	61ba      	str	r2, [r7, #24]
 8008c36:	005b      	lsls	r3, r3, #1
 8008c38:	68fa      	ldr	r2, [r7, #12]
 8008c3a:	4413      	add	r3, r2
 8008c3c:	881b      	ldrh	r3, [r3, #0]
 8008c3e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8008c40:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	f000 8090 	beq.w	8008d68 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8008c48:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008c4a:	2b20      	cmp	r3, #32
 8008c4c:	d006      	beq.n	8008c5c <create_name+0x1bc>
 8008c4e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008c50:	2b2e      	cmp	r3, #46	; 0x2e
 8008c52:	d10a      	bne.n	8008c6a <create_name+0x1ca>
 8008c54:	69ba      	ldr	r2, [r7, #24]
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	429a      	cmp	r2, r3
 8008c5a:	d006      	beq.n	8008c6a <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 8008c5c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008c60:	f043 0303 	orr.w	r3, r3, #3
 8008c64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008c68:	e07d      	b.n	8008d66 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 8008c6a:	6a3a      	ldr	r2, [r7, #32]
 8008c6c:	69fb      	ldr	r3, [r7, #28]
 8008c6e:	429a      	cmp	r2, r3
 8008c70:	d203      	bcs.n	8008c7a <create_name+0x1da>
 8008c72:	69ba      	ldr	r2, [r7, #24]
 8008c74:	697b      	ldr	r3, [r7, #20]
 8008c76:	429a      	cmp	r2, r3
 8008c78:	d123      	bne.n	8008cc2 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 8008c7a:	69fb      	ldr	r3, [r7, #28]
 8008c7c:	2b0b      	cmp	r3, #11
 8008c7e:	d106      	bne.n	8008c8e <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8008c80:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008c84:	f043 0303 	orr.w	r3, r3, #3
 8008c88:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008c8c:	e06f      	b.n	8008d6e <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 8008c8e:	69ba      	ldr	r2, [r7, #24]
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	429a      	cmp	r2, r3
 8008c94:	d005      	beq.n	8008ca2 <create_name+0x202>
 8008c96:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008c9a:	f043 0303 	orr.w	r3, r3, #3
 8008c9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 8008ca2:	69ba      	ldr	r2, [r7, #24]
 8008ca4:	697b      	ldr	r3, [r7, #20]
 8008ca6:	429a      	cmp	r2, r3
 8008ca8:	d860      	bhi.n	8008d6c <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 8008caa:	697b      	ldr	r3, [r7, #20]
 8008cac:	61bb      	str	r3, [r7, #24]
 8008cae:	2308      	movs	r3, #8
 8008cb0:	623b      	str	r3, [r7, #32]
 8008cb2:	230b      	movs	r3, #11
 8008cb4:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8008cb6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008cba:	009b      	lsls	r3, r3, #2
 8008cbc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008cc0:	e051      	b.n	8008d66 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8008cc2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008cc4:	2b7f      	cmp	r3, #127	; 0x7f
 8008cc6:	d914      	bls.n	8008cf2 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8008cc8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008cca:	2100      	movs	r1, #0
 8008ccc:	4618      	mov	r0, r3
 8008cce:	f001 fdcf 	bl	800a870 <ff_convert>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8008cd6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d004      	beq.n	8008ce6 <create_name+0x246>
 8008cdc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008cde:	3b80      	subs	r3, #128	; 0x80
 8008ce0:	4a49      	ldr	r2, [pc, #292]	; (8008e08 <create_name+0x368>)
 8008ce2:	5cd3      	ldrb	r3, [r2, r3]
 8008ce4:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8008ce6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008cea:	f043 0302 	orr.w	r3, r3, #2
 8008cee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8008cf2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d007      	beq.n	8008d08 <create_name+0x268>
 8008cf8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008cfa:	4619      	mov	r1, r3
 8008cfc:	4843      	ldr	r0, [pc, #268]	; (8008e0c <create_name+0x36c>)
 8008cfe:	f7fe fc05 	bl	800750c <chk_chr>
 8008d02:	4603      	mov	r3, r0
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d008      	beq.n	8008d1a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8008d08:	235f      	movs	r3, #95	; 0x5f
 8008d0a:	84bb      	strh	r3, [r7, #36]	; 0x24
 8008d0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008d10:	f043 0303 	orr.w	r3, r3, #3
 8008d14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008d18:	e01b      	b.n	8008d52 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8008d1a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008d1c:	2b40      	cmp	r3, #64	; 0x40
 8008d1e:	d909      	bls.n	8008d34 <create_name+0x294>
 8008d20:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008d22:	2b5a      	cmp	r3, #90	; 0x5a
 8008d24:	d806      	bhi.n	8008d34 <create_name+0x294>
					b |= 2;
 8008d26:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008d2a:	f043 0302 	orr.w	r3, r3, #2
 8008d2e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008d32:	e00e      	b.n	8008d52 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8008d34:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008d36:	2b60      	cmp	r3, #96	; 0x60
 8008d38:	d90b      	bls.n	8008d52 <create_name+0x2b2>
 8008d3a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008d3c:	2b7a      	cmp	r3, #122	; 0x7a
 8008d3e:	d808      	bhi.n	8008d52 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8008d40:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008d44:	f043 0301 	orr.w	r3, r3, #1
 8008d48:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008d4c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008d4e:	3b20      	subs	r3, #32
 8008d50:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8008d52:	6a3b      	ldr	r3, [r7, #32]
 8008d54:	1c5a      	adds	r2, r3, #1
 8008d56:	623a      	str	r2, [r7, #32]
 8008d58:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008d5a:	b2d1      	uxtb	r1, r2
 8008d5c:	687a      	ldr	r2, [r7, #4]
 8008d5e:	4413      	add	r3, r2
 8008d60:	460a      	mov	r2, r1
 8008d62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8008d66:	e763      	b.n	8008c30 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8008d68:	bf00      	nop
 8008d6a:	e000      	b.n	8008d6e <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 8008d6c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008d74:	2be5      	cmp	r3, #229	; 0xe5
 8008d76:	d103      	bne.n	8008d80 <create_name+0x2e0>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2205      	movs	r2, #5
 8008d7c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8008d80:	69fb      	ldr	r3, [r7, #28]
 8008d82:	2b08      	cmp	r3, #8
 8008d84:	d104      	bne.n	8008d90 <create_name+0x2f0>
 8008d86:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008d8a:	009b      	lsls	r3, r3, #2
 8008d8c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8008d90:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008d94:	f003 030c 	and.w	r3, r3, #12
 8008d98:	2b0c      	cmp	r3, #12
 8008d9a:	d005      	beq.n	8008da8 <create_name+0x308>
 8008d9c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008da0:	f003 0303 	and.w	r3, r3, #3
 8008da4:	2b03      	cmp	r3, #3
 8008da6:	d105      	bne.n	8008db4 <create_name+0x314>
 8008da8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008dac:	f043 0302 	orr.w	r3, r3, #2
 8008db0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8008db4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008db8:	f003 0302 	and.w	r3, r3, #2
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d117      	bne.n	8008df0 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8008dc0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008dc4:	f003 0303 	and.w	r3, r3, #3
 8008dc8:	2b01      	cmp	r3, #1
 8008dca:	d105      	bne.n	8008dd8 <create_name+0x338>
 8008dcc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008dd0:	f043 0310 	orr.w	r3, r3, #16
 8008dd4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8008dd8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008ddc:	f003 030c 	and.w	r3, r3, #12
 8008de0:	2b04      	cmp	r3, #4
 8008de2:	d105      	bne.n	8008df0 <create_name+0x350>
 8008de4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008de8:	f043 0308 	orr.w	r3, r3, #8
 8008dec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8008df6:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 8008dfa:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	3728      	adds	r7, #40	; 0x28
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}
 8008e04:	0800aab8 	.word	0x0800aab8
 8008e08:	0800ab54 	.word	0x0800ab54
 8008e0c:	0800aac4 	.word	0x0800aac4

08008e10 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b086      	sub	sp, #24
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
 8008e18:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8008e1e:	693b      	ldr	r3, [r7, #16]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008e24:	e002      	b.n	8008e2c <follow_path+0x1c>
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	3301      	adds	r3, #1
 8008e2a:	603b      	str	r3, [r7, #0]
 8008e2c:	683b      	ldr	r3, [r7, #0]
 8008e2e:	781b      	ldrb	r3, [r3, #0]
 8008e30:	2b2f      	cmp	r3, #47	; 0x2f
 8008e32:	d0f8      	beq.n	8008e26 <follow_path+0x16>
 8008e34:	683b      	ldr	r3, [r7, #0]
 8008e36:	781b      	ldrb	r3, [r3, #0]
 8008e38:	2b5c      	cmp	r3, #92	; 0x5c
 8008e3a:	d0f4      	beq.n	8008e26 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8008e3c:	693b      	ldr	r3, [r7, #16]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	781b      	ldrb	r3, [r3, #0]
 8008e46:	2b1f      	cmp	r3, #31
 8008e48:	d80a      	bhi.n	8008e60 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	2280      	movs	r2, #128	; 0x80
 8008e4e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8008e52:	2100      	movs	r1, #0
 8008e54:	6878      	ldr	r0, [r7, #4]
 8008e56:	f7ff f8fd 	bl	8008054 <dir_sdi>
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	75fb      	strb	r3, [r7, #23]
 8008e5e:	e048      	b.n	8008ef2 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008e60:	463b      	mov	r3, r7
 8008e62:	4619      	mov	r1, r3
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	f7ff fe1b 	bl	8008aa0 <create_name>
 8008e6a:	4603      	mov	r3, r0
 8008e6c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008e6e:	7dfb      	ldrb	r3, [r7, #23]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d139      	bne.n	8008ee8 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f7ff fc5b 	bl	8008730 <dir_find>
 8008e7a:	4603      	mov	r3, r0
 8008e7c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008e84:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008e86:	7dfb      	ldrb	r3, [r7, #23]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d00a      	beq.n	8008ea2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008e8c:	7dfb      	ldrb	r3, [r7, #23]
 8008e8e:	2b04      	cmp	r3, #4
 8008e90:	d12c      	bne.n	8008eec <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008e92:	7afb      	ldrb	r3, [r7, #11]
 8008e94:	f003 0304 	and.w	r3, r3, #4
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d127      	bne.n	8008eec <follow_path+0xdc>
 8008e9c:	2305      	movs	r3, #5
 8008e9e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008ea0:	e024      	b.n	8008eec <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008ea2:	7afb      	ldrb	r3, [r7, #11]
 8008ea4:	f003 0304 	and.w	r3, r3, #4
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d121      	bne.n	8008ef0 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8008eac:	693b      	ldr	r3, [r7, #16]
 8008eae:	799b      	ldrb	r3, [r3, #6]
 8008eb0:	f003 0310 	and.w	r3, r3, #16
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d102      	bne.n	8008ebe <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008eb8:	2305      	movs	r3, #5
 8008eba:	75fb      	strb	r3, [r7, #23]
 8008ebc:	e019      	b.n	8008ef2 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	695b      	ldr	r3, [r3, #20]
 8008ec8:	68fa      	ldr	r2, [r7, #12]
 8008eca:	8992      	ldrh	r2, [r2, #12]
 8008ecc:	fbb3 f0f2 	udiv	r0, r3, r2
 8008ed0:	fb02 f200 	mul.w	r2, r2, r0
 8008ed4:	1a9b      	subs	r3, r3, r2
 8008ed6:	440b      	add	r3, r1
 8008ed8:	4619      	mov	r1, r3
 8008eda:	68f8      	ldr	r0, [r7, #12]
 8008edc:	f7ff fa60 	bl	80083a0 <ld_clust>
 8008ee0:	4602      	mov	r2, r0
 8008ee2:	693b      	ldr	r3, [r7, #16]
 8008ee4:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008ee6:	e7bb      	b.n	8008e60 <follow_path+0x50>
			if (res != FR_OK) break;
 8008ee8:	bf00      	nop
 8008eea:	e002      	b.n	8008ef2 <follow_path+0xe2>
				break;
 8008eec:	bf00      	nop
 8008eee:	e000      	b.n	8008ef2 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008ef0:	bf00      	nop
			}
		}
	}

	return res;
 8008ef2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	3718      	adds	r7, #24
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	bd80      	pop	{r7, pc}

08008efc <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008efc:	b480      	push	{r7}
 8008efe:	b087      	sub	sp, #28
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8008f04:	f04f 33ff 	mov.w	r3, #4294967295
 8008f08:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d031      	beq.n	8008f76 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	617b      	str	r3, [r7, #20]
 8008f18:	e002      	b.n	8008f20 <get_ldnumber+0x24>
 8008f1a:	697b      	ldr	r3, [r7, #20]
 8008f1c:	3301      	adds	r3, #1
 8008f1e:	617b      	str	r3, [r7, #20]
 8008f20:	697b      	ldr	r3, [r7, #20]
 8008f22:	781b      	ldrb	r3, [r3, #0]
 8008f24:	2b1f      	cmp	r3, #31
 8008f26:	d903      	bls.n	8008f30 <get_ldnumber+0x34>
 8008f28:	697b      	ldr	r3, [r7, #20]
 8008f2a:	781b      	ldrb	r3, [r3, #0]
 8008f2c:	2b3a      	cmp	r3, #58	; 0x3a
 8008f2e:	d1f4      	bne.n	8008f1a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	781b      	ldrb	r3, [r3, #0]
 8008f34:	2b3a      	cmp	r3, #58	; 0x3a
 8008f36:	d11c      	bne.n	8008f72 <get_ldnumber+0x76>
			tp = *path;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	1c5a      	adds	r2, r3, #1
 8008f42:	60fa      	str	r2, [r7, #12]
 8008f44:	781b      	ldrb	r3, [r3, #0]
 8008f46:	3b30      	subs	r3, #48	; 0x30
 8008f48:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	2b09      	cmp	r3, #9
 8008f4e:	d80e      	bhi.n	8008f6e <get_ldnumber+0x72>
 8008f50:	68fa      	ldr	r2, [r7, #12]
 8008f52:	697b      	ldr	r3, [r7, #20]
 8008f54:	429a      	cmp	r2, r3
 8008f56:	d10a      	bne.n	8008f6e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008f58:	68bb      	ldr	r3, [r7, #8]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d107      	bne.n	8008f6e <get_ldnumber+0x72>
					vol = (int)i;
 8008f5e:	68bb      	ldr	r3, [r7, #8]
 8008f60:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008f62:	697b      	ldr	r3, [r7, #20]
 8008f64:	3301      	adds	r3, #1
 8008f66:	617b      	str	r3, [r7, #20]
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	697a      	ldr	r2, [r7, #20]
 8008f6c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008f6e:	693b      	ldr	r3, [r7, #16]
 8008f70:	e002      	b.n	8008f78 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008f72:	2300      	movs	r3, #0
 8008f74:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008f76:	693b      	ldr	r3, [r7, #16]
}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	371c      	adds	r7, #28
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	bc80      	pop	{r7}
 8008f80:	4770      	bx	lr
	...

08008f84 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b082      	sub	sp, #8
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
 8008f8c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	2200      	movs	r2, #0
 8008f92:	70da      	strb	r2, [r3, #3]
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	f04f 32ff 	mov.w	r2, #4294967295
 8008f9a:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008f9c:	6839      	ldr	r1, [r7, #0]
 8008f9e:	6878      	ldr	r0, [r7, #4]
 8008fa0:	f7fe fc78 	bl	8007894 <move_window>
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d001      	beq.n	8008fae <check_fs+0x2a>
 8008faa:	2304      	movs	r3, #4
 8008fac:	e038      	b.n	8009020 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	3338      	adds	r3, #56	; 0x38
 8008fb2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	f7fe f9ca 	bl	8007350 <ld_word>
 8008fbc:	4603      	mov	r3, r0
 8008fbe:	461a      	mov	r2, r3
 8008fc0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008fc4:	429a      	cmp	r2, r3
 8008fc6:	d001      	beq.n	8008fcc <check_fs+0x48>
 8008fc8:	2303      	movs	r3, #3
 8008fca:	e029      	b.n	8009020 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008fd2:	2be9      	cmp	r3, #233	; 0xe9
 8008fd4:	d009      	beq.n	8008fea <check_fs+0x66>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008fdc:	2beb      	cmp	r3, #235	; 0xeb
 8008fde:	d11e      	bne.n	800901e <check_fs+0x9a>
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008fe6:	2b90      	cmp	r3, #144	; 0x90
 8008fe8:	d119      	bne.n	800901e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	3338      	adds	r3, #56	; 0x38
 8008fee:	3336      	adds	r3, #54	; 0x36
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	f7fe f9c4 	bl	800737e <ld_dword>
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008ffc:	4a0a      	ldr	r2, [pc, #40]	; (8009028 <check_fs+0xa4>)
 8008ffe:	4293      	cmp	r3, r2
 8009000:	d101      	bne.n	8009006 <check_fs+0x82>
 8009002:	2300      	movs	r3, #0
 8009004:	e00c      	b.n	8009020 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	3338      	adds	r3, #56	; 0x38
 800900a:	3352      	adds	r3, #82	; 0x52
 800900c:	4618      	mov	r0, r3
 800900e:	f7fe f9b6 	bl	800737e <ld_dword>
 8009012:	4603      	mov	r3, r0
 8009014:	4a05      	ldr	r2, [pc, #20]	; (800902c <check_fs+0xa8>)
 8009016:	4293      	cmp	r3, r2
 8009018:	d101      	bne.n	800901e <check_fs+0x9a>
 800901a:	2300      	movs	r3, #0
 800901c:	e000      	b.n	8009020 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800901e:	2302      	movs	r3, #2
}
 8009020:	4618      	mov	r0, r3
 8009022:	3708      	adds	r7, #8
 8009024:	46bd      	mov	sp, r7
 8009026:	bd80      	pop	{r7, pc}
 8009028:	00544146 	.word	0x00544146
 800902c:	33544146 	.word	0x33544146

08009030 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b096      	sub	sp, #88	; 0x58
 8009034:	af00      	add	r7, sp, #0
 8009036:	60f8      	str	r0, [r7, #12]
 8009038:	60b9      	str	r1, [r7, #8]
 800903a:	4613      	mov	r3, r2
 800903c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800903e:	68bb      	ldr	r3, [r7, #8]
 8009040:	2200      	movs	r2, #0
 8009042:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8009044:	68f8      	ldr	r0, [r7, #12]
 8009046:	f7ff ff59 	bl	8008efc <get_ldnumber>
 800904a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800904c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800904e:	2b00      	cmp	r3, #0
 8009050:	da01      	bge.n	8009056 <find_volume+0x26>
 8009052:	230b      	movs	r3, #11
 8009054:	e268      	b.n	8009528 <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8009056:	4ab0      	ldr	r2, [pc, #704]	; (8009318 <find_volume+0x2e8>)
 8009058:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800905a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800905e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8009060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009062:	2b00      	cmp	r3, #0
 8009064:	d101      	bne.n	800906a <find_volume+0x3a>
 8009066:	230c      	movs	r3, #12
 8009068:	e25e      	b.n	8009528 <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800906a:	68bb      	ldr	r3, [r7, #8]
 800906c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800906e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009070:	79fb      	ldrb	r3, [r7, #7]
 8009072:	f023 0301 	bic.w	r3, r3, #1
 8009076:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8009078:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800907a:	781b      	ldrb	r3, [r3, #0]
 800907c:	2b00      	cmp	r3, #0
 800907e:	d01a      	beq.n	80090b6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009082:	785b      	ldrb	r3, [r3, #1]
 8009084:	4618      	mov	r0, r3
 8009086:	f7fe f8c5 	bl	8007214 <disk_status>
 800908a:	4603      	mov	r3, r0
 800908c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009090:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009094:	f003 0301 	and.w	r3, r3, #1
 8009098:	2b00      	cmp	r3, #0
 800909a:	d10c      	bne.n	80090b6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800909c:	79fb      	ldrb	r3, [r7, #7]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d007      	beq.n	80090b2 <find_volume+0x82>
 80090a2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80090a6:	f003 0304 	and.w	r3, r3, #4
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d001      	beq.n	80090b2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 80090ae:	230a      	movs	r3, #10
 80090b0:	e23a      	b.n	8009528 <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 80090b2:	2300      	movs	r3, #0
 80090b4:	e238      	b.n	8009528 <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80090b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090b8:	2200      	movs	r2, #0
 80090ba:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80090bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090be:	b2da      	uxtb	r2, r3
 80090c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090c2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80090c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090c6:	785b      	ldrb	r3, [r3, #1]
 80090c8:	4618      	mov	r0, r3
 80090ca:	f7fe f8bd 	bl	8007248 <disk_initialize>
 80090ce:	4603      	mov	r3, r0
 80090d0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80090d4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80090d8:	f003 0301 	and.w	r3, r3, #1
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d001      	beq.n	80090e4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80090e0:	2303      	movs	r3, #3
 80090e2:	e221      	b.n	8009528 <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80090e4:	79fb      	ldrb	r3, [r7, #7]
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d007      	beq.n	80090fa <find_volume+0xca>
 80090ea:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80090ee:	f003 0304 	and.w	r3, r3, #4
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d001      	beq.n	80090fa <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80090f6:	230a      	movs	r3, #10
 80090f8:	e216      	b.n	8009528 <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 80090fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090fc:	7858      	ldrb	r0, [r3, #1]
 80090fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009100:	330c      	adds	r3, #12
 8009102:	461a      	mov	r2, r3
 8009104:	2102      	movs	r1, #2
 8009106:	f7fe f905 	bl	8007314 <disk_ioctl>
 800910a:	4603      	mov	r3, r0
 800910c:	2b00      	cmp	r3, #0
 800910e:	d001      	beq.n	8009114 <find_volume+0xe4>
 8009110:	2301      	movs	r3, #1
 8009112:	e209      	b.n	8009528 <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8009114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009116:	899b      	ldrh	r3, [r3, #12]
 8009118:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800911c:	d80d      	bhi.n	800913a <find_volume+0x10a>
 800911e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009120:	899b      	ldrh	r3, [r3, #12]
 8009122:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009126:	d308      	bcc.n	800913a <find_volume+0x10a>
 8009128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800912a:	899b      	ldrh	r3, [r3, #12]
 800912c:	461a      	mov	r2, r3
 800912e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009130:	899b      	ldrh	r3, [r3, #12]
 8009132:	3b01      	subs	r3, #1
 8009134:	4013      	ands	r3, r2
 8009136:	2b00      	cmp	r3, #0
 8009138:	d001      	beq.n	800913e <find_volume+0x10e>
 800913a:	2301      	movs	r3, #1
 800913c:	e1f4      	b.n	8009528 <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800913e:	2300      	movs	r3, #0
 8009140:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009142:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009144:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009146:	f7ff ff1d 	bl	8008f84 <check_fs>
 800914a:	4603      	mov	r3, r0
 800914c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8009150:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009154:	2b02      	cmp	r3, #2
 8009156:	d14b      	bne.n	80091f0 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009158:	2300      	movs	r3, #0
 800915a:	643b      	str	r3, [r7, #64]	; 0x40
 800915c:	e01f      	b.n	800919e <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800915e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009160:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8009164:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009166:	011b      	lsls	r3, r3, #4
 8009168:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800916c:	4413      	add	r3, r2
 800916e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8009170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009172:	3304      	adds	r3, #4
 8009174:	781b      	ldrb	r3, [r3, #0]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d006      	beq.n	8009188 <find_volume+0x158>
 800917a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800917c:	3308      	adds	r3, #8
 800917e:	4618      	mov	r0, r3
 8009180:	f7fe f8fd 	bl	800737e <ld_dword>
 8009184:	4602      	mov	r2, r0
 8009186:	e000      	b.n	800918a <find_volume+0x15a>
 8009188:	2200      	movs	r2, #0
 800918a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800918c:	009b      	lsls	r3, r3, #2
 800918e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8009192:	440b      	add	r3, r1
 8009194:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009198:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800919a:	3301      	adds	r3, #1
 800919c:	643b      	str	r3, [r7, #64]	; 0x40
 800919e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091a0:	2b03      	cmp	r3, #3
 80091a2:	d9dc      	bls.n	800915e <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 80091a4:	2300      	movs	r3, #0
 80091a6:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80091a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d002      	beq.n	80091b4 <find_volume+0x184>
 80091ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091b0:	3b01      	subs	r3, #1
 80091b2:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80091b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091b6:	009b      	lsls	r3, r3, #2
 80091b8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80091bc:	4413      	add	r3, r2
 80091be:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80091c2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80091c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d005      	beq.n	80091d6 <find_volume+0x1a6>
 80091ca:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80091cc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80091ce:	f7ff fed9 	bl	8008f84 <check_fs>
 80091d2:	4603      	mov	r3, r0
 80091d4:	e000      	b.n	80091d8 <find_volume+0x1a8>
 80091d6:	2303      	movs	r3, #3
 80091d8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80091dc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80091e0:	2b01      	cmp	r3, #1
 80091e2:	d905      	bls.n	80091f0 <find_volume+0x1c0>
 80091e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091e6:	3301      	adds	r3, #1
 80091e8:	643b      	str	r3, [r7, #64]	; 0x40
 80091ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091ec:	2b03      	cmp	r3, #3
 80091ee:	d9e1      	bls.n	80091b4 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80091f0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80091f4:	2b04      	cmp	r3, #4
 80091f6:	d101      	bne.n	80091fc <find_volume+0x1cc>
 80091f8:	2301      	movs	r3, #1
 80091fa:	e195      	b.n	8009528 <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80091fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009200:	2b01      	cmp	r3, #1
 8009202:	d901      	bls.n	8009208 <find_volume+0x1d8>
 8009204:	230d      	movs	r3, #13
 8009206:	e18f      	b.n	8009528 <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800920a:	3338      	adds	r3, #56	; 0x38
 800920c:	330b      	adds	r3, #11
 800920e:	4618      	mov	r0, r3
 8009210:	f7fe f89e 	bl	8007350 <ld_word>
 8009214:	4603      	mov	r3, r0
 8009216:	461a      	mov	r2, r3
 8009218:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800921a:	899b      	ldrh	r3, [r3, #12]
 800921c:	429a      	cmp	r2, r3
 800921e:	d001      	beq.n	8009224 <find_volume+0x1f4>
 8009220:	230d      	movs	r3, #13
 8009222:	e181      	b.n	8009528 <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8009224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009226:	3338      	adds	r3, #56	; 0x38
 8009228:	3316      	adds	r3, #22
 800922a:	4618      	mov	r0, r3
 800922c:	f7fe f890 	bl	8007350 <ld_word>
 8009230:	4603      	mov	r3, r0
 8009232:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8009234:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009236:	2b00      	cmp	r3, #0
 8009238:	d106      	bne.n	8009248 <find_volume+0x218>
 800923a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800923c:	3338      	adds	r3, #56	; 0x38
 800923e:	3324      	adds	r3, #36	; 0x24
 8009240:	4618      	mov	r0, r3
 8009242:	f7fe f89c 	bl	800737e <ld_dword>
 8009246:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8009248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800924a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800924c:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800924e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009250:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8009254:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009256:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8009258:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800925a:	789b      	ldrb	r3, [r3, #2]
 800925c:	2b01      	cmp	r3, #1
 800925e:	d005      	beq.n	800926c <find_volume+0x23c>
 8009260:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009262:	789b      	ldrb	r3, [r3, #2]
 8009264:	2b02      	cmp	r3, #2
 8009266:	d001      	beq.n	800926c <find_volume+0x23c>
 8009268:	230d      	movs	r3, #13
 800926a:	e15d      	b.n	8009528 <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800926c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800926e:	789b      	ldrb	r3, [r3, #2]
 8009270:	461a      	mov	r2, r3
 8009272:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009274:	fb02 f303 	mul.w	r3, r2, r3
 8009278:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800927a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800927c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009280:	b29a      	uxth	r2, r3
 8009282:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009284:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8009286:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009288:	895b      	ldrh	r3, [r3, #10]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d008      	beq.n	80092a0 <find_volume+0x270>
 800928e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009290:	895b      	ldrh	r3, [r3, #10]
 8009292:	461a      	mov	r2, r3
 8009294:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009296:	895b      	ldrh	r3, [r3, #10]
 8009298:	3b01      	subs	r3, #1
 800929a:	4013      	ands	r3, r2
 800929c:	2b00      	cmp	r3, #0
 800929e:	d001      	beq.n	80092a4 <find_volume+0x274>
 80092a0:	230d      	movs	r3, #13
 80092a2:	e141      	b.n	8009528 <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 80092a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092a6:	3338      	adds	r3, #56	; 0x38
 80092a8:	3311      	adds	r3, #17
 80092aa:	4618      	mov	r0, r3
 80092ac:	f7fe f850 	bl	8007350 <ld_word>
 80092b0:	4603      	mov	r3, r0
 80092b2:	461a      	mov	r2, r3
 80092b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092b6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80092b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092ba:	891b      	ldrh	r3, [r3, #8]
 80092bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80092be:	8992      	ldrh	r2, [r2, #12]
 80092c0:	0952      	lsrs	r2, r2, #5
 80092c2:	b292      	uxth	r2, r2
 80092c4:	fbb3 f1f2 	udiv	r1, r3, r2
 80092c8:	fb02 f201 	mul.w	r2, r2, r1
 80092cc:	1a9b      	subs	r3, r3, r2
 80092ce:	b29b      	uxth	r3, r3
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d001      	beq.n	80092d8 <find_volume+0x2a8>
 80092d4:	230d      	movs	r3, #13
 80092d6:	e127      	b.n	8009528 <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80092d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092da:	3338      	adds	r3, #56	; 0x38
 80092dc:	3313      	adds	r3, #19
 80092de:	4618      	mov	r0, r3
 80092e0:	f7fe f836 	bl	8007350 <ld_word>
 80092e4:	4603      	mov	r3, r0
 80092e6:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80092e8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d106      	bne.n	80092fc <find_volume+0x2cc>
 80092ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092f0:	3338      	adds	r3, #56	; 0x38
 80092f2:	3320      	adds	r3, #32
 80092f4:	4618      	mov	r0, r3
 80092f6:	f7fe f842 	bl	800737e <ld_dword>
 80092fa:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80092fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092fe:	3338      	adds	r3, #56	; 0x38
 8009300:	330e      	adds	r3, #14
 8009302:	4618      	mov	r0, r3
 8009304:	f7fe f824 	bl	8007350 <ld_word>
 8009308:	4603      	mov	r3, r0
 800930a:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800930c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800930e:	2b00      	cmp	r3, #0
 8009310:	d104      	bne.n	800931c <find_volume+0x2ec>
 8009312:	230d      	movs	r3, #13
 8009314:	e108      	b.n	8009528 <find_volume+0x4f8>
 8009316:	bf00      	nop
 8009318:	20000110 	.word	0x20000110

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800931c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800931e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009320:	4413      	add	r3, r2
 8009322:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009324:	8911      	ldrh	r1, [r2, #8]
 8009326:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009328:	8992      	ldrh	r2, [r2, #12]
 800932a:	0952      	lsrs	r2, r2, #5
 800932c:	b292      	uxth	r2, r2
 800932e:	fbb1 f2f2 	udiv	r2, r1, r2
 8009332:	b292      	uxth	r2, r2
 8009334:	4413      	add	r3, r2
 8009336:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8009338:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800933a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800933c:	429a      	cmp	r2, r3
 800933e:	d201      	bcs.n	8009344 <find_volume+0x314>
 8009340:	230d      	movs	r3, #13
 8009342:	e0f1      	b.n	8009528 <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009344:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009346:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009348:	1ad3      	subs	r3, r2, r3
 800934a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800934c:	8952      	ldrh	r2, [r2, #10]
 800934e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009352:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009354:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009356:	2b00      	cmp	r3, #0
 8009358:	d101      	bne.n	800935e <find_volume+0x32e>
 800935a:	230d      	movs	r3, #13
 800935c:	e0e4      	b.n	8009528 <find_volume+0x4f8>
		fmt = FS_FAT32;
 800935e:	2303      	movs	r3, #3
 8009360:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009366:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800936a:	4293      	cmp	r3, r2
 800936c:	d802      	bhi.n	8009374 <find_volume+0x344>
 800936e:	2302      	movs	r3, #2
 8009370:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8009374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009376:	f640 72f5 	movw	r2, #4085	; 0xff5
 800937a:	4293      	cmp	r3, r2
 800937c:	d802      	bhi.n	8009384 <find_volume+0x354>
 800937e:	2301      	movs	r3, #1
 8009380:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8009384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009386:	1c9a      	adds	r2, r3, #2
 8009388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800938a:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800938c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800938e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009390:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8009392:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009394:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009396:	441a      	add	r2, r3
 8009398:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800939a:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800939c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800939e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093a0:	441a      	add	r2, r3
 80093a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093a4:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 80093a6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80093aa:	2b03      	cmp	r3, #3
 80093ac:	d11e      	bne.n	80093ec <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80093ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093b0:	3338      	adds	r3, #56	; 0x38
 80093b2:	332a      	adds	r3, #42	; 0x2a
 80093b4:	4618      	mov	r0, r3
 80093b6:	f7fd ffcb 	bl	8007350 <ld_word>
 80093ba:	4603      	mov	r3, r0
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d001      	beq.n	80093c4 <find_volume+0x394>
 80093c0:	230d      	movs	r3, #13
 80093c2:	e0b1      	b.n	8009528 <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 80093c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093c6:	891b      	ldrh	r3, [r3, #8]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d001      	beq.n	80093d0 <find_volume+0x3a0>
 80093cc:	230d      	movs	r3, #13
 80093ce:	e0ab      	b.n	8009528 <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 80093d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093d2:	3338      	adds	r3, #56	; 0x38
 80093d4:	332c      	adds	r3, #44	; 0x2c
 80093d6:	4618      	mov	r0, r3
 80093d8:	f7fd ffd1 	bl	800737e <ld_dword>
 80093dc:	4602      	mov	r2, r0
 80093de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093e0:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80093e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093e4:	69db      	ldr	r3, [r3, #28]
 80093e6:	009b      	lsls	r3, r3, #2
 80093e8:	647b      	str	r3, [r7, #68]	; 0x44
 80093ea:	e01f      	b.n	800942c <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80093ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093ee:	891b      	ldrh	r3, [r3, #8]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d101      	bne.n	80093f8 <find_volume+0x3c8>
 80093f4:	230d      	movs	r3, #13
 80093f6:	e097      	b.n	8009528 <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80093f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80093fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80093fe:	441a      	add	r2, r3
 8009400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009402:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009404:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009408:	2b02      	cmp	r3, #2
 800940a:	d103      	bne.n	8009414 <find_volume+0x3e4>
 800940c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800940e:	69db      	ldr	r3, [r3, #28]
 8009410:	005b      	lsls	r3, r3, #1
 8009412:	e00a      	b.n	800942a <find_volume+0x3fa>
 8009414:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009416:	69da      	ldr	r2, [r3, #28]
 8009418:	4613      	mov	r3, r2
 800941a:	005b      	lsls	r3, r3, #1
 800941c:	4413      	add	r3, r2
 800941e:	085a      	lsrs	r2, r3, #1
 8009420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009422:	69db      	ldr	r3, [r3, #28]
 8009424:	f003 0301 	and.w	r3, r3, #1
 8009428:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800942a:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800942c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800942e:	6a1a      	ldr	r2, [r3, #32]
 8009430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009432:	899b      	ldrh	r3, [r3, #12]
 8009434:	4619      	mov	r1, r3
 8009436:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009438:	440b      	add	r3, r1
 800943a:	3b01      	subs	r3, #1
 800943c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800943e:	8989      	ldrh	r1, [r1, #12]
 8009440:	fbb3 f3f1 	udiv	r3, r3, r1
 8009444:	429a      	cmp	r2, r3
 8009446:	d201      	bcs.n	800944c <find_volume+0x41c>
 8009448:	230d      	movs	r3, #13
 800944a:	e06d      	b.n	8009528 <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800944c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800944e:	f04f 32ff 	mov.w	r2, #4294967295
 8009452:	619a      	str	r2, [r3, #24]
 8009454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009456:	699a      	ldr	r2, [r3, #24]
 8009458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800945a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800945c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800945e:	2280      	movs	r2, #128	; 0x80
 8009460:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8009462:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009466:	2b03      	cmp	r3, #3
 8009468:	d149      	bne.n	80094fe <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800946a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800946c:	3338      	adds	r3, #56	; 0x38
 800946e:	3330      	adds	r3, #48	; 0x30
 8009470:	4618      	mov	r0, r3
 8009472:	f7fd ff6d 	bl	8007350 <ld_word>
 8009476:	4603      	mov	r3, r0
 8009478:	2b01      	cmp	r3, #1
 800947a:	d140      	bne.n	80094fe <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800947c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800947e:	3301      	adds	r3, #1
 8009480:	4619      	mov	r1, r3
 8009482:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009484:	f7fe fa06 	bl	8007894 <move_window>
 8009488:	4603      	mov	r3, r0
 800948a:	2b00      	cmp	r3, #0
 800948c:	d137      	bne.n	80094fe <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800948e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009490:	2200      	movs	r2, #0
 8009492:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8009494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009496:	3338      	adds	r3, #56	; 0x38
 8009498:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800949c:	4618      	mov	r0, r3
 800949e:	f7fd ff57 	bl	8007350 <ld_word>
 80094a2:	4603      	mov	r3, r0
 80094a4:	461a      	mov	r2, r3
 80094a6:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80094aa:	429a      	cmp	r2, r3
 80094ac:	d127      	bne.n	80094fe <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80094ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094b0:	3338      	adds	r3, #56	; 0x38
 80094b2:	4618      	mov	r0, r3
 80094b4:	f7fd ff63 	bl	800737e <ld_dword>
 80094b8:	4603      	mov	r3, r0
 80094ba:	4a1d      	ldr	r2, [pc, #116]	; (8009530 <find_volume+0x500>)
 80094bc:	4293      	cmp	r3, r2
 80094be:	d11e      	bne.n	80094fe <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80094c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094c2:	3338      	adds	r3, #56	; 0x38
 80094c4:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80094c8:	4618      	mov	r0, r3
 80094ca:	f7fd ff58 	bl	800737e <ld_dword>
 80094ce:	4603      	mov	r3, r0
 80094d0:	4a18      	ldr	r2, [pc, #96]	; (8009534 <find_volume+0x504>)
 80094d2:	4293      	cmp	r3, r2
 80094d4:	d113      	bne.n	80094fe <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 80094d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094d8:	3338      	adds	r3, #56	; 0x38
 80094da:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80094de:	4618      	mov	r0, r3
 80094e0:	f7fd ff4d 	bl	800737e <ld_dword>
 80094e4:	4602      	mov	r2, r0
 80094e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094e8:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80094ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094ec:	3338      	adds	r3, #56	; 0x38
 80094ee:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80094f2:	4618      	mov	r0, r3
 80094f4:	f7fd ff43 	bl	800737e <ld_dword>
 80094f8:	4602      	mov	r2, r0
 80094fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094fc:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80094fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009500:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8009504:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8009506:	4b0c      	ldr	r3, [pc, #48]	; (8009538 <find_volume+0x508>)
 8009508:	881b      	ldrh	r3, [r3, #0]
 800950a:	3301      	adds	r3, #1
 800950c:	b29a      	uxth	r2, r3
 800950e:	4b0a      	ldr	r3, [pc, #40]	; (8009538 <find_volume+0x508>)
 8009510:	801a      	strh	r2, [r3, #0]
 8009512:	4b09      	ldr	r3, [pc, #36]	; (8009538 <find_volume+0x508>)
 8009514:	881a      	ldrh	r2, [r3, #0]
 8009516:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009518:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800951a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800951c:	4a07      	ldr	r2, [pc, #28]	; (800953c <find_volume+0x50c>)
 800951e:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8009520:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009522:	f7fe f94f 	bl	80077c4 <clear_lock>
#endif
	return FR_OK;
 8009526:	2300      	movs	r3, #0
}
 8009528:	4618      	mov	r0, r3
 800952a:	3758      	adds	r7, #88	; 0x58
 800952c:	46bd      	mov	sp, r7
 800952e:	bd80      	pop	{r7, pc}
 8009530:	41615252 	.word	0x41615252
 8009534:	61417272 	.word	0x61417272
 8009538:	20000114 	.word	0x20000114
 800953c:	20000138 	.word	0x20000138

08009540 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8009540:	b580      	push	{r7, lr}
 8009542:	b084      	sub	sp, #16
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
 8009548:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800954a:	2309      	movs	r3, #9
 800954c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d01c      	beq.n	800958e <validate+0x4e>
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d018      	beq.n	800958e <validate+0x4e>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	781b      	ldrb	r3, [r3, #0]
 8009562:	2b00      	cmp	r3, #0
 8009564:	d013      	beq.n	800958e <validate+0x4e>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	889a      	ldrh	r2, [r3, #4]
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	88db      	ldrh	r3, [r3, #6]
 8009570:	429a      	cmp	r2, r3
 8009572:	d10c      	bne.n	800958e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	785b      	ldrb	r3, [r3, #1]
 800957a:	4618      	mov	r0, r3
 800957c:	f7fd fe4a 	bl	8007214 <disk_status>
 8009580:	4603      	mov	r3, r0
 8009582:	f003 0301 	and.w	r3, r3, #1
 8009586:	2b00      	cmp	r3, #0
 8009588:	d101      	bne.n	800958e <validate+0x4e>
			res = FR_OK;
 800958a:	2300      	movs	r3, #0
 800958c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800958e:	7bfb      	ldrb	r3, [r7, #15]
 8009590:	2b00      	cmp	r3, #0
 8009592:	d102      	bne.n	800959a <validate+0x5a>
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	e000      	b.n	800959c <validate+0x5c>
 800959a:	2300      	movs	r3, #0
 800959c:	683a      	ldr	r2, [r7, #0]
 800959e:	6013      	str	r3, [r2, #0]
	return res;
 80095a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80095a2:	4618      	mov	r0, r3
 80095a4:	3710      	adds	r7, #16
 80095a6:	46bd      	mov	sp, r7
 80095a8:	bd80      	pop	{r7, pc}
	...

080095ac <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b088      	sub	sp, #32
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	60f8      	str	r0, [r7, #12]
 80095b4:	60b9      	str	r1, [r7, #8]
 80095b6:	4613      	mov	r3, r2
 80095b8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80095be:	f107 0310 	add.w	r3, r7, #16
 80095c2:	4618      	mov	r0, r3
 80095c4:	f7ff fc9a 	bl	8008efc <get_ldnumber>
 80095c8:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80095ca:	69fb      	ldr	r3, [r7, #28]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	da01      	bge.n	80095d4 <f_mount+0x28>
 80095d0:	230b      	movs	r3, #11
 80095d2:	e02b      	b.n	800962c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80095d4:	4a17      	ldr	r2, [pc, #92]	; (8009634 <f_mount+0x88>)
 80095d6:	69fb      	ldr	r3, [r7, #28]
 80095d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80095dc:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80095de:	69bb      	ldr	r3, [r7, #24]
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d005      	beq.n	80095f0 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80095e4:	69b8      	ldr	r0, [r7, #24]
 80095e6:	f7fe f8ed 	bl	80077c4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80095ea:	69bb      	ldr	r3, [r7, #24]
 80095ec:	2200      	movs	r2, #0
 80095ee:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d002      	beq.n	80095fc <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	2200      	movs	r2, #0
 80095fa:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80095fc:	68fa      	ldr	r2, [r7, #12]
 80095fe:	490d      	ldr	r1, [pc, #52]	; (8009634 <f_mount+0x88>)
 8009600:	69fb      	ldr	r3, [r7, #28]
 8009602:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	2b00      	cmp	r3, #0
 800960a:	d002      	beq.n	8009612 <f_mount+0x66>
 800960c:	79fb      	ldrb	r3, [r7, #7]
 800960e:	2b01      	cmp	r3, #1
 8009610:	d001      	beq.n	8009616 <f_mount+0x6a>
 8009612:	2300      	movs	r3, #0
 8009614:	e00a      	b.n	800962c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8009616:	f107 010c 	add.w	r1, r7, #12
 800961a:	f107 0308 	add.w	r3, r7, #8
 800961e:	2200      	movs	r2, #0
 8009620:	4618      	mov	r0, r3
 8009622:	f7ff fd05 	bl	8009030 <find_volume>
 8009626:	4603      	mov	r3, r0
 8009628:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800962a:	7dfb      	ldrb	r3, [r7, #23]
}
 800962c:	4618      	mov	r0, r3
 800962e:	3720      	adds	r7, #32
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}
 8009634:	20000110 	.word	0x20000110

08009638 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009638:	b580      	push	{r7, lr}
 800963a:	b09a      	sub	sp, #104	; 0x68
 800963c:	af00      	add	r7, sp, #0
 800963e:	60f8      	str	r0, [r7, #12]
 8009640:	60b9      	str	r1, [r7, #8]
 8009642:	4613      	mov	r3, r2
 8009644:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	2b00      	cmp	r3, #0
 800964a:	d101      	bne.n	8009650 <f_open+0x18>
 800964c:	2309      	movs	r3, #9
 800964e:	e1bb      	b.n	80099c8 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009650:	79fb      	ldrb	r3, [r7, #7]
 8009652:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009656:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8009658:	79fa      	ldrb	r2, [r7, #7]
 800965a:	f107 0114 	add.w	r1, r7, #20
 800965e:	f107 0308 	add.w	r3, r7, #8
 8009662:	4618      	mov	r0, r3
 8009664:	f7ff fce4 	bl	8009030 <find_volume>
 8009668:	4603      	mov	r3, r0
 800966a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800966e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009672:	2b00      	cmp	r3, #0
 8009674:	f040 819f 	bne.w	80099b6 <f_open+0x37e>
		dj.obj.fs = fs;
 8009678:	697b      	ldr	r3, [r7, #20]
 800967a:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800967c:	68ba      	ldr	r2, [r7, #8]
 800967e:	f107 0318 	add.w	r3, r7, #24
 8009682:	4611      	mov	r1, r2
 8009684:	4618      	mov	r0, r3
 8009686:	f7ff fbc3 	bl	8008e10 <follow_path>
 800968a:	4603      	mov	r3, r0
 800968c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009690:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009694:	2b00      	cmp	r3, #0
 8009696:	d11a      	bne.n	80096ce <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009698:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800969c:	b25b      	sxtb	r3, r3
 800969e:	2b00      	cmp	r3, #0
 80096a0:	da03      	bge.n	80096aa <f_open+0x72>
				res = FR_INVALID_NAME;
 80096a2:	2306      	movs	r3, #6
 80096a4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80096a8:	e011      	b.n	80096ce <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80096aa:	79fb      	ldrb	r3, [r7, #7]
 80096ac:	f023 0301 	bic.w	r3, r3, #1
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	bf14      	ite	ne
 80096b4:	2301      	movne	r3, #1
 80096b6:	2300      	moveq	r3, #0
 80096b8:	b2db      	uxtb	r3, r3
 80096ba:	461a      	mov	r2, r3
 80096bc:	f107 0318 	add.w	r3, r7, #24
 80096c0:	4611      	mov	r1, r2
 80096c2:	4618      	mov	r0, r3
 80096c4:	f7fd ff3c 	bl	8007540 <chk_lock>
 80096c8:	4603      	mov	r3, r0
 80096ca:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80096ce:	79fb      	ldrb	r3, [r7, #7]
 80096d0:	f003 031c 	and.w	r3, r3, #28
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d07f      	beq.n	80097d8 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 80096d8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d017      	beq.n	8009710 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80096e0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80096e4:	2b04      	cmp	r3, #4
 80096e6:	d10e      	bne.n	8009706 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80096e8:	f7fd ff84 	bl	80075f4 <enq_lock>
 80096ec:	4603      	mov	r3, r0
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d006      	beq.n	8009700 <f_open+0xc8>
 80096f2:	f107 0318 	add.w	r3, r7, #24
 80096f6:	4618      	mov	r0, r3
 80096f8:	f7ff f8da 	bl	80088b0 <dir_register>
 80096fc:	4603      	mov	r3, r0
 80096fe:	e000      	b.n	8009702 <f_open+0xca>
 8009700:	2312      	movs	r3, #18
 8009702:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009706:	79fb      	ldrb	r3, [r7, #7]
 8009708:	f043 0308 	orr.w	r3, r3, #8
 800970c:	71fb      	strb	r3, [r7, #7]
 800970e:	e010      	b.n	8009732 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009710:	7fbb      	ldrb	r3, [r7, #30]
 8009712:	f003 0311 	and.w	r3, r3, #17
 8009716:	2b00      	cmp	r3, #0
 8009718:	d003      	beq.n	8009722 <f_open+0xea>
					res = FR_DENIED;
 800971a:	2307      	movs	r3, #7
 800971c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009720:	e007      	b.n	8009732 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009722:	79fb      	ldrb	r3, [r7, #7]
 8009724:	f003 0304 	and.w	r3, r3, #4
 8009728:	2b00      	cmp	r3, #0
 800972a:	d002      	beq.n	8009732 <f_open+0xfa>
 800972c:	2308      	movs	r3, #8
 800972e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009732:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009736:	2b00      	cmp	r3, #0
 8009738:	d168      	bne.n	800980c <f_open+0x1d4>
 800973a:	79fb      	ldrb	r3, [r7, #7]
 800973c:	f003 0308 	and.w	r3, r3, #8
 8009740:	2b00      	cmp	r3, #0
 8009742:	d063      	beq.n	800980c <f_open+0x1d4>
				dw = GET_FATTIME();
 8009744:	f7fd fd0a 	bl	800715c <get_fattime>
 8009748:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800974a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800974c:	330e      	adds	r3, #14
 800974e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009750:	4618      	mov	r0, r3
 8009752:	f7fd fe50 	bl	80073f6 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009756:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009758:	3316      	adds	r3, #22
 800975a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800975c:	4618      	mov	r0, r3
 800975e:	f7fd fe4a 	bl	80073f6 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009764:	330b      	adds	r3, #11
 8009766:	2220      	movs	r2, #32
 8009768:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800976a:	697b      	ldr	r3, [r7, #20]
 800976c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800976e:	4611      	mov	r1, r2
 8009770:	4618      	mov	r0, r3
 8009772:	f7fe fe15 	bl	80083a0 <ld_clust>
 8009776:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009778:	697b      	ldr	r3, [r7, #20]
 800977a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800977c:	2200      	movs	r2, #0
 800977e:	4618      	mov	r0, r3
 8009780:	f7fe fe2d 	bl	80083de <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009786:	331c      	adds	r3, #28
 8009788:	2100      	movs	r1, #0
 800978a:	4618      	mov	r0, r3
 800978c:	f7fd fe33 	bl	80073f6 <st_dword>
					fs->wflag = 1;
 8009790:	697b      	ldr	r3, [r7, #20]
 8009792:	2201      	movs	r2, #1
 8009794:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009796:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009798:	2b00      	cmp	r3, #0
 800979a:	d037      	beq.n	800980c <f_open+0x1d4>
						dw = fs->winsect;
 800979c:	697b      	ldr	r3, [r7, #20]
 800979e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097a0:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 80097a2:	f107 0318 	add.w	r3, r7, #24
 80097a6:	2200      	movs	r2, #0
 80097a8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80097aa:	4618      	mov	r0, r3
 80097ac:	f7fe fb1e 	bl	8007dec <remove_chain>
 80097b0:	4603      	mov	r3, r0
 80097b2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 80097b6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d126      	bne.n	800980c <f_open+0x1d4>
							res = move_window(fs, dw);
 80097be:	697b      	ldr	r3, [r7, #20]
 80097c0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80097c2:	4618      	mov	r0, r3
 80097c4:	f7fe f866 	bl	8007894 <move_window>
 80097c8:	4603      	mov	r3, r0
 80097ca:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80097ce:	697b      	ldr	r3, [r7, #20]
 80097d0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80097d2:	3a01      	subs	r2, #1
 80097d4:	615a      	str	r2, [r3, #20]
 80097d6:	e019      	b.n	800980c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80097d8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d115      	bne.n	800980c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80097e0:	7fbb      	ldrb	r3, [r7, #30]
 80097e2:	f003 0310 	and.w	r3, r3, #16
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d003      	beq.n	80097f2 <f_open+0x1ba>
					res = FR_NO_FILE;
 80097ea:	2304      	movs	r3, #4
 80097ec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80097f0:	e00c      	b.n	800980c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80097f2:	79fb      	ldrb	r3, [r7, #7]
 80097f4:	f003 0302 	and.w	r3, r3, #2
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d007      	beq.n	800980c <f_open+0x1d4>
 80097fc:	7fbb      	ldrb	r3, [r7, #30]
 80097fe:	f003 0301 	and.w	r3, r3, #1
 8009802:	2b00      	cmp	r3, #0
 8009804:	d002      	beq.n	800980c <f_open+0x1d4>
						res = FR_DENIED;
 8009806:	2307      	movs	r3, #7
 8009808:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800980c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009810:	2b00      	cmp	r3, #0
 8009812:	d128      	bne.n	8009866 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009814:	79fb      	ldrb	r3, [r7, #7]
 8009816:	f003 0308 	and.w	r3, r3, #8
 800981a:	2b00      	cmp	r3, #0
 800981c:	d003      	beq.n	8009826 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800981e:	79fb      	ldrb	r3, [r7, #7]
 8009820:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009824:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009826:	697b      	ldr	r3, [r7, #20]
 8009828:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800982e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009834:	79fb      	ldrb	r3, [r7, #7]
 8009836:	f023 0301 	bic.w	r3, r3, #1
 800983a:	2b00      	cmp	r3, #0
 800983c:	bf14      	ite	ne
 800983e:	2301      	movne	r3, #1
 8009840:	2300      	moveq	r3, #0
 8009842:	b2db      	uxtb	r3, r3
 8009844:	461a      	mov	r2, r3
 8009846:	f107 0318 	add.w	r3, r7, #24
 800984a:	4611      	mov	r1, r2
 800984c:	4618      	mov	r0, r3
 800984e:	f7fd fef1 	bl	8007634 <inc_lock>
 8009852:	4602      	mov	r2, r0
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	691b      	ldr	r3, [r3, #16]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d102      	bne.n	8009866 <f_open+0x22e>
 8009860:	2302      	movs	r3, #2
 8009862:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 8009866:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800986a:	2b00      	cmp	r3, #0
 800986c:	f040 80a3 	bne.w	80099b6 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009870:	697b      	ldr	r3, [r7, #20]
 8009872:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009874:	4611      	mov	r1, r2
 8009876:	4618      	mov	r0, r3
 8009878:	f7fe fd92 	bl	80083a0 <ld_clust>
 800987c:	4602      	mov	r2, r0
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009884:	331c      	adds	r3, #28
 8009886:	4618      	mov	r0, r3
 8009888:	f7fd fd79 	bl	800737e <ld_dword>
 800988c:	4602      	mov	r2, r0
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	2200      	movs	r2, #0
 8009896:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009898:	697a      	ldr	r2, [r7, #20]
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800989e:	697b      	ldr	r3, [r7, #20]
 80098a0:	88da      	ldrh	r2, [r3, #6]
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	79fa      	ldrb	r2, [r7, #7]
 80098aa:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	2200      	movs	r2, #0
 80098b0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	2200      	movs	r2, #0
 80098b6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	2200      	movs	r2, #0
 80098bc:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	3330      	adds	r3, #48	; 0x30
 80098c2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80098c6:	2100      	movs	r1, #0
 80098c8:	4618      	mov	r0, r3
 80098ca:	f7fd fddf 	bl	800748c <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80098ce:	79fb      	ldrb	r3, [r7, #7]
 80098d0:	f003 0320 	and.w	r3, r3, #32
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d06e      	beq.n	80099b6 <f_open+0x37e>
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	68db      	ldr	r3, [r3, #12]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d06a      	beq.n	80099b6 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	68da      	ldr	r2, [r3, #12]
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80098e8:	697b      	ldr	r3, [r7, #20]
 80098ea:	895b      	ldrh	r3, [r3, #10]
 80098ec:	461a      	mov	r2, r3
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	899b      	ldrh	r3, [r3, #12]
 80098f2:	fb03 f302 	mul.w	r3, r3, r2
 80098f6:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	689b      	ldr	r3, [r3, #8]
 80098fc:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	68db      	ldr	r3, [r3, #12]
 8009902:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009904:	e016      	b.n	8009934 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800990a:	4618      	mov	r0, r3
 800990c:	f7fe f87e 	bl	8007a0c <get_fat>
 8009910:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8009912:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009914:	2b01      	cmp	r3, #1
 8009916:	d802      	bhi.n	800991e <f_open+0x2e6>
 8009918:	2302      	movs	r3, #2
 800991a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800991e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009924:	d102      	bne.n	800992c <f_open+0x2f4>
 8009926:	2301      	movs	r3, #1
 8009928:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800992c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800992e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009930:	1ad3      	subs	r3, r2, r3
 8009932:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009934:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009938:	2b00      	cmp	r3, #0
 800993a:	d103      	bne.n	8009944 <f_open+0x30c>
 800993c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800993e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009940:	429a      	cmp	r2, r3
 8009942:	d8e0      	bhi.n	8009906 <f_open+0x2ce>
				}
				fp->clust = clst;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009948:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800994a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800994e:	2b00      	cmp	r3, #0
 8009950:	d131      	bne.n	80099b6 <f_open+0x37e>
 8009952:	697b      	ldr	r3, [r7, #20]
 8009954:	899b      	ldrh	r3, [r3, #12]
 8009956:	461a      	mov	r2, r3
 8009958:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800995a:	fbb3 f1f2 	udiv	r1, r3, r2
 800995e:	fb02 f201 	mul.w	r2, r2, r1
 8009962:	1a9b      	subs	r3, r3, r2
 8009964:	2b00      	cmp	r3, #0
 8009966:	d026      	beq.n	80099b6 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009968:	697b      	ldr	r3, [r7, #20]
 800996a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800996c:	4618      	mov	r0, r3
 800996e:	f7fe f82f 	bl	80079d0 <clust2sect>
 8009972:	64f8      	str	r0, [r7, #76]	; 0x4c
 8009974:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009976:	2b00      	cmp	r3, #0
 8009978:	d103      	bne.n	8009982 <f_open+0x34a>
						res = FR_INT_ERR;
 800997a:	2302      	movs	r3, #2
 800997c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009980:	e019      	b.n	80099b6 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009982:	697b      	ldr	r3, [r7, #20]
 8009984:	899b      	ldrh	r3, [r3, #12]
 8009986:	461a      	mov	r2, r3
 8009988:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800998a:	fbb3 f2f2 	udiv	r2, r3, r2
 800998e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009990:	441a      	add	r2, r3
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	7858      	ldrb	r0, [r3, #1]
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	6a1a      	ldr	r2, [r3, #32]
 80099a4:	2301      	movs	r3, #1
 80099a6:	f7fd fc75 	bl	8007294 <disk_read>
 80099aa:	4603      	mov	r3, r0
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d002      	beq.n	80099b6 <f_open+0x37e>
 80099b0:	2301      	movs	r3, #1
 80099b2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80099b6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d002      	beq.n	80099c4 <f_open+0x38c>
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	2200      	movs	r2, #0
 80099c2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80099c4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80099c8:	4618      	mov	r0, r3
 80099ca:	3768      	adds	r7, #104	; 0x68
 80099cc:	46bd      	mov	sp, r7
 80099ce:	bd80      	pop	{r7, pc}

080099d0 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b08c      	sub	sp, #48	; 0x30
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	60f8      	str	r0, [r7, #12]
 80099d8:	60b9      	str	r1, [r7, #8]
 80099da:	607a      	str	r2, [r7, #4]
 80099dc:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80099de:	68bb      	ldr	r3, [r7, #8]
 80099e0:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	2200      	movs	r2, #0
 80099e6:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	f107 0210 	add.w	r2, r7, #16
 80099ee:	4611      	mov	r1, r2
 80099f0:	4618      	mov	r0, r3
 80099f2:	f7ff fda5 	bl	8009540 <validate>
 80099f6:	4603      	mov	r3, r0
 80099f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80099fc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d107      	bne.n	8009a14 <f_write+0x44>
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	7d5b      	ldrb	r3, [r3, #21]
 8009a08:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8009a0c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d002      	beq.n	8009a1a <f_write+0x4a>
 8009a14:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009a18:	e16a      	b.n	8009cf0 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	7d1b      	ldrb	r3, [r3, #20]
 8009a1e:	f003 0302 	and.w	r3, r3, #2
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d101      	bne.n	8009a2a <f_write+0x5a>
 8009a26:	2307      	movs	r3, #7
 8009a28:	e162      	b.n	8009cf0 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	699a      	ldr	r2, [r3, #24]
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	441a      	add	r2, r3
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	699b      	ldr	r3, [r3, #24]
 8009a36:	429a      	cmp	r2, r3
 8009a38:	f080 814c 	bcs.w	8009cd4 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	699b      	ldr	r3, [r3, #24]
 8009a40:	43db      	mvns	r3, r3
 8009a42:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8009a44:	e146      	b.n	8009cd4 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	699b      	ldr	r3, [r3, #24]
 8009a4a:	693a      	ldr	r2, [r7, #16]
 8009a4c:	8992      	ldrh	r2, [r2, #12]
 8009a4e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009a52:	fb02 f201 	mul.w	r2, r2, r1
 8009a56:	1a9b      	subs	r3, r3, r2
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	f040 80f1 	bne.w	8009c40 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	699b      	ldr	r3, [r3, #24]
 8009a62:	693a      	ldr	r2, [r7, #16]
 8009a64:	8992      	ldrh	r2, [r2, #12]
 8009a66:	fbb3 f3f2 	udiv	r3, r3, r2
 8009a6a:	693a      	ldr	r2, [r7, #16]
 8009a6c:	8952      	ldrh	r2, [r2, #10]
 8009a6e:	3a01      	subs	r2, #1
 8009a70:	4013      	ands	r3, r2
 8009a72:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8009a74:	69bb      	ldr	r3, [r7, #24]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d143      	bne.n	8009b02 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	699b      	ldr	r3, [r3, #24]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d10c      	bne.n	8009a9c <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	689b      	ldr	r3, [r3, #8]
 8009a86:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8009a88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d11a      	bne.n	8009ac4 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	2100      	movs	r1, #0
 8009a92:	4618      	mov	r0, r3
 8009a94:	f7fe fa0f 	bl	8007eb6 <create_chain>
 8009a98:	62b8      	str	r0, [r7, #40]	; 0x28
 8009a9a:	e013      	b.n	8009ac4 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d007      	beq.n	8009ab4 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	699b      	ldr	r3, [r3, #24]
 8009aa8:	4619      	mov	r1, r3
 8009aaa:	68f8      	ldr	r0, [r7, #12]
 8009aac:	f7fe fa9b 	bl	8007fe6 <clmt_clust>
 8009ab0:	62b8      	str	r0, [r7, #40]	; 0x28
 8009ab2:	e007      	b.n	8009ac4 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009ab4:	68fa      	ldr	r2, [r7, #12]
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	69db      	ldr	r3, [r3, #28]
 8009aba:	4619      	mov	r1, r3
 8009abc:	4610      	mov	r0, r2
 8009abe:	f7fe f9fa 	bl	8007eb6 <create_chain>
 8009ac2:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	f000 8109 	beq.w	8009cde <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ace:	2b01      	cmp	r3, #1
 8009ad0:	d104      	bne.n	8009adc <f_write+0x10c>
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	2202      	movs	r2, #2
 8009ad6:	755a      	strb	r2, [r3, #21]
 8009ad8:	2302      	movs	r3, #2
 8009ada:	e109      	b.n	8009cf0 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009adc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ae2:	d104      	bne.n	8009aee <f_write+0x11e>
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	2201      	movs	r2, #1
 8009ae8:	755a      	strb	r2, [r3, #21]
 8009aea:	2301      	movs	r3, #1
 8009aec:	e100      	b.n	8009cf0 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009af2:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	689b      	ldr	r3, [r3, #8]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d102      	bne.n	8009b02 <f_write+0x132>
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009b00:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	7d1b      	ldrb	r3, [r3, #20]
 8009b06:	b25b      	sxtb	r3, r3
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	da18      	bge.n	8009b3e <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009b0c:	693b      	ldr	r3, [r7, #16]
 8009b0e:	7858      	ldrb	r0, [r3, #1]
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	6a1a      	ldr	r2, [r3, #32]
 8009b1a:	2301      	movs	r3, #1
 8009b1c:	f7fd fbda 	bl	80072d4 <disk_write>
 8009b20:	4603      	mov	r3, r0
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d004      	beq.n	8009b30 <f_write+0x160>
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	2201      	movs	r2, #1
 8009b2a:	755a      	strb	r2, [r3, #21]
 8009b2c:	2301      	movs	r3, #1
 8009b2e:	e0df      	b.n	8009cf0 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	7d1b      	ldrb	r3, [r3, #20]
 8009b34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009b38:	b2da      	uxtb	r2, r3
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009b3e:	693a      	ldr	r2, [r7, #16]
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	69db      	ldr	r3, [r3, #28]
 8009b44:	4619      	mov	r1, r3
 8009b46:	4610      	mov	r0, r2
 8009b48:	f7fd ff42 	bl	80079d0 <clust2sect>
 8009b4c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009b4e:	697b      	ldr	r3, [r7, #20]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d104      	bne.n	8009b5e <f_write+0x18e>
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	2202      	movs	r2, #2
 8009b58:	755a      	strb	r2, [r3, #21]
 8009b5a:	2302      	movs	r3, #2
 8009b5c:	e0c8      	b.n	8009cf0 <f_write+0x320>
			sect += csect;
 8009b5e:	697a      	ldr	r2, [r7, #20]
 8009b60:	69bb      	ldr	r3, [r7, #24]
 8009b62:	4413      	add	r3, r2
 8009b64:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8009b66:	693b      	ldr	r3, [r7, #16]
 8009b68:	899b      	ldrh	r3, [r3, #12]
 8009b6a:	461a      	mov	r2, r3
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009b72:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8009b74:	6a3b      	ldr	r3, [r7, #32]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d043      	beq.n	8009c02 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009b7a:	69ba      	ldr	r2, [r7, #24]
 8009b7c:	6a3b      	ldr	r3, [r7, #32]
 8009b7e:	4413      	add	r3, r2
 8009b80:	693a      	ldr	r2, [r7, #16]
 8009b82:	8952      	ldrh	r2, [r2, #10]
 8009b84:	4293      	cmp	r3, r2
 8009b86:	d905      	bls.n	8009b94 <f_write+0x1c4>
					cc = fs->csize - csect;
 8009b88:	693b      	ldr	r3, [r7, #16]
 8009b8a:	895b      	ldrh	r3, [r3, #10]
 8009b8c:	461a      	mov	r2, r3
 8009b8e:	69bb      	ldr	r3, [r7, #24]
 8009b90:	1ad3      	subs	r3, r2, r3
 8009b92:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009b94:	693b      	ldr	r3, [r7, #16]
 8009b96:	7858      	ldrb	r0, [r3, #1]
 8009b98:	6a3b      	ldr	r3, [r7, #32]
 8009b9a:	697a      	ldr	r2, [r7, #20]
 8009b9c:	69f9      	ldr	r1, [r7, #28]
 8009b9e:	f7fd fb99 	bl	80072d4 <disk_write>
 8009ba2:	4603      	mov	r3, r0
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d004      	beq.n	8009bb2 <f_write+0x1e2>
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	2201      	movs	r2, #1
 8009bac:	755a      	strb	r2, [r3, #21]
 8009bae:	2301      	movs	r3, #1
 8009bb0:	e09e      	b.n	8009cf0 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	6a1a      	ldr	r2, [r3, #32]
 8009bb6:	697b      	ldr	r3, [r7, #20]
 8009bb8:	1ad3      	subs	r3, r2, r3
 8009bba:	6a3a      	ldr	r2, [r7, #32]
 8009bbc:	429a      	cmp	r2, r3
 8009bbe:	d918      	bls.n	8009bf2 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	6a1a      	ldr	r2, [r3, #32]
 8009bca:	697b      	ldr	r3, [r7, #20]
 8009bcc:	1ad3      	subs	r3, r2, r3
 8009bce:	693a      	ldr	r2, [r7, #16]
 8009bd0:	8992      	ldrh	r2, [r2, #12]
 8009bd2:	fb02 f303 	mul.w	r3, r2, r3
 8009bd6:	69fa      	ldr	r2, [r7, #28]
 8009bd8:	18d1      	adds	r1, r2, r3
 8009bda:	693b      	ldr	r3, [r7, #16]
 8009bdc:	899b      	ldrh	r3, [r3, #12]
 8009bde:	461a      	mov	r2, r3
 8009be0:	f7fd fc34 	bl	800744c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	7d1b      	ldrb	r3, [r3, #20]
 8009be8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009bec:	b2da      	uxtb	r2, r3
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8009bf2:	693b      	ldr	r3, [r7, #16]
 8009bf4:	899b      	ldrh	r3, [r3, #12]
 8009bf6:	461a      	mov	r2, r3
 8009bf8:	6a3b      	ldr	r3, [r7, #32]
 8009bfa:	fb02 f303 	mul.w	r3, r2, r3
 8009bfe:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8009c00:	e04b      	b.n	8009c9a <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	6a1b      	ldr	r3, [r3, #32]
 8009c06:	697a      	ldr	r2, [r7, #20]
 8009c08:	429a      	cmp	r2, r3
 8009c0a:	d016      	beq.n	8009c3a <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	699a      	ldr	r2, [r3, #24]
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009c14:	429a      	cmp	r2, r3
 8009c16:	d210      	bcs.n	8009c3a <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8009c18:	693b      	ldr	r3, [r7, #16]
 8009c1a:	7858      	ldrb	r0, [r3, #1]
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009c22:	2301      	movs	r3, #1
 8009c24:	697a      	ldr	r2, [r7, #20]
 8009c26:	f7fd fb35 	bl	8007294 <disk_read>
 8009c2a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d004      	beq.n	8009c3a <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	2201      	movs	r2, #1
 8009c34:	755a      	strb	r2, [r3, #21]
 8009c36:	2301      	movs	r3, #1
 8009c38:	e05a      	b.n	8009cf0 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	697a      	ldr	r2, [r7, #20]
 8009c3e:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009c40:	693b      	ldr	r3, [r7, #16]
 8009c42:	899b      	ldrh	r3, [r3, #12]
 8009c44:	4618      	mov	r0, r3
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	699b      	ldr	r3, [r3, #24]
 8009c4a:	693a      	ldr	r2, [r7, #16]
 8009c4c:	8992      	ldrh	r2, [r2, #12]
 8009c4e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009c52:	fb02 f201 	mul.w	r2, r2, r1
 8009c56:	1a9b      	subs	r3, r3, r2
 8009c58:	1ac3      	subs	r3, r0, r3
 8009c5a:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8009c5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	429a      	cmp	r2, r3
 8009c62:	d901      	bls.n	8009c68 <f_write+0x298>
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	699b      	ldr	r3, [r3, #24]
 8009c72:	693a      	ldr	r2, [r7, #16]
 8009c74:	8992      	ldrh	r2, [r2, #12]
 8009c76:	fbb3 f0f2 	udiv	r0, r3, r2
 8009c7a:	fb02 f200 	mul.w	r2, r2, r0
 8009c7e:	1a9b      	subs	r3, r3, r2
 8009c80:	440b      	add	r3, r1
 8009c82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009c84:	69f9      	ldr	r1, [r7, #28]
 8009c86:	4618      	mov	r0, r3
 8009c88:	f7fd fbe0 	bl	800744c <mem_cpy>
		fp->flag |= FA_DIRTY;
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	7d1b      	ldrb	r3, [r3, #20]
 8009c90:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009c94:	b2da      	uxtb	r2, r3
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8009c9a:	69fa      	ldr	r2, [r7, #28]
 8009c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c9e:	4413      	add	r3, r2
 8009ca0:	61fb      	str	r3, [r7, #28]
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	699a      	ldr	r2, [r3, #24]
 8009ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ca8:	441a      	add	r2, r3
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	619a      	str	r2, [r3, #24]
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	68da      	ldr	r2, [r3, #12]
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	699b      	ldr	r3, [r3, #24]
 8009cb6:	429a      	cmp	r2, r3
 8009cb8:	bf38      	it	cc
 8009cba:	461a      	movcc	r2, r3
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	60da      	str	r2, [r3, #12]
 8009cc0:	683b      	ldr	r3, [r7, #0]
 8009cc2:	681a      	ldr	r2, [r3, #0]
 8009cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cc6:	441a      	add	r2, r3
 8009cc8:	683b      	ldr	r3, [r7, #0]
 8009cca:	601a      	str	r2, [r3, #0]
 8009ccc:	687a      	ldr	r2, [r7, #4]
 8009cce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cd0:	1ad3      	subs	r3, r2, r3
 8009cd2:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	f47f aeb5 	bne.w	8009a46 <f_write+0x76>
 8009cdc:	e000      	b.n	8009ce0 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009cde:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	7d1b      	ldrb	r3, [r3, #20]
 8009ce4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ce8:	b2da      	uxtb	r2, r3
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8009cee:	2300      	movs	r3, #0
}
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	3730      	adds	r7, #48	; 0x30
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	bd80      	pop	{r7, pc}

08009cf8 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b086      	sub	sp, #24
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	f107 0208 	add.w	r2, r7, #8
 8009d06:	4611      	mov	r1, r2
 8009d08:	4618      	mov	r0, r3
 8009d0a:	f7ff fc19 	bl	8009540 <validate>
 8009d0e:	4603      	mov	r3, r0
 8009d10:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009d12:	7dfb      	ldrb	r3, [r7, #23]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d168      	bne.n	8009dea <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	7d1b      	ldrb	r3, [r3, #20]
 8009d1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d062      	beq.n	8009dea <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	7d1b      	ldrb	r3, [r3, #20]
 8009d28:	b25b      	sxtb	r3, r3
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	da15      	bge.n	8009d5a <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009d2e:	68bb      	ldr	r3, [r7, #8]
 8009d30:	7858      	ldrb	r0, [r3, #1]
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	6a1a      	ldr	r2, [r3, #32]
 8009d3c:	2301      	movs	r3, #1
 8009d3e:	f7fd fac9 	bl	80072d4 <disk_write>
 8009d42:	4603      	mov	r3, r0
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d001      	beq.n	8009d4c <f_sync+0x54>
 8009d48:	2301      	movs	r3, #1
 8009d4a:	e04f      	b.n	8009dec <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	7d1b      	ldrb	r3, [r3, #20]
 8009d50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009d54:	b2da      	uxtb	r2, r3
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009d5a:	f7fd f9ff 	bl	800715c <get_fattime>
 8009d5e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009d60:	68ba      	ldr	r2, [r7, #8]
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d66:	4619      	mov	r1, r3
 8009d68:	4610      	mov	r0, r2
 8009d6a:	f7fd fd93 	bl	8007894 <move_window>
 8009d6e:	4603      	mov	r3, r0
 8009d70:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009d72:	7dfb      	ldrb	r3, [r7, #23]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d138      	bne.n	8009dea <f_sync+0xf2>
					dir = fp->dir_ptr;
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d7c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	330b      	adds	r3, #11
 8009d82:	781a      	ldrb	r2, [r3, #0]
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	330b      	adds	r3, #11
 8009d88:	f042 0220 	orr.w	r2, r2, #32
 8009d8c:	b2d2      	uxtb	r2, r2
 8009d8e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	6818      	ldr	r0, [r3, #0]
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	689b      	ldr	r3, [r3, #8]
 8009d98:	461a      	mov	r2, r3
 8009d9a:	68f9      	ldr	r1, [r7, #12]
 8009d9c:	f7fe fb1f 	bl	80083de <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	f103 021c 	add.w	r2, r3, #28
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	68db      	ldr	r3, [r3, #12]
 8009daa:	4619      	mov	r1, r3
 8009dac:	4610      	mov	r0, r2
 8009dae:	f7fd fb22 	bl	80073f6 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	3316      	adds	r3, #22
 8009db6:	6939      	ldr	r1, [r7, #16]
 8009db8:	4618      	mov	r0, r3
 8009dba:	f7fd fb1c 	bl	80073f6 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	3312      	adds	r3, #18
 8009dc2:	2100      	movs	r1, #0
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	f7fd fafc 	bl	80073c2 <st_word>
					fs->wflag = 1;
 8009dca:	68bb      	ldr	r3, [r7, #8]
 8009dcc:	2201      	movs	r2, #1
 8009dce:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009dd0:	68bb      	ldr	r3, [r7, #8]
 8009dd2:	4618      	mov	r0, r3
 8009dd4:	f7fd fd8c 	bl	80078f0 <sync_fs>
 8009dd8:	4603      	mov	r3, r0
 8009dda:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	7d1b      	ldrb	r3, [r3, #20]
 8009de0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009de4:	b2da      	uxtb	r2, r3
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009dea:	7dfb      	ldrb	r3, [r7, #23]
}
 8009dec:	4618      	mov	r0, r3
 8009dee:	3718      	adds	r7, #24
 8009df0:	46bd      	mov	sp, r7
 8009df2:	bd80      	pop	{r7, pc}

08009df4 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b084      	sub	sp, #16
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8009dfc:	6878      	ldr	r0, [r7, #4]
 8009dfe:	f7ff ff7b 	bl	8009cf8 <f_sync>
 8009e02:	4603      	mov	r3, r0
 8009e04:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8009e06:	7bfb      	ldrb	r3, [r7, #15]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d118      	bne.n	8009e3e <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	f107 0208 	add.w	r2, r7, #8
 8009e12:	4611      	mov	r1, r2
 8009e14:	4618      	mov	r0, r3
 8009e16:	f7ff fb93 	bl	8009540 <validate>
 8009e1a:	4603      	mov	r3, r0
 8009e1c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009e1e:	7bfb      	ldrb	r3, [r7, #15]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d10c      	bne.n	8009e3e <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	691b      	ldr	r3, [r3, #16]
 8009e28:	4618      	mov	r0, r3
 8009e2a:	f7fd fc91 	bl	8007750 <dec_lock>
 8009e2e:	4603      	mov	r3, r0
 8009e30:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009e32:	7bfb      	ldrb	r3, [r7, #15]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d102      	bne.n	8009e3e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009e3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e40:	4618      	mov	r0, r3
 8009e42:	3710      	adds	r7, #16
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}

08009e48 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b090      	sub	sp, #64	; 0x40
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
 8009e50:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	f107 0208 	add.w	r2, r7, #8
 8009e58:	4611      	mov	r1, r2
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	f7ff fb70 	bl	8009540 <validate>
 8009e60:	4603      	mov	r3, r0
 8009e62:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8009e66:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d103      	bne.n	8009e76 <f_lseek+0x2e>
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	7d5b      	ldrb	r3, [r3, #21]
 8009e72:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 8009e76:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d002      	beq.n	8009e84 <f_lseek+0x3c>
 8009e7e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009e82:	e201      	b.n	800a288 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	f000 80d9 	beq.w	800a040 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8009e8e:	683b      	ldr	r3, [r7, #0]
 8009e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e94:	d15a      	bne.n	8009f4c <f_lseek+0x104>
			tbl = fp->cltbl;
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e9a:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8009e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e9e:	1d1a      	adds	r2, r3, #4
 8009ea0:	627a      	str	r2, [r7, #36]	; 0x24
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	617b      	str	r3, [r7, #20]
 8009ea6:	2302      	movs	r3, #2
 8009ea8:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	689b      	ldr	r3, [r3, #8]
 8009eae:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8009eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d03a      	beq.n	8009f2c <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8009eb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009eb8:	613b      	str	r3, [r7, #16]
 8009eba:	2300      	movs	r3, #0
 8009ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009ebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ec0:	3302      	adds	r3, #2
 8009ec2:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8009ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ec6:	60fb      	str	r3, [r7, #12]
 8009ec8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009eca:	3301      	adds	r3, #1
 8009ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009ed2:	4618      	mov	r0, r3
 8009ed4:	f7fd fd9a 	bl	8007a0c <get_fat>
 8009ed8:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8009eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009edc:	2b01      	cmp	r3, #1
 8009ede:	d804      	bhi.n	8009eea <f_lseek+0xa2>
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	2202      	movs	r2, #2
 8009ee4:	755a      	strb	r2, [r3, #21]
 8009ee6:	2302      	movs	r3, #2
 8009ee8:	e1ce      	b.n	800a288 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009eec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ef0:	d104      	bne.n	8009efc <f_lseek+0xb4>
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	2201      	movs	r2, #1
 8009ef6:	755a      	strb	r2, [r3, #21]
 8009ef8:	2301      	movs	r3, #1
 8009efa:	e1c5      	b.n	800a288 <f_lseek+0x440>
					} while (cl == pcl + 1);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	3301      	adds	r3, #1
 8009f00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f02:	429a      	cmp	r2, r3
 8009f04:	d0de      	beq.n	8009ec4 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8009f06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f08:	697b      	ldr	r3, [r7, #20]
 8009f0a:	429a      	cmp	r2, r3
 8009f0c:	d809      	bhi.n	8009f22 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8009f0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f10:	1d1a      	adds	r2, r3, #4
 8009f12:	627a      	str	r2, [r7, #36]	; 0x24
 8009f14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009f16:	601a      	str	r2, [r3, #0]
 8009f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f1a:	1d1a      	adds	r2, r3, #4
 8009f1c:	627a      	str	r2, [r7, #36]	; 0x24
 8009f1e:	693a      	ldr	r2, [r7, #16]
 8009f20:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	69db      	ldr	r3, [r3, #28]
 8009f26:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f28:	429a      	cmp	r2, r3
 8009f2a:	d3c4      	bcc.n	8009eb6 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f32:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8009f34:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009f36:	697b      	ldr	r3, [r7, #20]
 8009f38:	429a      	cmp	r2, r3
 8009f3a:	d803      	bhi.n	8009f44 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8009f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f3e:	2200      	movs	r2, #0
 8009f40:	601a      	str	r2, [r3, #0]
 8009f42:	e19f      	b.n	800a284 <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8009f44:	2311      	movs	r3, #17
 8009f46:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8009f4a:	e19b      	b.n	800a284 <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	68db      	ldr	r3, [r3, #12]
 8009f50:	683a      	ldr	r2, [r7, #0]
 8009f52:	429a      	cmp	r2, r3
 8009f54:	d902      	bls.n	8009f5c <f_lseek+0x114>
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	68db      	ldr	r3, [r3, #12]
 8009f5a:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	683a      	ldr	r2, [r7, #0]
 8009f60:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8009f62:	683b      	ldr	r3, [r7, #0]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	f000 818d 	beq.w	800a284 <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	3b01      	subs	r3, #1
 8009f6e:	4619      	mov	r1, r3
 8009f70:	6878      	ldr	r0, [r7, #4]
 8009f72:	f7fe f838 	bl	8007fe6 <clmt_clust>
 8009f76:	4602      	mov	r2, r0
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8009f7c:	68ba      	ldr	r2, [r7, #8]
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	69db      	ldr	r3, [r3, #28]
 8009f82:	4619      	mov	r1, r3
 8009f84:	4610      	mov	r0, r2
 8009f86:	f7fd fd23 	bl	80079d0 <clust2sect>
 8009f8a:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8009f8c:	69bb      	ldr	r3, [r7, #24]
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d104      	bne.n	8009f9c <f_lseek+0x154>
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	2202      	movs	r2, #2
 8009f96:	755a      	strb	r2, [r3, #21]
 8009f98:	2302      	movs	r3, #2
 8009f9a:	e175      	b.n	800a288 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8009f9c:	683b      	ldr	r3, [r7, #0]
 8009f9e:	3b01      	subs	r3, #1
 8009fa0:	68ba      	ldr	r2, [r7, #8]
 8009fa2:	8992      	ldrh	r2, [r2, #12]
 8009fa4:	fbb3 f3f2 	udiv	r3, r3, r2
 8009fa8:	68ba      	ldr	r2, [r7, #8]
 8009faa:	8952      	ldrh	r2, [r2, #10]
 8009fac:	3a01      	subs	r2, #1
 8009fae:	4013      	ands	r3, r2
 8009fb0:	69ba      	ldr	r2, [r7, #24]
 8009fb2:	4413      	add	r3, r2
 8009fb4:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	699b      	ldr	r3, [r3, #24]
 8009fba:	68ba      	ldr	r2, [r7, #8]
 8009fbc:	8992      	ldrh	r2, [r2, #12]
 8009fbe:	fbb3 f1f2 	udiv	r1, r3, r2
 8009fc2:	fb02 f201 	mul.w	r2, r2, r1
 8009fc6:	1a9b      	subs	r3, r3, r2
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	f000 815b 	beq.w	800a284 <f_lseek+0x43c>
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6a1b      	ldr	r3, [r3, #32]
 8009fd2:	69ba      	ldr	r2, [r7, #24]
 8009fd4:	429a      	cmp	r2, r3
 8009fd6:	f000 8155 	beq.w	800a284 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	7d1b      	ldrb	r3, [r3, #20]
 8009fde:	b25b      	sxtb	r3, r3
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	da18      	bge.n	800a016 <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	7858      	ldrb	r0, [r3, #1]
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	6a1a      	ldr	r2, [r3, #32]
 8009ff2:	2301      	movs	r3, #1
 8009ff4:	f7fd f96e 	bl	80072d4 <disk_write>
 8009ff8:	4603      	mov	r3, r0
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d004      	beq.n	800a008 <f_lseek+0x1c0>
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	2201      	movs	r2, #1
 800a002:	755a      	strb	r2, [r3, #21]
 800a004:	2301      	movs	r3, #1
 800a006:	e13f      	b.n	800a288 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	7d1b      	ldrb	r3, [r3, #20]
 800a00c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a010:	b2da      	uxtb	r2, r3
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	7858      	ldrb	r0, [r3, #1]
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a020:	2301      	movs	r3, #1
 800a022:	69ba      	ldr	r2, [r7, #24]
 800a024:	f7fd f936 	bl	8007294 <disk_read>
 800a028:	4603      	mov	r3, r0
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d004      	beq.n	800a038 <f_lseek+0x1f0>
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2201      	movs	r2, #1
 800a032:	755a      	strb	r2, [r3, #21]
 800a034:	2301      	movs	r3, #1
 800a036:	e127      	b.n	800a288 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	69ba      	ldr	r2, [r7, #24]
 800a03c:	621a      	str	r2, [r3, #32]
 800a03e:	e121      	b.n	800a284 <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	68db      	ldr	r3, [r3, #12]
 800a044:	683a      	ldr	r2, [r7, #0]
 800a046:	429a      	cmp	r2, r3
 800a048:	d908      	bls.n	800a05c <f_lseek+0x214>
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	7d1b      	ldrb	r3, [r3, #20]
 800a04e:	f003 0302 	and.w	r3, r3, #2
 800a052:	2b00      	cmp	r3, #0
 800a054:	d102      	bne.n	800a05c <f_lseek+0x214>
			ofs = fp->obj.objsize;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	68db      	ldr	r3, [r3, #12]
 800a05a:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	699b      	ldr	r3, [r3, #24]
 800a060:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800a062:	2300      	movs	r3, #0
 800a064:	637b      	str	r3, [r7, #52]	; 0x34
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a06a:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800a06c:	683b      	ldr	r3, [r7, #0]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	f000 80b5 	beq.w	800a1de <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800a074:	68bb      	ldr	r3, [r7, #8]
 800a076:	895b      	ldrh	r3, [r3, #10]
 800a078:	461a      	mov	r2, r3
 800a07a:	68bb      	ldr	r3, [r7, #8]
 800a07c:	899b      	ldrh	r3, [r3, #12]
 800a07e:	fb03 f302 	mul.w	r3, r3, r2
 800a082:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800a084:	6a3b      	ldr	r3, [r7, #32]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d01b      	beq.n	800a0c2 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800a08a:	683b      	ldr	r3, [r7, #0]
 800a08c:	1e5a      	subs	r2, r3, #1
 800a08e:	69fb      	ldr	r3, [r7, #28]
 800a090:	fbb2 f2f3 	udiv	r2, r2, r3
 800a094:	6a3b      	ldr	r3, [r7, #32]
 800a096:	1e59      	subs	r1, r3, #1
 800a098:	69fb      	ldr	r3, [r7, #28]
 800a09a:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800a09e:	429a      	cmp	r2, r3
 800a0a0:	d30f      	bcc.n	800a0c2 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800a0a2:	6a3b      	ldr	r3, [r7, #32]
 800a0a4:	1e5a      	subs	r2, r3, #1
 800a0a6:	69fb      	ldr	r3, [r7, #28]
 800a0a8:	425b      	negs	r3, r3
 800a0aa:	401a      	ands	r2, r3
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	699b      	ldr	r3, [r3, #24]
 800a0b4:	683a      	ldr	r2, [r7, #0]
 800a0b6:	1ad3      	subs	r3, r2, r3
 800a0b8:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	69db      	ldr	r3, [r3, #28]
 800a0be:	63bb      	str	r3, [r7, #56]	; 0x38
 800a0c0:	e022      	b.n	800a108 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	689b      	ldr	r3, [r3, #8]
 800a0c6:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800a0c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d119      	bne.n	800a102 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	2100      	movs	r1, #0
 800a0d2:	4618      	mov	r0, r3
 800a0d4:	f7fd feef 	bl	8007eb6 <create_chain>
 800a0d8:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a0da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0dc:	2b01      	cmp	r3, #1
 800a0de:	d104      	bne.n	800a0ea <f_lseek+0x2a2>
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	2202      	movs	r2, #2
 800a0e4:	755a      	strb	r2, [r3, #21]
 800a0e6:	2302      	movs	r3, #2
 800a0e8:	e0ce      	b.n	800a288 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a0ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0f0:	d104      	bne.n	800a0fc <f_lseek+0x2b4>
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	2201      	movs	r2, #1
 800a0f6:	755a      	strb	r2, [r3, #21]
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	e0c5      	b.n	800a288 <f_lseek+0x440>
					fp->obj.sclust = clst;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a100:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a106:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800a108:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d067      	beq.n	800a1de <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 800a10e:	e03a      	b.n	800a186 <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 800a110:	683a      	ldr	r2, [r7, #0]
 800a112:	69fb      	ldr	r3, [r7, #28]
 800a114:	1ad3      	subs	r3, r2, r3
 800a116:	603b      	str	r3, [r7, #0]
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	699a      	ldr	r2, [r3, #24]
 800a11c:	69fb      	ldr	r3, [r7, #28]
 800a11e:	441a      	add	r2, r3
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	7d1b      	ldrb	r3, [r3, #20]
 800a128:	f003 0302 	and.w	r3, r3, #2
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d00b      	beq.n	800a148 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a134:	4618      	mov	r0, r3
 800a136:	f7fd febe 	bl	8007eb6 <create_chain>
 800a13a:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800a13c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d108      	bne.n	800a154 <f_lseek+0x30c>
							ofs = 0; break;
 800a142:	2300      	movs	r3, #0
 800a144:	603b      	str	r3, [r7, #0]
 800a146:	e022      	b.n	800a18e <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a14c:	4618      	mov	r0, r3
 800a14e:	f7fd fc5d 	bl	8007a0c <get_fat>
 800a152:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a15a:	d104      	bne.n	800a166 <f_lseek+0x31e>
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2201      	movs	r2, #1
 800a160:	755a      	strb	r2, [r3, #21]
 800a162:	2301      	movs	r3, #1
 800a164:	e090      	b.n	800a288 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800a166:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a168:	2b01      	cmp	r3, #1
 800a16a:	d904      	bls.n	800a176 <f_lseek+0x32e>
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	69db      	ldr	r3, [r3, #28]
 800a170:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a172:	429a      	cmp	r2, r3
 800a174:	d304      	bcc.n	800a180 <f_lseek+0x338>
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	2202      	movs	r2, #2
 800a17a:	755a      	strb	r2, [r3, #21]
 800a17c:	2302      	movs	r3, #2
 800a17e:	e083      	b.n	800a288 <f_lseek+0x440>
					fp->clust = clst;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a184:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800a186:	683a      	ldr	r2, [r7, #0]
 800a188:	69fb      	ldr	r3, [r7, #28]
 800a18a:	429a      	cmp	r2, r3
 800a18c:	d8c0      	bhi.n	800a110 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	699a      	ldr	r2, [r3, #24]
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	441a      	add	r2, r3
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800a19a:	68bb      	ldr	r3, [r7, #8]
 800a19c:	899b      	ldrh	r3, [r3, #12]
 800a19e:	461a      	mov	r2, r3
 800a1a0:	683b      	ldr	r3, [r7, #0]
 800a1a2:	fbb3 f1f2 	udiv	r1, r3, r2
 800a1a6:	fb02 f201 	mul.w	r2, r2, r1
 800a1aa:	1a9b      	subs	r3, r3, r2
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d016      	beq.n	800a1de <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800a1b0:	68bb      	ldr	r3, [r7, #8]
 800a1b2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	f7fd fc0b 	bl	80079d0 <clust2sect>
 800a1ba:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800a1bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d104      	bne.n	800a1cc <f_lseek+0x384>
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	2202      	movs	r2, #2
 800a1c6:	755a      	strb	r2, [r3, #21]
 800a1c8:	2302      	movs	r3, #2
 800a1ca:	e05d      	b.n	800a288 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 800a1cc:	68bb      	ldr	r3, [r7, #8]
 800a1ce:	899b      	ldrh	r3, [r3, #12]
 800a1d0:	461a      	mov	r2, r3
 800a1d2:	683b      	ldr	r3, [r7, #0]
 800a1d4:	fbb3 f3f2 	udiv	r3, r3, r2
 800a1d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a1da:	4413      	add	r3, r2
 800a1dc:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	699a      	ldr	r2, [r3, #24]
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	68db      	ldr	r3, [r3, #12]
 800a1e6:	429a      	cmp	r2, r3
 800a1e8:	d90a      	bls.n	800a200 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	699a      	ldr	r2, [r3, #24]
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	7d1b      	ldrb	r3, [r3, #20]
 800a1f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1fa:	b2da      	uxtb	r2, r3
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	699b      	ldr	r3, [r3, #24]
 800a204:	68ba      	ldr	r2, [r7, #8]
 800a206:	8992      	ldrh	r2, [r2, #12]
 800a208:	fbb3 f1f2 	udiv	r1, r3, r2
 800a20c:	fb02 f201 	mul.w	r2, r2, r1
 800a210:	1a9b      	subs	r3, r3, r2
 800a212:	2b00      	cmp	r3, #0
 800a214:	d036      	beq.n	800a284 <f_lseek+0x43c>
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	6a1b      	ldr	r3, [r3, #32]
 800a21a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a21c:	429a      	cmp	r2, r3
 800a21e:	d031      	beq.n	800a284 <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	7d1b      	ldrb	r3, [r3, #20]
 800a224:	b25b      	sxtb	r3, r3
 800a226:	2b00      	cmp	r3, #0
 800a228:	da18      	bge.n	800a25c <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	7858      	ldrb	r0, [r3, #1]
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	6a1a      	ldr	r2, [r3, #32]
 800a238:	2301      	movs	r3, #1
 800a23a:	f7fd f84b 	bl	80072d4 <disk_write>
 800a23e:	4603      	mov	r3, r0
 800a240:	2b00      	cmp	r3, #0
 800a242:	d004      	beq.n	800a24e <f_lseek+0x406>
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	2201      	movs	r2, #1
 800a248:	755a      	strb	r2, [r3, #21]
 800a24a:	2301      	movs	r3, #1
 800a24c:	e01c      	b.n	800a288 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	7d1b      	ldrb	r3, [r3, #20]
 800a252:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a256:	b2da      	uxtb	r2, r3
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800a25c:	68bb      	ldr	r3, [r7, #8]
 800a25e:	7858      	ldrb	r0, [r3, #1]
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a266:	2301      	movs	r3, #1
 800a268:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a26a:	f7fd f813 	bl	8007294 <disk_read>
 800a26e:	4603      	mov	r3, r0
 800a270:	2b00      	cmp	r3, #0
 800a272:	d004      	beq.n	800a27e <f_lseek+0x436>
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2201      	movs	r2, #1
 800a278:	755a      	strb	r2, [r3, #21]
 800a27a:	2301      	movs	r3, #1
 800a27c:	e004      	b.n	800a288 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a282:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800a284:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800a288:	4618      	mov	r0, r3
 800a28a:	3740      	adds	r7, #64	; 0x40
 800a28c:	46bd      	mov	sp, r7
 800a28e:	bd80      	pop	{r7, pc}

0800a290 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b084      	sub	sp, #16
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
 800a298:	460b      	mov	r3, r1
 800a29a:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800a29c:	78fb      	ldrb	r3, [r7, #3]
 800a29e:	2b0a      	cmp	r3, #10
 800a2a0:	d103      	bne.n	800a2aa <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800a2a2:	210d      	movs	r1, #13
 800a2a4:	6878      	ldr	r0, [r7, #4]
 800a2a6:	f7ff fff3 	bl	800a290 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	685b      	ldr	r3, [r3, #4]
 800a2ae:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	db25      	blt.n	800a302 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	1c5a      	adds	r2, r3, #1
 800a2ba:	60fa      	str	r2, [r7, #12]
 800a2bc:	687a      	ldr	r2, [r7, #4]
 800a2be:	4413      	add	r3, r2
 800a2c0:	78fa      	ldrb	r2, [r7, #3]
 800a2c2:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	2b3c      	cmp	r3, #60	; 0x3c
 800a2c8:	dd12      	ble.n	800a2f0 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	6818      	ldr	r0, [r3, #0]
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	f103 010c 	add.w	r1, r3, #12
 800a2d4:	68fa      	ldr	r2, [r7, #12]
 800a2d6:	f107 0308 	add.w	r3, r7, #8
 800a2da:	f7ff fb79 	bl	80099d0 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800a2de:	68ba      	ldr	r2, [r7, #8]
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	429a      	cmp	r2, r3
 800a2e4:	d101      	bne.n	800a2ea <putc_bfd+0x5a>
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	e001      	b.n	800a2ee <putc_bfd+0x5e>
 800a2ea:	f04f 33ff 	mov.w	r3, #4294967295
 800a2ee:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	68fa      	ldr	r2, [r7, #12]
 800a2f4:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	689b      	ldr	r3, [r3, #8]
 800a2fa:	1c5a      	adds	r2, r3, #1
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	609a      	str	r2, [r3, #8]
 800a300:	e000      	b.n	800a304 <putc_bfd+0x74>
	if (i < 0) return;
 800a302:	bf00      	nop
}
 800a304:	3710      	adds	r7, #16
 800a306:	46bd      	mov	sp, r7
 800a308:	bd80      	pop	{r7, pc}

0800a30a <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800a30a:	b580      	push	{r7, lr}
 800a30c:	b084      	sub	sp, #16
 800a30e:	af00      	add	r7, sp, #0
 800a310:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	685b      	ldr	r3, [r3, #4]
 800a316:	2b00      	cmp	r3, #0
 800a318:	db16      	blt.n	800a348 <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	6818      	ldr	r0, [r3, #0]
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	f103 010c 	add.w	r1, r3, #12
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	685b      	ldr	r3, [r3, #4]
 800a328:	461a      	mov	r2, r3
 800a32a:	f107 030c 	add.w	r3, r7, #12
 800a32e:	f7ff fb4f 	bl	80099d0 <f_write>
 800a332:	4603      	mov	r3, r0
 800a334:	2b00      	cmp	r3, #0
 800a336:	d107      	bne.n	800a348 <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	685b      	ldr	r3, [r3, #4]
 800a33c:	68fa      	ldr	r2, [r7, #12]
 800a33e:	4293      	cmp	r3, r2
 800a340:	d102      	bne.n	800a348 <putc_flush+0x3e>
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	689b      	ldr	r3, [r3, #8]
 800a346:	e001      	b.n	800a34c <putc_flush+0x42>
	return EOF;
 800a348:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	3710      	adds	r7, #16
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}

0800a354 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800a354:	b480      	push	{r7}
 800a356:	b083      	sub	sp, #12
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
 800a35c:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	683a      	ldr	r2, [r7, #0]
 800a362:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2200      	movs	r2, #0
 800a368:	605a      	str	r2, [r3, #4]
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	685a      	ldr	r2, [r3, #4]
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	609a      	str	r2, [r3, #8]
}
 800a372:	bf00      	nop
 800a374:	370c      	adds	r7, #12
 800a376:	46bd      	mov	sp, r7
 800a378:	bc80      	pop	{r7}
 800a37a:	4770      	bx	lr

0800a37c <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 800a37c:	b40e      	push	{r1, r2, r3}
 800a37e:	b580      	push	{r7, lr}
 800a380:	b0a7      	sub	sp, #156	; 0x9c
 800a382:	af00      	add	r7, sp, #0
 800a384:	6078      	str	r0, [r7, #4]
	UINT i, j, w;
	DWORD v;
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);
 800a386:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a38a:	6879      	ldr	r1, [r7, #4]
 800a38c:	4618      	mov	r0, r3
 800a38e:	f7ff ffe1 	bl	800a354 <putc_init>

	va_start(arp, fmt);
 800a392:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800a396:	67bb      	str	r3, [r7, #120]	; 0x78

	for (;;) {
		c = *fmt++;
 800a398:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a39c:	1c5a      	adds	r2, r3, #1
 800a39e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a3a2:	781b      	ldrb	r3, [r3, #0]
 800a3a4:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == 0) break;			/* End of string */
 800a3a8:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	f000 81f4 	beq.w	800a79a <f_printf+0x41e>
		if (c != '%') {				/* Non escape character */
 800a3b2:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a3b6:	2b25      	cmp	r3, #37	; 0x25
 800a3b8:	d008      	beq.n	800a3cc <f_printf+0x50>
			putc_bfd(&pb, c);
 800a3ba:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800a3be:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a3c2:	4611      	mov	r1, r2
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	f7ff ff63 	bl	800a290 <putc_bfd>
			continue;
 800a3ca:	e1e5      	b.n	800a798 <f_printf+0x41c>
		}
		w = f = 0;
 800a3cc:	2300      	movs	r3, #0
 800a3ce:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		c = *fmt++;
 800a3d8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a3dc:	1c5a      	adds	r2, r3, #1
 800a3de:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a3e2:	781b      	ldrb	r3, [r3, #0]
 800a3e4:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		if (c == '0') {				/* Flag: '0' padding */
 800a3e8:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a3ec:	2b30      	cmp	r3, #48	; 0x30
 800a3ee:	d10b      	bne.n	800a408 <f_printf+0x8c>
			f = 1; c = *fmt++;
 800a3f0:	2301      	movs	r3, #1
 800a3f2:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800a3f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a3fa:	1c5a      	adds	r2, r3, #1
 800a3fc:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a400:	781b      	ldrb	r3, [r3, #0]
 800a402:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
 800a406:	e024      	b.n	800a452 <f_printf+0xd6>
		} else {
			if (c == '-') {			/* Flag: left justified */
 800a408:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a40c:	2b2d      	cmp	r3, #45	; 0x2d
 800a40e:	d120      	bne.n	800a452 <f_printf+0xd6>
				f = 2; c = *fmt++;
 800a410:	2302      	movs	r3, #2
 800a412:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800a416:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a41a:	1c5a      	adds	r2, r3, #1
 800a41c:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a420:	781b      	ldrb	r3, [r3, #0]
 800a422:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
			}
		}
		while (IsDigit(c)) {		/* Precision */
 800a426:	e014      	b.n	800a452 <f_printf+0xd6>
			w = w * 10 + c - '0';
 800a428:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800a42c:	4613      	mov	r3, r2
 800a42e:	009b      	lsls	r3, r3, #2
 800a430:	4413      	add	r3, r2
 800a432:	005b      	lsls	r3, r3, #1
 800a434:	461a      	mov	r2, r3
 800a436:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a43a:	4413      	add	r3, r2
 800a43c:	3b30      	subs	r3, #48	; 0x30
 800a43e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			c = *fmt++;
 800a442:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a446:	1c5a      	adds	r2, r3, #1
 800a448:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a44c:	781b      	ldrb	r3, [r3, #0]
 800a44e:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		while (IsDigit(c)) {		/* Precision */
 800a452:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a456:	2b2f      	cmp	r3, #47	; 0x2f
 800a458:	d903      	bls.n	800a462 <f_printf+0xe6>
 800a45a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a45e:	2b39      	cmp	r3, #57	; 0x39
 800a460:	d9e2      	bls.n	800a428 <f_printf+0xac>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 800a462:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a466:	2b6c      	cmp	r3, #108	; 0x6c
 800a468:	d003      	beq.n	800a472 <f_printf+0xf6>
 800a46a:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a46e:	2b4c      	cmp	r3, #76	; 0x4c
 800a470:	d10d      	bne.n	800a48e <f_printf+0x112>
			f |= 4; c = *fmt++;
 800a472:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800a476:	f043 0304 	orr.w	r3, r3, #4
 800a47a:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 800a47e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a482:	1c5a      	adds	r2, r3, #1
 800a484:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800a488:	781b      	ldrb	r3, [r3, #0]
 800a48a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
		}
		if (!c) break;
 800a48e:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a492:	2b00      	cmp	r3, #0
 800a494:	f000 8183 	beq.w	800a79e <f_printf+0x422>
		d = c;
 800a498:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a49c:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		if (IsLower(d)) d -= 0x20;
 800a4a0:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a4a4:	2b60      	cmp	r3, #96	; 0x60
 800a4a6:	d908      	bls.n	800a4ba <f_printf+0x13e>
 800a4a8:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a4ac:	2b7a      	cmp	r3, #122	; 0x7a
 800a4ae:	d804      	bhi.n	800a4ba <f_printf+0x13e>
 800a4b0:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a4b4:	3b20      	subs	r3, #32
 800a4b6:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		switch (d) {				/* Type is... */
 800a4ba:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a4be:	3b42      	subs	r3, #66	; 0x42
 800a4c0:	2b16      	cmp	r3, #22
 800a4c2:	f200 8098 	bhi.w	800a5f6 <f_printf+0x27a>
 800a4c6:	a201      	add	r2, pc, #4	; (adr r2, 800a4cc <f_printf+0x150>)
 800a4c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4cc:	0800a5d7 	.word	0x0800a5d7
 800a4d0:	0800a5bf 	.word	0x0800a5bf
 800a4d4:	0800a5e7 	.word	0x0800a5e7
 800a4d8:	0800a5f7 	.word	0x0800a5f7
 800a4dc:	0800a5f7 	.word	0x0800a5f7
 800a4e0:	0800a5f7 	.word	0x0800a5f7
 800a4e4:	0800a5f7 	.word	0x0800a5f7
 800a4e8:	0800a5f7 	.word	0x0800a5f7
 800a4ec:	0800a5f7 	.word	0x0800a5f7
 800a4f0:	0800a5f7 	.word	0x0800a5f7
 800a4f4:	0800a5f7 	.word	0x0800a5f7
 800a4f8:	0800a5f7 	.word	0x0800a5f7
 800a4fc:	0800a5f7 	.word	0x0800a5f7
 800a500:	0800a5df 	.word	0x0800a5df
 800a504:	0800a5f7 	.word	0x0800a5f7
 800a508:	0800a5f7 	.word	0x0800a5f7
 800a50c:	0800a5f7 	.word	0x0800a5f7
 800a510:	0800a529 	.word	0x0800a529
 800a514:	0800a5f7 	.word	0x0800a5f7
 800a518:	0800a5e7 	.word	0x0800a5e7
 800a51c:	0800a5f7 	.word	0x0800a5f7
 800a520:	0800a5f7 	.word	0x0800a5f7
 800a524:	0800a5ef 	.word	0x0800a5ef
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 800a528:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a52a:	1d1a      	adds	r2, r3, #4
 800a52c:	67ba      	str	r2, [r7, #120]	; 0x78
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	67fb      	str	r3, [r7, #124]	; 0x7c
			for (j = 0; p[j]; j++) ;
 800a532:	2300      	movs	r3, #0
 800a534:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800a538:	e004      	b.n	800a544 <f_printf+0x1c8>
 800a53a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a53e:	3301      	adds	r3, #1
 800a540:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800a544:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800a546:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a54a:	4413      	add	r3, r2
 800a54c:	781b      	ldrb	r3, [r3, #0]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d1f3      	bne.n	800a53a <f_printf+0x1be>
			if (!(f & 2)) {
 800a552:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800a556:	f003 0302 	and.w	r3, r3, #2
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d11a      	bne.n	800a594 <f_printf+0x218>
				while (j++ < w) putc_bfd(&pb, ' ');
 800a55e:	e005      	b.n	800a56c <f_printf+0x1f0>
 800a560:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a564:	2120      	movs	r1, #32
 800a566:	4618      	mov	r0, r3
 800a568:	f7ff fe92 	bl	800a290 <putc_bfd>
 800a56c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a570:	1c5a      	adds	r2, r3, #1
 800a572:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a576:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800a57a:	429a      	cmp	r2, r3
 800a57c:	d8f0      	bhi.n	800a560 <f_printf+0x1e4>
			}
			while (*p) putc_bfd(&pb, *p++);
 800a57e:	e009      	b.n	800a594 <f_printf+0x218>
 800a580:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a582:	1c5a      	adds	r2, r3, #1
 800a584:	67fa      	str	r2, [r7, #124]	; 0x7c
 800a586:	781a      	ldrb	r2, [r3, #0]
 800a588:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a58c:	4611      	mov	r1, r2
 800a58e:	4618      	mov	r0, r3
 800a590:	f7ff fe7e 	bl	800a290 <putc_bfd>
 800a594:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a596:	781b      	ldrb	r3, [r3, #0]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d1f1      	bne.n	800a580 <f_printf+0x204>
			while (j++ < w) putc_bfd(&pb, ' ');
 800a59c:	e005      	b.n	800a5aa <f_printf+0x22e>
 800a59e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a5a2:	2120      	movs	r1, #32
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	f7ff fe73 	bl	800a290 <putc_bfd>
 800a5aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a5ae:	1c5a      	adds	r2, r3, #1
 800a5b0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a5b4:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800a5b8:	429a      	cmp	r2, r3
 800a5ba:	d8f0      	bhi.n	800a59e <f_printf+0x222>
			continue;
 800a5bc:	e0ec      	b.n	800a798 <f_printf+0x41c>

		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 800a5be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a5c0:	1d1a      	adds	r2, r3, #4
 800a5c2:	67ba      	str	r2, [r7, #120]	; 0x78
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	b2da      	uxtb	r2, r3
 800a5c8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a5cc:	4611      	mov	r1, r2
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	f7ff fe5e 	bl	800a290 <putc_bfd>
 800a5d4:	e0e0      	b.n	800a798 <f_printf+0x41c>

		case 'B' :					/* Binary */
			r = 2; break;
 800a5d6:	2302      	movs	r3, #2
 800a5d8:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800a5dc:	e014      	b.n	800a608 <f_printf+0x28c>

		case 'O' :					/* Octal */
			r = 8; break;
 800a5de:	2308      	movs	r3, #8
 800a5e0:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800a5e4:	e010      	b.n	800a608 <f_printf+0x28c>

		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 800a5e6:	230a      	movs	r3, #10
 800a5e8:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800a5ec:	e00c      	b.n	800a608 <f_printf+0x28c>

		case 'X' :					/* Hexdecimal */
			r = 16; break;
 800a5ee:	2310      	movs	r3, #16
 800a5f0:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
 800a5f4:	e008      	b.n	800a608 <f_printf+0x28c>

		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 800a5f6:	f897 2083 	ldrb.w	r2, [r7, #131]	; 0x83
 800a5fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a5fe:	4611      	mov	r1, r2
 800a600:	4618      	mov	r0, r3
 800a602:	f7ff fe45 	bl	800a290 <putc_bfd>
 800a606:	e0c7      	b.n	800a798 <f_printf+0x41c>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 800a608:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800a60c:	f003 0304 	and.w	r3, r3, #4
 800a610:	2b00      	cmp	r3, #0
 800a612:	d004      	beq.n	800a61e <f_printf+0x2a2>
 800a614:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a616:	1d1a      	adds	r2, r3, #4
 800a618:	67ba      	str	r2, [r7, #120]	; 0x78
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	e00c      	b.n	800a638 <f_printf+0x2bc>
 800a61e:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a622:	2b44      	cmp	r3, #68	; 0x44
 800a624:	d104      	bne.n	800a630 <f_printf+0x2b4>
 800a626:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a628:	1d1a      	adds	r2, r3, #4
 800a62a:	67ba      	str	r2, [r7, #120]	; 0x78
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	e003      	b.n	800a638 <f_printf+0x2bc>
 800a630:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a632:	1d1a      	adds	r2, r3, #4
 800a634:	67ba      	str	r2, [r7, #120]	; 0x78
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		if (d == 'D' && (v & 0x80000000)) {
 800a63c:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a640:	2b44      	cmp	r3, #68	; 0x44
 800a642:	d10e      	bne.n	800a662 <f_printf+0x2e6>
 800a644:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a648:	2b00      	cmp	r3, #0
 800a64a:	da0a      	bge.n	800a662 <f_printf+0x2e6>
			v = 0 - v;
 800a64c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a650:	425b      	negs	r3, r3
 800a652:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			f |= 8;
 800a656:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800a65a:	f043 0308 	orr.w	r3, r3, #8
 800a65e:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
		}
		i = 0;
 800a662:	2300      	movs	r3, #0
 800a664:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
		do {
			d = (TCHAR)(v % r); v /= r;
 800a668:	f897 2096 	ldrb.w	r2, [r7, #150]	; 0x96
 800a66c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a670:	fbb3 f1f2 	udiv	r1, r3, r2
 800a674:	fb02 f201 	mul.w	r2, r2, r1
 800a678:	1a9b      	subs	r3, r3, r2
 800a67a:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
 800a67e:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 800a682:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800a686:	fbb2 f3f3 	udiv	r3, r2, r3
 800a68a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 800a68e:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a692:	2b09      	cmp	r3, #9
 800a694:	d90b      	bls.n	800a6ae <f_printf+0x332>
 800a696:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800a69a:	2b78      	cmp	r3, #120	; 0x78
 800a69c:	d101      	bne.n	800a6a2 <f_printf+0x326>
 800a69e:	2227      	movs	r2, #39	; 0x27
 800a6a0:	e000      	b.n	800a6a4 <f_printf+0x328>
 800a6a2:	2207      	movs	r2, #7
 800a6a4:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 800a6a8:	4413      	add	r3, r2
 800a6aa:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
			str[i++] = d + '0';
 800a6ae:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a6b2:	1c5a      	adds	r2, r3, #1
 800a6b4:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800a6b8:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800a6bc:	3230      	adds	r2, #48	; 0x30
 800a6be:	b2d2      	uxtb	r2, r2
 800a6c0:	f107 0198 	add.w	r1, r7, #152	; 0x98
 800a6c4:	440b      	add	r3, r1
 800a6c6:	f803 2c8c 	strb.w	r2, [r3, #-140]
		} while (v && i < sizeof str / sizeof str[0]);
 800a6ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d003      	beq.n	800a6da <f_printf+0x35e>
 800a6d2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a6d6:	2b1f      	cmp	r3, #31
 800a6d8:	d9c6      	bls.n	800a668 <f_printf+0x2ec>
		if (f & 8) str[i++] = '-';
 800a6da:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800a6de:	f003 0308 	and.w	r3, r3, #8
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d00a      	beq.n	800a6fc <f_printf+0x380>
 800a6e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a6ea:	1c5a      	adds	r2, r3, #1
 800a6ec:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800a6f0:	f107 0298 	add.w	r2, r7, #152	; 0x98
 800a6f4:	4413      	add	r3, r2
 800a6f6:	222d      	movs	r2, #45	; 0x2d
 800a6f8:	f803 2c8c 	strb.w	r2, [r3, #-140]
		j = i; d = (f & 1) ? '0' : ' ';
 800a6fc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a700:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800a704:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800a708:	f003 0301 	and.w	r3, r3, #1
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d001      	beq.n	800a714 <f_printf+0x398>
 800a710:	2330      	movs	r3, #48	; 0x30
 800a712:	e000      	b.n	800a716 <f_printf+0x39a>
 800a714:	2320      	movs	r3, #32
 800a716:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 800a71a:	e007      	b.n	800a72c <f_printf+0x3b0>
 800a71c:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800a720:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a724:	4611      	mov	r1, r2
 800a726:	4618      	mov	r0, r3
 800a728:	f7ff fdb2 	bl	800a290 <putc_bfd>
 800a72c:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 800a730:	f003 0302 	and.w	r3, r3, #2
 800a734:	2b00      	cmp	r3, #0
 800a736:	d108      	bne.n	800a74a <f_printf+0x3ce>
 800a738:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a73c:	1c5a      	adds	r2, r3, #1
 800a73e:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a742:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800a746:	429a      	cmp	r2, r3
 800a748:	d8e8      	bhi.n	800a71c <f_printf+0x3a0>
		do {
			putc_bfd(&pb, str[--i]);
 800a74a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a74e:	3b01      	subs	r3, #1
 800a750:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a754:	f107 020c 	add.w	r2, r7, #12
 800a758:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a75c:	4413      	add	r3, r2
 800a75e:	781a      	ldrb	r2, [r3, #0]
 800a760:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a764:	4611      	mov	r1, r2
 800a766:	4618      	mov	r0, r3
 800a768:	f7ff fd92 	bl	800a290 <putc_bfd>
		} while (i);
 800a76c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a770:	2b00      	cmp	r3, #0
 800a772:	d1ea      	bne.n	800a74a <f_printf+0x3ce>
		while (j++ < w) putc_bfd(&pb, d);
 800a774:	e007      	b.n	800a786 <f_printf+0x40a>
 800a776:	f897 2082 	ldrb.w	r2, [r7, #130]	; 0x82
 800a77a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a77e:	4611      	mov	r1, r2
 800a780:	4618      	mov	r0, r3
 800a782:	f7ff fd85 	bl	800a290 <putc_bfd>
 800a786:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a78a:	1c5a      	adds	r2, r3, #1
 800a78c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800a790:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800a794:	429a      	cmp	r2, r3
 800a796:	d8ee      	bhi.n	800a776 <f_printf+0x3fa>
		c = *fmt++;
 800a798:	e5fe      	b.n	800a398 <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 800a79a:	bf00      	nop
 800a79c:	e000      	b.n	800a7a0 <f_printf+0x424>
		if (!c) break;
 800a79e:	bf00      	nop
	}

	va_end(arp);

	return putc_flush(&pb);
 800a7a0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	f7ff fdb0 	bl	800a30a <putc_flush>
 800a7aa:	4603      	mov	r3, r0
}
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	379c      	adds	r7, #156	; 0x9c
 800a7b0:	46bd      	mov	sp, r7
 800a7b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a7b6:	b003      	add	sp, #12
 800a7b8:	4770      	bx	lr
 800a7ba:	bf00      	nop

0800a7bc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a7bc:	b480      	push	{r7}
 800a7be:	b087      	sub	sp, #28
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	60f8      	str	r0, [r7, #12]
 800a7c4:	60b9      	str	r1, [r7, #8]
 800a7c6:	4613      	mov	r3, r2
 800a7c8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a7ca:	2301      	movs	r3, #1
 800a7cc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a7d2:	4b1e      	ldr	r3, [pc, #120]	; (800a84c <FATFS_LinkDriverEx+0x90>)
 800a7d4:	7a5b      	ldrb	r3, [r3, #9]
 800a7d6:	b2db      	uxtb	r3, r3
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d131      	bne.n	800a840 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a7dc:	4b1b      	ldr	r3, [pc, #108]	; (800a84c <FATFS_LinkDriverEx+0x90>)
 800a7de:	7a5b      	ldrb	r3, [r3, #9]
 800a7e0:	b2db      	uxtb	r3, r3
 800a7e2:	461a      	mov	r2, r3
 800a7e4:	4b19      	ldr	r3, [pc, #100]	; (800a84c <FATFS_LinkDriverEx+0x90>)
 800a7e6:	2100      	movs	r1, #0
 800a7e8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a7ea:	4b18      	ldr	r3, [pc, #96]	; (800a84c <FATFS_LinkDriverEx+0x90>)
 800a7ec:	7a5b      	ldrb	r3, [r3, #9]
 800a7ee:	b2db      	uxtb	r3, r3
 800a7f0:	4a16      	ldr	r2, [pc, #88]	; (800a84c <FATFS_LinkDriverEx+0x90>)
 800a7f2:	009b      	lsls	r3, r3, #2
 800a7f4:	4413      	add	r3, r2
 800a7f6:	68fa      	ldr	r2, [r7, #12]
 800a7f8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a7fa:	4b14      	ldr	r3, [pc, #80]	; (800a84c <FATFS_LinkDriverEx+0x90>)
 800a7fc:	7a5b      	ldrb	r3, [r3, #9]
 800a7fe:	b2db      	uxtb	r3, r3
 800a800:	461a      	mov	r2, r3
 800a802:	4b12      	ldr	r3, [pc, #72]	; (800a84c <FATFS_LinkDriverEx+0x90>)
 800a804:	4413      	add	r3, r2
 800a806:	79fa      	ldrb	r2, [r7, #7]
 800a808:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a80a:	4b10      	ldr	r3, [pc, #64]	; (800a84c <FATFS_LinkDriverEx+0x90>)
 800a80c:	7a5b      	ldrb	r3, [r3, #9]
 800a80e:	b2db      	uxtb	r3, r3
 800a810:	1c5a      	adds	r2, r3, #1
 800a812:	b2d1      	uxtb	r1, r2
 800a814:	4a0d      	ldr	r2, [pc, #52]	; (800a84c <FATFS_LinkDriverEx+0x90>)
 800a816:	7251      	strb	r1, [r2, #9]
 800a818:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a81a:	7dbb      	ldrb	r3, [r7, #22]
 800a81c:	3330      	adds	r3, #48	; 0x30
 800a81e:	b2da      	uxtb	r2, r3
 800a820:	68bb      	ldr	r3, [r7, #8]
 800a822:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a824:	68bb      	ldr	r3, [r7, #8]
 800a826:	3301      	adds	r3, #1
 800a828:	223a      	movs	r2, #58	; 0x3a
 800a82a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a82c:	68bb      	ldr	r3, [r7, #8]
 800a82e:	3302      	adds	r3, #2
 800a830:	222f      	movs	r2, #47	; 0x2f
 800a832:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a834:	68bb      	ldr	r3, [r7, #8]
 800a836:	3303      	adds	r3, #3
 800a838:	2200      	movs	r2, #0
 800a83a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a83c:	2300      	movs	r3, #0
 800a83e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a840:	7dfb      	ldrb	r3, [r7, #23]
}
 800a842:	4618      	mov	r0, r3
 800a844:	371c      	adds	r7, #28
 800a846:	46bd      	mov	sp, r7
 800a848:	bc80      	pop	{r7}
 800a84a:	4770      	bx	lr
 800a84c:	20000338 	.word	0x20000338

0800a850 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a850:	b580      	push	{r7, lr}
 800a852:	b082      	sub	sp, #8
 800a854:	af00      	add	r7, sp, #0
 800a856:	6078      	str	r0, [r7, #4]
 800a858:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a85a:	2200      	movs	r2, #0
 800a85c:	6839      	ldr	r1, [r7, #0]
 800a85e:	6878      	ldr	r0, [r7, #4]
 800a860:	f7ff ffac 	bl	800a7bc <FATFS_LinkDriverEx>
 800a864:	4603      	mov	r3, r0
}
 800a866:	4618      	mov	r0, r3
 800a868:	3708      	adds	r7, #8
 800a86a:	46bd      	mov	sp, r7
 800a86c:	bd80      	pop	{r7, pc}
	...

0800a870 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800a870:	b480      	push	{r7}
 800a872:	b085      	sub	sp, #20
 800a874:	af00      	add	r7, sp, #0
 800a876:	4603      	mov	r3, r0
 800a878:	6039      	str	r1, [r7, #0]
 800a87a:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800a87c:	88fb      	ldrh	r3, [r7, #6]
 800a87e:	2b7f      	cmp	r3, #127	; 0x7f
 800a880:	d802      	bhi.n	800a888 <ff_convert+0x18>
		c = chr;
 800a882:	88fb      	ldrh	r3, [r7, #6]
 800a884:	81fb      	strh	r3, [r7, #14]
 800a886:	e025      	b.n	800a8d4 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d00b      	beq.n	800a8a6 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800a88e:	88fb      	ldrh	r3, [r7, #6]
 800a890:	2bff      	cmp	r3, #255	; 0xff
 800a892:	d805      	bhi.n	800a8a0 <ff_convert+0x30>
 800a894:	88fb      	ldrh	r3, [r7, #6]
 800a896:	3b80      	subs	r3, #128	; 0x80
 800a898:	4a11      	ldr	r2, [pc, #68]	; (800a8e0 <ff_convert+0x70>)
 800a89a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a89e:	e000      	b.n	800a8a2 <ff_convert+0x32>
 800a8a0:	2300      	movs	r3, #0
 800a8a2:	81fb      	strh	r3, [r7, #14]
 800a8a4:	e016      	b.n	800a8d4 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	81fb      	strh	r3, [r7, #14]
 800a8aa:	e009      	b.n	800a8c0 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800a8ac:	89fb      	ldrh	r3, [r7, #14]
 800a8ae:	4a0c      	ldr	r2, [pc, #48]	; (800a8e0 <ff_convert+0x70>)
 800a8b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a8b4:	88fa      	ldrh	r2, [r7, #6]
 800a8b6:	429a      	cmp	r2, r3
 800a8b8:	d006      	beq.n	800a8c8 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800a8ba:	89fb      	ldrh	r3, [r7, #14]
 800a8bc:	3301      	adds	r3, #1
 800a8be:	81fb      	strh	r3, [r7, #14]
 800a8c0:	89fb      	ldrh	r3, [r7, #14]
 800a8c2:	2b7f      	cmp	r3, #127	; 0x7f
 800a8c4:	d9f2      	bls.n	800a8ac <ff_convert+0x3c>
 800a8c6:	e000      	b.n	800a8ca <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800a8c8:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800a8ca:	89fb      	ldrh	r3, [r7, #14]
 800a8cc:	3380      	adds	r3, #128	; 0x80
 800a8ce:	b29b      	uxth	r3, r3
 800a8d0:	b2db      	uxtb	r3, r3
 800a8d2:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800a8d4:	89fb      	ldrh	r3, [r7, #14]
}
 800a8d6:	4618      	mov	r0, r3
 800a8d8:	3714      	adds	r7, #20
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	bc80      	pop	{r7}
 800a8de:	4770      	bx	lr
 800a8e0:	0800abe4 	.word	0x0800abe4

0800a8e4 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800a8e4:	b480      	push	{r7}
 800a8e6:	b087      	sub	sp, #28
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	4603      	mov	r3, r0
 800a8ec:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800a8ee:	88fb      	ldrh	r3, [r7, #6]
 800a8f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a8f4:	d201      	bcs.n	800a8fa <ff_wtoupper+0x16>
 800a8f6:	4b3d      	ldr	r3, [pc, #244]	; (800a9ec <ff_wtoupper+0x108>)
 800a8f8:	e000      	b.n	800a8fc <ff_wtoupper+0x18>
 800a8fa:	4b3d      	ldr	r3, [pc, #244]	; (800a9f0 <ff_wtoupper+0x10c>)
 800a8fc:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800a8fe:	697b      	ldr	r3, [r7, #20]
 800a900:	1c9a      	adds	r2, r3, #2
 800a902:	617a      	str	r2, [r7, #20]
 800a904:	881b      	ldrh	r3, [r3, #0]
 800a906:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800a908:	8a7b      	ldrh	r3, [r7, #18]
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d068      	beq.n	800a9e0 <ff_wtoupper+0xfc>
 800a90e:	88fa      	ldrh	r2, [r7, #6]
 800a910:	8a7b      	ldrh	r3, [r7, #18]
 800a912:	429a      	cmp	r2, r3
 800a914:	d364      	bcc.n	800a9e0 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800a916:	697b      	ldr	r3, [r7, #20]
 800a918:	1c9a      	adds	r2, r3, #2
 800a91a:	617a      	str	r2, [r7, #20]
 800a91c:	881b      	ldrh	r3, [r3, #0]
 800a91e:	823b      	strh	r3, [r7, #16]
 800a920:	8a3b      	ldrh	r3, [r7, #16]
 800a922:	0a1b      	lsrs	r3, r3, #8
 800a924:	81fb      	strh	r3, [r7, #14]
 800a926:	8a3b      	ldrh	r3, [r7, #16]
 800a928:	b2db      	uxtb	r3, r3
 800a92a:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800a92c:	88fa      	ldrh	r2, [r7, #6]
 800a92e:	8a79      	ldrh	r1, [r7, #18]
 800a930:	8a3b      	ldrh	r3, [r7, #16]
 800a932:	440b      	add	r3, r1
 800a934:	429a      	cmp	r2, r3
 800a936:	da49      	bge.n	800a9cc <ff_wtoupper+0xe8>
			switch (cmd) {
 800a938:	89fb      	ldrh	r3, [r7, #14]
 800a93a:	2b08      	cmp	r3, #8
 800a93c:	d84f      	bhi.n	800a9de <ff_wtoupper+0xfa>
 800a93e:	a201      	add	r2, pc, #4	; (adr r2, 800a944 <ff_wtoupper+0x60>)
 800a940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a944:	0800a969 	.word	0x0800a969
 800a948:	0800a97b 	.word	0x0800a97b
 800a94c:	0800a991 	.word	0x0800a991
 800a950:	0800a999 	.word	0x0800a999
 800a954:	0800a9a1 	.word	0x0800a9a1
 800a958:	0800a9a9 	.word	0x0800a9a9
 800a95c:	0800a9b1 	.word	0x0800a9b1
 800a960:	0800a9b9 	.word	0x0800a9b9
 800a964:	0800a9c1 	.word	0x0800a9c1
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800a968:	88fa      	ldrh	r2, [r7, #6]
 800a96a:	8a7b      	ldrh	r3, [r7, #18]
 800a96c:	1ad3      	subs	r3, r2, r3
 800a96e:	005b      	lsls	r3, r3, #1
 800a970:	697a      	ldr	r2, [r7, #20]
 800a972:	4413      	add	r3, r2
 800a974:	881b      	ldrh	r3, [r3, #0]
 800a976:	80fb      	strh	r3, [r7, #6]
 800a978:	e027      	b.n	800a9ca <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800a97a:	88fa      	ldrh	r2, [r7, #6]
 800a97c:	8a7b      	ldrh	r3, [r7, #18]
 800a97e:	1ad3      	subs	r3, r2, r3
 800a980:	b29b      	uxth	r3, r3
 800a982:	f003 0301 	and.w	r3, r3, #1
 800a986:	b29b      	uxth	r3, r3
 800a988:	88fa      	ldrh	r2, [r7, #6]
 800a98a:	1ad3      	subs	r3, r2, r3
 800a98c:	80fb      	strh	r3, [r7, #6]
 800a98e:	e01c      	b.n	800a9ca <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800a990:	88fb      	ldrh	r3, [r7, #6]
 800a992:	3b10      	subs	r3, #16
 800a994:	80fb      	strh	r3, [r7, #6]
 800a996:	e018      	b.n	800a9ca <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800a998:	88fb      	ldrh	r3, [r7, #6]
 800a99a:	3b20      	subs	r3, #32
 800a99c:	80fb      	strh	r3, [r7, #6]
 800a99e:	e014      	b.n	800a9ca <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800a9a0:	88fb      	ldrh	r3, [r7, #6]
 800a9a2:	3b30      	subs	r3, #48	; 0x30
 800a9a4:	80fb      	strh	r3, [r7, #6]
 800a9a6:	e010      	b.n	800a9ca <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800a9a8:	88fb      	ldrh	r3, [r7, #6]
 800a9aa:	3b1a      	subs	r3, #26
 800a9ac:	80fb      	strh	r3, [r7, #6]
 800a9ae:	e00c      	b.n	800a9ca <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800a9b0:	88fb      	ldrh	r3, [r7, #6]
 800a9b2:	3308      	adds	r3, #8
 800a9b4:	80fb      	strh	r3, [r7, #6]
 800a9b6:	e008      	b.n	800a9ca <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800a9b8:	88fb      	ldrh	r3, [r7, #6]
 800a9ba:	3b50      	subs	r3, #80	; 0x50
 800a9bc:	80fb      	strh	r3, [r7, #6]
 800a9be:	e004      	b.n	800a9ca <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800a9c0:	88fb      	ldrh	r3, [r7, #6]
 800a9c2:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800a9c6:	80fb      	strh	r3, [r7, #6]
 800a9c8:	bf00      	nop
			}
			break;
 800a9ca:	e008      	b.n	800a9de <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800a9cc:	89fb      	ldrh	r3, [r7, #14]
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d195      	bne.n	800a8fe <ff_wtoupper+0x1a>
 800a9d2:	8a3b      	ldrh	r3, [r7, #16]
 800a9d4:	005b      	lsls	r3, r3, #1
 800a9d6:	697a      	ldr	r2, [r7, #20]
 800a9d8:	4413      	add	r3, r2
 800a9da:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800a9dc:	e78f      	b.n	800a8fe <ff_wtoupper+0x1a>
			break;
 800a9de:	bf00      	nop
	}

	return chr;
 800a9e0:	88fb      	ldrh	r3, [r7, #6]
}
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	371c      	adds	r7, #28
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bc80      	pop	{r7}
 800a9ea:	4770      	bx	lr
 800a9ec:	0800ace4 	.word	0x0800ace4
 800a9f0:	0800aed8 	.word	0x0800aed8

0800a9f4 <__errno>:
 800a9f4:	4b01      	ldr	r3, [pc, #4]	; (800a9fc <__errno+0x8>)
 800a9f6:	6818      	ldr	r0, [r3, #0]
 800a9f8:	4770      	bx	lr
 800a9fa:	bf00      	nop
 800a9fc:	2000008c 	.word	0x2000008c

0800aa00 <exit>:
 800aa00:	b508      	push	{r3, lr}
 800aa02:	4b07      	ldr	r3, [pc, #28]	; (800aa20 <exit+0x20>)
 800aa04:	4604      	mov	r4, r0
 800aa06:	b113      	cbz	r3, 800aa0e <exit+0xe>
 800aa08:	2100      	movs	r1, #0
 800aa0a:	f3af 8000 	nop.w
 800aa0e:	4b05      	ldr	r3, [pc, #20]	; (800aa24 <exit+0x24>)
 800aa10:	6818      	ldr	r0, [r3, #0]
 800aa12:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800aa14:	b103      	cbz	r3, 800aa18 <exit+0x18>
 800aa16:	4798      	blx	r3
 800aa18:	4620      	mov	r0, r4
 800aa1a:	f7f7 f933 	bl	8001c84 <_exit>
 800aa1e:	bf00      	nop
 800aa20:	00000000 	.word	0x00000000
 800aa24:	0800af94 	.word	0x0800af94

0800aa28 <__libc_init_array>:
 800aa28:	b570      	push	{r4, r5, r6, lr}
 800aa2a:	2600      	movs	r6, #0
 800aa2c:	4d0c      	ldr	r5, [pc, #48]	; (800aa60 <__libc_init_array+0x38>)
 800aa2e:	4c0d      	ldr	r4, [pc, #52]	; (800aa64 <__libc_init_array+0x3c>)
 800aa30:	1b64      	subs	r4, r4, r5
 800aa32:	10a4      	asrs	r4, r4, #2
 800aa34:	42a6      	cmp	r6, r4
 800aa36:	d109      	bne.n	800aa4c <__libc_init_array+0x24>
 800aa38:	f000 f822 	bl	800aa80 <_init>
 800aa3c:	2600      	movs	r6, #0
 800aa3e:	4d0a      	ldr	r5, [pc, #40]	; (800aa68 <__libc_init_array+0x40>)
 800aa40:	4c0a      	ldr	r4, [pc, #40]	; (800aa6c <__libc_init_array+0x44>)
 800aa42:	1b64      	subs	r4, r4, r5
 800aa44:	10a4      	asrs	r4, r4, #2
 800aa46:	42a6      	cmp	r6, r4
 800aa48:	d105      	bne.n	800aa56 <__libc_init_array+0x2e>
 800aa4a:	bd70      	pop	{r4, r5, r6, pc}
 800aa4c:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa50:	4798      	blx	r3
 800aa52:	3601      	adds	r6, #1
 800aa54:	e7ee      	b.n	800aa34 <__libc_init_array+0xc>
 800aa56:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa5a:	4798      	blx	r3
 800aa5c:	3601      	adds	r6, #1
 800aa5e:	e7f2      	b.n	800aa46 <__libc_init_array+0x1e>
 800aa60:	0800afa0 	.word	0x0800afa0
 800aa64:	0800afa0 	.word	0x0800afa0
 800aa68:	0800afa0 	.word	0x0800afa0
 800aa6c:	0800afa4 	.word	0x0800afa4

0800aa70 <memset>:
 800aa70:	4603      	mov	r3, r0
 800aa72:	4402      	add	r2, r0
 800aa74:	4293      	cmp	r3, r2
 800aa76:	d100      	bne.n	800aa7a <memset+0xa>
 800aa78:	4770      	bx	lr
 800aa7a:	f803 1b01 	strb.w	r1, [r3], #1
 800aa7e:	e7f9      	b.n	800aa74 <memset+0x4>

0800aa80 <_init>:
 800aa80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa82:	bf00      	nop
 800aa84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa86:	bc08      	pop	{r3}
 800aa88:	469e      	mov	lr, r3
 800aa8a:	4770      	bx	lr

0800aa8c <_fini>:
 800aa8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa8e:	bf00      	nop
 800aa90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa92:	bc08      	pop	{r3}
 800aa94:	469e      	mov	lr, r3
 800aa96:	4770      	bx	lr
