abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/wal8.blif
Line 9: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 10: Skipping line ".default_output_required 0.00 0.00 ".
Line 11: Skipping line ".default_input_drive 0.10 0.10 ".
Line 12: Skipping line ".default_output_load 2.00 ".
Line 13: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mwal8                          :[0m i/o =   16/   16  lat =    0  nd =   490  edge =   1058  area =1081.00  delay =45.30  lev = 36
--------------- round 1 ---------------
seed = 1149522939
maxLevel = 2
n449 is replaced by n446 with estimated error 0
error = 0
area = 1078
delay = 44.7
#gates = 491
output circuit appNtk/wal8_1_0_1078_44.7.blif
time = 17441677 us
--------------- round 2 ---------------
seed = 2056279781
maxLevel = 2
n365 is replaced by n363 with estimated error 0
error = 0
area = 1075
delay = 44.1
#gates = 490
output circuit appNtk/wal8_2_0_1075_44.1.blif
time = 32367039 us
--------------- round 3 ---------------
seed = 1690286473
maxLevel = 2
n392 is replaced by n415 with estimated error 0
error = 0
area = 1073
delay = 44.1
#gates = 489
output circuit appNtk/wal8_3_0_1073_44.1.blif
time = 48344822 us
--------------- round 4 ---------------
seed = 2560388267
maxLevel = 2
n207 is replaced by n275 with inverter with estimated error 0
error = 0
area = 1071
delay = 44.1
#gates = 488
output circuit appNtk/wal8_4_0_1071_44.1.blif
time = 64248878 us
--------------- round 5 ---------------
seed = 4164049255
maxLevel = 2
n228 is replaced by n173 with estimated error 0
error = 0
area = 1069
delay = 44.1
#gates = 487
output circuit appNtk/wal8_5_0_1069_44.1.blif
time = 79803853 us
--------------- round 6 ---------------
seed = 3711058013
maxLevel = 2
n341 is replaced by n342 with estimated error 0
error = 0
area = 1067
delay = 44.1
#gates = 486
output circuit appNtk/wal8_6_0_1067_44.1.blif
time = 95138434 us
--------------- round 7 ---------------
seed = 2192277613
maxLevel = 2
n521 is replaced by n508 with estimated error 0
error = 0
area = 1065
delay = 43.1
#gates = 485
output circuit appNtk/wal8_7_0_1065_43.1.blif
time = 110459611 us
--------------- round 8 ---------------
seed = 2372608339
maxLevel = 2
n518 is replaced by n507 with estimated error 0
error = 0
area = 1063
delay = 43.1
#gates = 484
output circuit appNtk/wal8_8_0_1063_43.1.blif
time = 126194926 us
--------------- round 9 ---------------
seed = 3578159171
maxLevel = 2
n517 is replaced by n513 with estimated error 0
error = 0
area = 1061
delay = 43.1
#gates = 483
output circuit appNtk/wal8_9_0_1061_43.1.blif
time = 141028208 us
--------------- round 10 ---------------
seed = 1309740720
maxLevel = 2
n106 is replaced by n185 with inverter with estimated error 0
error = 0
area = 1059
delay = 43.1
#gates = 483
output circuit appNtk/wal8_10_0_1059_43.1.blif
time = 155781244 us
--------------- round 11 ---------------
seed = 1641556285
maxLevel = 2
n156 is replaced by n211 with inverter with estimated error 0
error = 0
area = 1057
delay = 43.1
#gates = 482
output circuit appNtk/wal8_11_0_1057_43.1.blif
time = 170901241 us
--------------- round 12 ---------------
seed = 1871620612
maxLevel = 2
n501 is replaced by n497 with estimated error 0
error = 0
area = 1055
delay = 43.1
#gates = 481
output circuit appNtk/wal8_12_0_1055_43.1.blif
time = 185556109 us
--------------- round 13 ---------------
seed = 3931381847
maxLevel = 2
n466 is replaced by n467 with inverter with estimated error 0
error = 0
area = 1053
delay = 43.1
#gates = 481
output circuit appNtk/wal8_13_0_1053_43.1.blif
time = 200388217 us
--------------- round 14 ---------------
seed = 1432477110
maxLevel = 2
n515 is replaced by n510 with estimated error 0
error = 0
area = 1052
delay = 43.1
#gates = 480
output circuit appNtk/wal8_14_0_1052_43.1.blif
time = 214839770 us
--------------- round 15 ---------------
seed = 2450123673
maxLevel = 2
n248 is replaced by n245 with estimated error 0
error = 0
area = 1051
delay = 43.1
#gates = 479
output circuit appNtk/wal8_15_0_1051_43.1.blif
time = 229805020 us
--------------- round 16 ---------------
seed = 422445003
maxLevel = 2
n502 is replaced by n494 with estimated error 0.00014
error = 0.00014
area = 1049
delay = 43.1
#gates = 478
output circuit appNtk/wal8_16_0.00014_1049_43.1.blif
time = 244037036 us
--------------- round 17 ---------------
seed = 1201450262
maxLevel = 2
n366 is replaced by n357 with estimated error 0.00103
error = 0.00103
area = 1047
delay = 43.1
#gates = 477
output circuit appNtk/wal8_17_0.00103_1047_43.1.blif
time = 256407057 us
--------------- round 18 ---------------
seed = 1407165928
maxLevel = 2
n448 is replaced by n443 with estimated error 0.00339
error = 0.00339
area = 1045
delay = 43.1
#gates = 476
output circuit appNtk/wal8_18_0.00339_1045_43.1.blif
time = 268781853 us
--------------- round 19 ---------------
seed = 2447346714
maxLevel = 2
n251 is replaced by one with estimated error 0.0057
error = 0.0057
area = 1043
delay = 43.1
#gates = 475
output circuit appNtk/wal8_19_0.0057_1043_43.1.blif
time = 281402109 us
--------------- round 20 ---------------
seed = 3434639026
maxLevel = 2
n201 is replaced by n250 with estimated error 0.00595
error = 0.00595
area = 1042
delay = 43.1
#gates = 474
output circuit appNtk/wal8_20_0.00595_1042_43.1.blif
time = 294461971 us
--------------- round 21 ---------------
seed = 351897923
maxLevel = 2
n182 is replaced by n105 with estimated error 0.00907
error = 0.00907
area = 1039
delay = 41.7
#gates = 472
output circuit appNtk/wal8_21_0.00907_1039_41.7.blif
time = 306913241 us
--------------- round 22 ---------------
seed = 1191967311
maxLevel = 2
n507 is replaced by one with estimated error 0.00878
error = 0.09495
area = 1038
delay = 41.7
#gates = 471
output circuit appNtk/wal8_22_0.09495_1038_41.7.blif
time = 316240475 us
--------------- round 23 ---------------
seed = 4043052058
maxLevel = 2
exceed error bound
