// Seed: 2304933158
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wor id_1;
  generate
    assign id_1 = -1;
  endgenerate
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output reg id_11;
  inout reg id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout logic [7:0] id_6;
  input wire id_5;
  output logic [7:0] id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  inout reg id_1;
  parameter id_12 = 1'b0;
  logic id_13 = 1;
  parameter id_14 = -1;
  always
  fork
    id_1 = 1;
    id_10 <= id_14;
    id_11 = "";
  join
  assign id_2[""] = id_9;
  wire id_15 = id_8;
  wire id_16 = id_14;
  assign id_1 = id_15;
  tri0 id_17 = 1;
  wire id_18 = id_6[{1{-1}} :-1'b0==module_1];
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_3,
      id_14
  );
endmodule
