<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DACR32_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">DACR32_EL2, Domain Access Control Register</h1><p>The DACR32_EL2 characteristics are:</p><h2>Purpose</h2>
          <p>Allows access to the AArch32 <a href="AArch32-dacr.html">DACR</a> register from AArch64 state only. Its value has no effect on execution in AArch64 state.</p>
        <p>This 
        register
       is part of the Virtual memory control registers functional group.</p><h2>Configuration</h2><p>AArch64 System register DACR32_EL2
                is architecturally mapped to
              AArch32 System register <a href="AArch32-dacr.html">DACR</a>.
          </p>
          <p>If EL1 does not support AArch32, this register is <span class="arm-defined-word">UNDEFINED</span>.</p>
        
          <p>If EL2 is not implemented but EL3 is implemented, and EL1 is capable of using AArch32, then this register is not <span class="arm-defined-word">RES0</span>.</p>
        <p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>DACR32_EL2 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The DACR32_EL2 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2"><a href="#D">D15</a></td><td class="lr" colspan="2"><a href="#D">D14</a></td><td class="lr" colspan="2"><a href="#D">D13</a></td><td class="lr" colspan="2"><a href="#D">D12</a></td><td class="lr" colspan="2"><a href="#D">D11</a></td><td class="lr" colspan="2"><a href="#D">D10</a></td><td class="lr" colspan="2"><a href="#D">D9</a></td><td class="lr" colspan="2"><a href="#D">D8</a></td><td class="lr" colspan="2"><a href="#D">D7</a></td><td class="lr" colspan="2"><a href="#D">D6</a></td><td class="lr" colspan="2"><a href="#D">D5</a></td><td class="lr" colspan="2"><a href="#D">D4</a></td><td class="lr" colspan="2"><a href="#D">D3</a></td><td class="lr" colspan="2"><a href="#D">D2</a></td><td class="lr" colspan="2"><a href="#D">D1</a></td><td class="lr" colspan="2"><a href="#D">D0</a></td></tr></tbody></table><h4 id="D">D&lt;n&gt;, bits [2n+1:2n], for n = 0 to 15</h4>
              <p>Domain n access permission, where n = 0 to 15. Permitted values are:</p>
            <table class="valuetable"><tr><th>D&lt;n&gt;</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>No access. Any access to the domain generates a Domain fault.</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Client. Accesses are checked against the permission bits in the translation tables.</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Manager. Accesses are not checked against the permission bits in the translation tables.</p>
                </td></tr></table>
              <p>The value <span class="binarynumber">10</span> is reserved.</p>
            <div class="access_mechanisms"><h2>Accessing the DACR32_EL2</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRS with the following syntax:</p><p class="asm-code">MRS  &lt;Xt&gt;, &lt;systemreg&gt;</p></div><div class="access_instruction"><p>This register can be written using MSR (register) with the following syntax:</p><p class="asm-code">MSR  &lt;systemreg&gt;, &lt;Xt&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;systemreg&gt;
      </th><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>DACR32_EL2</td><td>11</td><td>100</td><td>0011</td><td>0000</td><td>000</td></tr></table></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        -
      </td><td>RW</td><td>RW</td></tr><tr><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
