--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/media/uold/opt/Xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 2 -n 3 -fastpaths -xml scanner_wrapper.twx scanner_wrapper.ncd -o
scanner_wrapper.twr scanner_wrapper.pcf -ucf scanner_wrapper.ucf

Design file:              scanner_wrapper.ncd
Physical constraint file: scanner_wrapper.pcf
Device,package,speed:     xc5vtx240t,ff1759,-2 (PRODUCTION 1.73 2012-01-07, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 6 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8540 paths analyzed, 1852 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.489ns.
--------------------------------------------------------------------------------

Paths for end point result_reg_195 (SLICE_X69Y84.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scanner0/buffer_matching_sids_3 (FF)
  Destination:          result_reg_195 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.556ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (1.290 - 1.188)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: scanner0/buffer_matching_sids_3 to result_reg_195
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y120.CQ     Tcko                  0.375   scanner0/buffer_matching_sids<3>
                                                       scanner0/buffer_matching_sids_3
    SLICE_X59Y72.D3      net (fanout=7)        3.716   scanner0/buffer_matching_sids<3>
    SLICE_X59Y72.D       Tilo                  0.086   offset<3>
                                                       scanner0/oOffset_not00121_INV_0
    SLICE_X69Y84.DX      net (fanout=3)        1.381   offset<3>
    SLICE_X69Y84.CLK     Tdick                -0.002   result_reg<195>
                                                       result_reg_195
    -------------------------------------------------  ---------------------------
    Total                                      5.556ns (0.459ns logic, 5.097ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point scanner0/data_buffer_24 (SLICE_X110Y153.A1), 67 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               read_status_8 (FF)
  Destination:          scanner0/data_buffer_24 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.356ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (1.314 - 1.405)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: read_status_8 to scanner0/data_buffer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y164.AQ     Tcko                  0.396   read_status<11>
                                                       read_status_8
    SLICE_X99Y154.D4     net (fanout=3)        1.359   read_status<8>
    SLICE_X99Y154.D      Tilo                  0.086   char_vld162
                                                       char_vld162
    SLICE_X99Y153.B1     net (fanout=1)        0.701   char_vld162
    SLICE_X99Y153.B      Tilo                  0.086   char_vld195
                                                       char_vld209
    SLICE_X101Y147.D2    net (fanout=2)        1.021   char_vld209
    SLICE_X101Y147.D     Tilo                  0.086   scanner0/data_buffer<39>
                                                       scanner0/data_buffer_and00001
    SLICE_X110Y153.A1    net (fanout=40)       1.593   scanner0/data_buffer_and0000
    SLICE_X110Y153.CLK   Tas                   0.028   scanner0/data_buffer<27>
                                                       scanner0/data_buffer_24_rstpot
                                                       scanner0/data_buffer_24
    -------------------------------------------------  ---------------------------
    Total                                      5.356ns (0.682ns logic, 4.674ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buf_bvld_7 (FF)
  Destination:          scanner0/data_buffer_24 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.402ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.525 - 0.544)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: buf_bvld_7 to scanner0/data_buffer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y142.DQ    Tcko                  0.396   buf_bvld<7>
                                                       buf_bvld_7
    SLICE_X99Y154.D2     net (fanout=1)        1.405   buf_bvld<7>
    SLICE_X99Y154.D      Tilo                  0.086   char_vld162
                                                       char_vld162
    SLICE_X99Y153.B1     net (fanout=1)        0.701   char_vld162
    SLICE_X99Y153.B      Tilo                  0.086   char_vld195
                                                       char_vld209
    SLICE_X101Y147.D2    net (fanout=2)        1.021   char_vld209
    SLICE_X101Y147.D     Tilo                  0.086   scanner0/data_buffer<39>
                                                       scanner0/data_buffer_and00001
    SLICE_X110Y153.A1    net (fanout=40)       1.593   scanner0/data_buffer_and0000
    SLICE_X110Y153.CLK   Tas                   0.028   scanner0/data_buffer<27>
                                                       scanner0/data_buffer_24_rstpot
                                                       scanner0/data_buffer_24
    -------------------------------------------------  ---------------------------
    Total                                      5.402ns (0.682ns logic, 4.720ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buf_bvld_6 (FF)
  Destination:          scanner0/data_buffer_24 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.310ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.525 - 0.544)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: buf_bvld_6 to scanner0/data_buffer_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y142.CQ    Tcko                  0.396   buf_bvld<7>
                                                       buf_bvld_6
    SLICE_X99Y154.D1     net (fanout=1)        1.313   buf_bvld<6>
    SLICE_X99Y154.D      Tilo                  0.086   char_vld162
                                                       char_vld162
    SLICE_X99Y153.B1     net (fanout=1)        0.701   char_vld162
    SLICE_X99Y153.B      Tilo                  0.086   char_vld195
                                                       char_vld209
    SLICE_X101Y147.D2    net (fanout=2)        1.021   char_vld209
    SLICE_X101Y147.D     Tilo                  0.086   scanner0/data_buffer<39>
                                                       scanner0/data_buffer_and00001
    SLICE_X110Y153.A1    net (fanout=40)       1.593   scanner0/data_buffer_and0000
    SLICE_X110Y153.CLK   Tas                   0.028   scanner0/data_buffer<27>
                                                       scanner0/data_buffer_24_rstpot
                                                       scanner0/data_buffer_24
    -------------------------------------------------  ---------------------------
    Total                                      5.310ns (0.682ns logic, 4.628ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point scanner0/data_buffer_25 (SLICE_X110Y153.B1), 67 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               read_status_8 (FF)
  Destination:          scanner0/data_buffer_25 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.352ns (Levels of Logic = 4)
  Clock Path Skew:      -0.091ns (1.314 - 1.405)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: read_status_8 to scanner0/data_buffer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y164.AQ     Tcko                  0.396   read_status<11>
                                                       read_status_8
    SLICE_X99Y154.D4     net (fanout=3)        1.359   read_status<8>
    SLICE_X99Y154.D      Tilo                  0.086   char_vld162
                                                       char_vld162
    SLICE_X99Y153.B1     net (fanout=1)        0.701   char_vld162
    SLICE_X99Y153.B      Tilo                  0.086   char_vld195
                                                       char_vld209
    SLICE_X101Y147.D2    net (fanout=2)        1.021   char_vld209
    SLICE_X101Y147.D     Tilo                  0.086   scanner0/data_buffer<39>
                                                       scanner0/data_buffer_and00001
    SLICE_X110Y153.B1    net (fanout=40)       1.588   scanner0/data_buffer_and0000
    SLICE_X110Y153.CLK   Tas                   0.029   scanner0/data_buffer<27>
                                                       scanner0/data_buffer_25_rstpot
                                                       scanner0/data_buffer_25
    -------------------------------------------------  ---------------------------
    Total                                      5.352ns (0.683ns logic, 4.669ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buf_bvld_7 (FF)
  Destination:          scanner0/data_buffer_25 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.398ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.525 - 0.544)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: buf_bvld_7 to scanner0/data_buffer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y142.DQ    Tcko                  0.396   buf_bvld<7>
                                                       buf_bvld_7
    SLICE_X99Y154.D2     net (fanout=1)        1.405   buf_bvld<7>
    SLICE_X99Y154.D      Tilo                  0.086   char_vld162
                                                       char_vld162
    SLICE_X99Y153.B1     net (fanout=1)        0.701   char_vld162
    SLICE_X99Y153.B      Tilo                  0.086   char_vld195
                                                       char_vld209
    SLICE_X101Y147.D2    net (fanout=2)        1.021   char_vld209
    SLICE_X101Y147.D     Tilo                  0.086   scanner0/data_buffer<39>
                                                       scanner0/data_buffer_and00001
    SLICE_X110Y153.B1    net (fanout=40)       1.588   scanner0/data_buffer_and0000
    SLICE_X110Y153.CLK   Tas                   0.029   scanner0/data_buffer<27>
                                                       scanner0/data_buffer_25_rstpot
                                                       scanner0/data_buffer_25
    -------------------------------------------------  ---------------------------
    Total                                      5.398ns (0.683ns logic, 4.715ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buf_bvld_6 (FF)
  Destination:          scanner0/data_buffer_25 (FF)
  Requirement:          6.000ns
  Data Path Delay:      5.306ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.525 - 0.544)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 6.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: buf_bvld_6 to scanner0/data_buffer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y142.CQ    Tcko                  0.396   buf_bvld<7>
                                                       buf_bvld_6
    SLICE_X99Y154.D1     net (fanout=1)        1.313   buf_bvld<6>
    SLICE_X99Y154.D      Tilo                  0.086   char_vld162
                                                       char_vld162
    SLICE_X99Y153.B1     net (fanout=1)        0.701   char_vld162
    SLICE_X99Y153.B      Tilo                  0.086   char_vld195
                                                       char_vld209
    SLICE_X101Y147.D2    net (fanout=2)        1.021   char_vld209
    SLICE_X101Y147.D     Tilo                  0.086   scanner0/data_buffer<39>
                                                       scanner0/data_buffer_and00001
    SLICE_X110Y153.B1    net (fanout=40)       1.588   scanner0/data_buffer_and0000
    SLICE_X110Y153.CLK   Tas                   0.029   scanner0/data_buffer<27>
                                                       scanner0/data_buffer_25_rstpot
                                                       scanner0/data_buffer_25
    -------------------------------------------------  ---------------------------
    Total                                      5.306ns (0.683ns logic, 4.623ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 6 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point buf_data_156 (SLICE_X56Y196.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               buf_data_164 (FF)
  Destination:          buf_data_156 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.655 - 0.594)
  Source Clock:         clk_BUFGP rising at 6.000ns
  Destination Clock:    clk_BUFGP rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: buf_data_164 to buf_data_156
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y196.AQ     Tcko                  0.345   buf_data<167>
                                                       buf_data_164
    SLICE_X56Y196.A6     net (fanout=1)        0.231   buf_data<164>
    SLICE_X56Y196.CLK    Tah         (-Th)     0.178   buf_data<159>
                                                       buf_data_mux0000<156>1
                                                       buf_data_156
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.167ns logic, 0.231ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point buf_data_160 (SLICE_X56Y201.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               buf_data_168 (FF)
  Destination:          buf_data_160 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 1)
  Clock Path Skew:      0.056ns (0.653 - 0.597)
  Source Clock:         clk_BUFGP rising at 6.000ns
  Destination Clock:    clk_BUFGP rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: buf_data_168 to buf_data_160
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y201.AQ     Tcko                  0.345   buf_data<171>
                                                       buf_data_168
    SLICE_X56Y201.A6     net (fanout=1)        0.231   buf_data<168>
    SLICE_X56Y201.CLK    Tah         (-Th)     0.178   buf_data<163>
                                                       buf_data_mux0000<160>1
                                                       buf_data_160
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.167ns logic, 0.231ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point buf_data_139 (SLICE_X58Y201.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               buf_data_147 (FF)
  Destination:          buf_data_139 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.058ns (0.665 - 0.607)
  Source Clock:         clk_BUFGP rising at 6.000ns
  Destination Clock:    clk_BUFGP rising at 6.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: buf_data_147 to buf_data_139
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y201.DQ     Tcko                  0.345   buf_data<147>
                                                       buf_data_147
    SLICE_X58Y201.D6     net (fanout=1)        0.236   buf_data<147>
    SLICE_X58Y201.CLK    Tah         (-Th)     0.155   buf_data<139>
                                                       buf_data_mux0000<139>1
                                                       buf_data_139
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.190ns logic, 0.236ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 6 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.001ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.999ns (500.250MHz) (Tbgper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 5.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.000ns
  Low pulse: 3.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: result_reg<131>/CLK
  Logical resource: result_reg_128/CK
  Location pin: SLICE_X46Y67.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 5.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.000ns
  High pulse: 3.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: result_reg<131>/CLK
  Logical resource: result_reg_128/CK
  Location pin: SLICE_X46Y67.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.489|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8540 paths, 0 nets, and 1901 connections

Design statistics:
   Minimum period:   5.489ns{1}   (Maximum frequency: 182.183MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov  8 15:27:22 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 778 MB



