   ../../dsn/rtl/project_define.svh

// files from Efabless Caravel SOC
   ../../dsn/rtl/defines.v
   ../../dsn/rtl/user_defines.v
  
// ------------------------------------------------
// User Project
// ../../dsn/rtl/debug_regs.v
// ../../dsn/rtl/__user_project_wrapper.v
// ------------------------------------------------
// axilite_axis
   ../../dsn/rtl/axilite_master.sv
   ../../dsn/rtl/axilite_slave.sv
   ../../dsn/rtl/axis_master.sv
   ../../dsn/rtl/axis_slave.sv
   ../../dsn/rtl/axi_ctrl_logic.sv
   ../../dsn/rtl/axil_axis.sv

// axis_switch
//   ../../dsn/rtl/axis_switch.v
   ../../dsn/rtl/sw_caravel.v

// config_ctrl
   ../../dsn/rtl/config_ctrl.v

// fsic_clkrst
   ../../dsn/rtl/fsic_clkrst.v

// io_serdes
   ../../dsn/rtl/io_serdes.v
   ../../dsn/rtl/fsic_coreclk_phase_cnt.v
   ../../dsn/rtl/fsic_io_serdes_rx.v

// logic_analyzer
   ../../dsn/rtl/LogicAnalyzer.v
   ../../dsn/rtl/Sram.v

// mprj_io
   ../../dsn/rtl/fsic_mprj_io.v

// user_subsys
   ../../dsn/rtl/user_subsys.v
   ../../dsn/rtl/axil_slav.v
   ../../dsn/rtl/axis_mstr.v
   ../../dsn/rtl/axis_slav.v
   ../../dsn/rtl/irq_mux.v
   ../../dsn/rtl/la_mux.v
   ../../dsn/rtl/user_prj0.v
   ../../dsn/rtl/concat_EdgeDetect_Top_fsic.wire.v
   ../../dsn/rtl/spram.wire.v
   ../../dsn/rtl/user_prj1.v
   ../../dsn/rtl/user_prj2.v
   ../../dsn/rtl/user_prj3.v

   ../../dsn/rtl/fsic.v
   ../../dsn/rtl/user_project_wrapper.v
// -------------------------------------------------
  
   ../../dsn/rtl/housekeeping_spi.v
   ../../dsn/rtl/housekeeping.wire.v
  
   ../../dsn/rtl/mgmt_protect_hv.wire.v
   ../../dsn/rtl/mgmt_protect.wire.v
  
   ../../dsn/rtl/clock_div.wire.v
   ../../dsn/rtl/caravel_clocking.wire.v
  
   ../../dsn/rtl/buff_flash_clkrst.wire.v
  
  
   ../../dsn/rtl/ring_osc2x13.v
   ../../dsn/rtl/digital_pll_controller.v
   ../../dsn/rtl/digital_pll.wire.v
  
   ../../dsn/rtl/gpio_logic_high.wire.v
   ../../dsn/rtl/gpio_signal_buffering.wire.v
  
// ../../dsn/rtl/defines.v
// ../../dsn/rtl/ibex_all.v
  
// ../../dsn/rtl/picorv32.v
// ../../dsn/rtl/VexRiscv_LiteDebug.v
// ../../dsn/rtl/VexRiscv_MinDebugCache.v
   ../../dsn/rtl/VexRiscv_MinDebug.v
  
   ../../dsn/rtl/mprj_logic_high.wire.v
   ../../dsn/rtl/mprj2_logic_high.wire.v

   ../../dsn/rtl/mgmt_core.patrick.v
   ../../dsn/rtl/mgmt_core_wrapper.wire.v
  
   ../../dsn/rtl/pads.wire.v
  
   ../../dsn/rtl/mprj_io_buffer.wire.v
   ../../dsn/rtl/mprj_io.wire.v
   ../../dsn/rtl/chip_io.wire.v
  
   ../../dsn/rtl/gpio_defaults_block.wire.v
   ../../dsn/rtl/gpio_control_block.wire.v
  
   ../../dsn/rtl/constant_block.wire.v
   ../../dsn/rtl/user_id_programming.wire.v
   ../../dsn/rtl/simple_por.wire.v
   ../../dsn/rtl/xres_buf.wire.v
   ../../dsn/rtl/spare_logic_block.wire.v
   ../../dsn/rtl/caravel_power_routing.wire.v
   ../../dsn/rtl/copyright_block.wire.v
   ../../dsn/rtl/caravel_motto.wire.v
   ../../dsn/rtl/caravel_logo.wire.v
   ../../dsn/rtl/open_source.wire.v
   ../../dsn/rtl/user_id_textblock.wire.v

   ../../dsn/rtl/empty_macro.v
   ../../dsn/rtl/manual_power_connections.v

//   ../../dsn/rtl/caravel_core.wire.v
   ../../dsn/rtl/caravel.wire.v
