{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673932839777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673932839778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 17 13:20:33 2023 " "Processing started: Tue Jan 17 13:20:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673932839778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932839778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dc2677a_c5soc -c dc2677a_c5soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off dc2677a_c5soc -c dc2677a_c5soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932839778 ""}
{ "Warning" "WMSG_UNKNOWN_ID_FOR_MESSAGE_SUPPRESSION" "19527 " "Assignment to suppress message # 19527 has no effect." {  } {  } 0 114045 "Assignment to suppress message # %1!u! has no effect." 0 0 "Analysis & Synthesis" 0 -1 1673932841847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673932846565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673932846565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/system_bd.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/system_bd.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd " "Found entity 1: system_bd" {  } { { "system_bd/synthesis/system_bd.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "system_bd/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "system_bd/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_irq_mapper_001 " "Found entity 1: system_bd_irq_mapper_001" {  } { { "system_bd/synthesis/submodules/system_bd_irq_mapper_001.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_irq_mapper " "Found entity 1: system_bd_irq_mapper" {  } { { "system_bd/synthesis/submodules/system_bd_irq_mapper.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_3 " "Found entity 1: system_bd_mm_interconnect_3" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_3.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_axi_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_axi_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_translator " "Found entity 1: altera_merlin_axi_translator" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_translator.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_2 " "Found entity 1: system_bd_mm_interconnect_2" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "system_bd/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "system_bd/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "system_bd/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_2_rsp_mux " "Found entity 1: system_bd_mm_interconnect_2_rsp_mux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_rsp_mux.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "system_bd/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854643 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "system_bd/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_2_rsp_demux " "Found entity 1: system_bd_mm_interconnect_2_rsp_demux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_rsp_demux.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_2_cmd_mux " "Found entity 1: system_bd_mm_interconnect_2_cmd_mux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_cmd_mux.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_2_cmd_demux " "Found entity 1: system_bd_mm_interconnect_2_cmd_demux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_cmd_demux.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_2_router_003.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_2_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_2_router_003.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_2_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_2_router_003_default_decode " "Found entity 1: system_bd_mm_interconnect_2_router_003_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854645 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_2_router_003 " "Found entity 2: system_bd_mm_interconnect_2_router_003" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_2_router_002_default_decode " "Found entity 1: system_bd_mm_interconnect_2_router_002_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854646 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_2_router_002 " "Found entity 2: system_bd_mm_interconnect_2_router_002" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_2_router_001_default_decode " "Found entity 1: system_bd_mm_interconnect_2_router_001_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854647 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_2_router_001 " "Found entity 2: system_bd_mm_interconnect_2_router_001" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_2_router_default_decode " "Found entity 1: system_bd_mm_interconnect_2_router_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854647 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_2_router " "Found entity 2: system_bd_mm_interconnect_2_router" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "system_bd/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "system_bd/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1 " "Found entity 1: system_bd_mm_interconnect_1" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_avalon_st_adapter " "Found entity 1: system_bd_mm_interconnect_1_avalon_st_adapter" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_rsp_mux " "Found entity 1: system_bd_mm_interconnect_1_rsp_mux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_demux_012.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_demux_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_rsp_demux_012 " "Found entity 1: system_bd_mm_interconnect_1_rsp_demux_012" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_demux_012.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_demux_012.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_rsp_demux " "Found entity 1: system_bd_mm_interconnect_1_rsp_demux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_mux_012.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_mux_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_cmd_mux_012 " "Found entity 1: system_bd_mm_interconnect_1_cmd_mux_012" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_mux_012.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_mux_012.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_cmd_mux " "Found entity 1: system_bd_mm_interconnect_1_cmd_mux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_cmd_demux " "Found entity 1: system_bd_mm_interconnect_1_cmd_demux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854674 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854674 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854674 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854674 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854674 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "system_bd/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "system_bd/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "system_bd/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "system_bd/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "system_bd/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "system_bd/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854681 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "system_bd/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_1_router_014.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_1_router_014.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_router_014_default_decode " "Found entity 1: system_bd_mm_interconnect_1_router_014_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854682 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_1_router_014 " "Found entity 2: system_bd_mm_interconnect_1_router_014" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_router_003_default_decode " "Found entity 1: system_bd_mm_interconnect_1_router_003_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854683 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_1_router_003 " "Found entity 2: system_bd_mm_interconnect_1_router_003" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_router_002_default_decode " "Found entity 1: system_bd_mm_interconnect_1_router_002_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854684 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_1_router_002 " "Found entity 2: system_bd_mm_interconnect_1_router_002" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_router_001_default_decode " "Found entity 1: system_bd_mm_interconnect_1_router_001_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854685 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_1_router_001 " "Found entity 2: system_bd_mm_interconnect_1_router_001" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_1_router_default_decode " "Found entity 1: system_bd_mm_interconnect_1_router_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854686 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_1_router " "Found entity 2: system_bd_mm_interconnect_1_router" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "system_bd/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "system_bd/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0 " "Found entity 1: system_bd_mm_interconnect_0" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_bd_mm_interconnect_0_avalon_st_adapter" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_rsp_mux " "Found entity 1: system_bd_mm_interconnect_0_rsp_mux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_rsp_demux " "Found entity 1: system_bd_mm_interconnect_0_rsp_demux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_cmd_mux " "Found entity 1: system_bd_mm_interconnect_0_cmd_mux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_cmd_demux " "Found entity 1: system_bd_mm_interconnect_0_cmd_demux" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_bd_mm_interconnect_0_router_002_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854693 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_0_router_002 " "Found entity 2: system_bd_mm_interconnect_0_router_002" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_bd_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_bd_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_bd_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_bd_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_mm_interconnect_0_router_default_decode " "Found entity 1: system_bd_mm_interconnect_0_router_default_decode" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854694 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_bd_mm_interconnect_0_router " "Found entity 2: system_bd_mm_interconnect_0_router" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854694 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style system_bd/synthesis/submodules/ad_mem.v(54) " "Unrecognized synthesis attribute \"ram_style\" at system_bd/synthesis/submodules/ad_mem.v(54)" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 54 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/ad_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_mem " "Found entity 1: ad_mem" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/ad_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_rst " "Found entity 1: ad_rst" {  } { { "system_bd/synthesis/submodules/ad_rst.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_rst.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/ad_csc.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_csc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_csc " "Found entity 1: ad_csc" {  } { { "system_bd/synthesis/submodules/ad_csc.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_csc.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/ad_csc_RGB2CrYCb.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_csc_RGB2CrYCb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_csc_RGB2CrYCb " "Found entity 1: ad_csc_RGB2CrYCb" {  } { { "system_bd/synthesis/submodules/ad_csc_RGB2CrYCb.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_csc_RGB2CrYCb.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/ad_ss_444to422.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_ss_444to422.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_ss_444to422 " "Found entity 1: ad_ss_444to422" {  } { { "system_bd/synthesis/submodules/ad_ss_444to422.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_ss_444to422.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/up_axi.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/up_axi.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_axi " "Found entity 1: up_axi" {  } { { "system_bd/synthesis/submodules/up_axi.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_axi.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/up_xfer_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/up_xfer_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_xfer_cntrl " "Found entity 1: up_xfer_cntrl" {  } { { "system_bd/synthesis/submodules/up_xfer_cntrl.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_xfer_cntrl.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/up_xfer_status.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/up_xfer_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_xfer_status " "Found entity 1: up_xfer_status" {  } { { "system_bd/synthesis/submodules/up_xfer_status.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_xfer_status.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/up_clock_mon.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/up_clock_mon.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_clock_mon " "Found entity 1: up_clock_mon" {  } { { "system_bd/synthesis/submodules/up_clock_mon.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_clock_mon.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/up_hdmi_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/up_hdmi_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_hdmi_tx " "Found entity 1: up_hdmi_tx" {  } { { "system_bd/synthesis/submodules/up_hdmi_tx.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_hdmi_tx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/ad_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_mul " "Found entity 1: ad_mul" {  } { { "system_bd/synthesis/submodules/ad_mul.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mul.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854701 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "axi_hdmi_tx_vdma.v(142) " "Verilog HDL information at axi_hdmi_tx_vdma.v(142): always construct contains both blocking and non-blocking assignments" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 142 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1673932854701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_hdmi_tx_vdma " "Found entity 1: axi_hdmi_tx_vdma" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_hdmi_tx_es.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_hdmi_tx_es.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_hdmi_tx_es " "Found entity 1: axi_hdmi_tx_es" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_es.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_es.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_hdmi_tx_core.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_hdmi_tx_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_hdmi_tx_core " "Found entity 1: axi_hdmi_tx_core" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_core.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_core.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_hdmi_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_hdmi_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_hdmi_tx " "Found entity 1: axi_hdmi_tx" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/ad_perfect_shuffle.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_perfect_shuffle.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_perfect_shuffle " "Found entity 1: ad_perfect_shuffle" {  } { { "system_bd/synthesis/submodules/ad_perfect_shuffle.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_perfect_shuffle.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/pack_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/pack_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pack_ctrl " "Found entity 1: pack_ctrl" {  } { { "system_bd/synthesis/submodules/pack_ctrl.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_ctrl.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/pack_interconnect.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/pack_interconnect.v" { { "Info" "ISGN_ENTITY_NAME" "1 pack_interconnect " "Found entity 1: pack_interconnect" {  } { { "system_bd/synthesis/submodules/pack_interconnect.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_interconnect.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/pack_network.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/pack_network.v" { { "Info" "ISGN_ENTITY_NAME" "1 pack_network " "Found entity 1: pack_network" {  } { { "system_bd/synthesis/submodules/pack_network.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_network.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/pack_shell.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/pack_shell.v" { { "Info" "ISGN_ENTITY_NAME" "1 pack_shell " "Found entity 1: pack_shell" {  } { { "system_bd/synthesis/submodules/pack_shell.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_shell.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/util_cpack2_impl.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/util_cpack2_impl.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_cpack2_impl " "Found entity 1: util_cpack2_impl" {  } { { "system_bd/synthesis/submodules/util_cpack2_impl.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_cpack2_impl.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_sys_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_spi " "Found entity 1: system_bd_sys_spi" {  } { { "system_bd/synthesis/submodules/system_bd_sys_spi.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_spi.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_sys_int_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_int_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_int_mem " "Found entity 1: system_bd_sys_int_mem" {  } { { "system_bd/synthesis/submodules/system_bd_sys_int_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_int_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_sys_id.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_id " "Found entity 1: system_bd_sys_id" {  } { { "system_bd/synthesis/submodules/system_bd_sys_id.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_id.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_sys_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_hps " "Found entity 1: system_bd_sys_hps" {  } { { "system_bd/synthesis/submodules/system_bd_sys_hps.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_sys_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_hps_hps_io " "Found entity 1: system_bd_sys_hps_hps_io" {  } { { "system_bd/synthesis/submodules/system_bd_sys_hps_hps_io.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "system_bd/synthesis/submodules/hps_sdram.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "system_bd/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "system_bd/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "system_bd/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "system_bd/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "system_bd/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_hps_hps_io_border " "Found entity 1: system_bd_sys_hps_hps_io_border" {  } { { "system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_hps_fpga_interfaces " "Found entity 1: system_bd_sys_hps_fpga_interfaces" {  } { { "system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_sys_gpio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_gpio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_gpio_out " "Found entity 1: system_bd_sys_gpio_out" {  } { { "system_bd/synthesis/submodules/system_bd_sys_gpio_out.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_gpio_out.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_sys_gpio_in.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_gpio_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_gpio_in " "Found entity 1: system_bd_sys_gpio_in" {  } { { "system_bd/synthesis/submodules/system_bd_sys_gpio_in.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_gpio_in.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_sys_gpio_bd.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_sys_gpio_bd.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_sys_gpio_bd " "Found entity 1: system_bd_sys_gpio_bd" {  } { { "system_bd/synthesis/submodules/system_bd_sys_gpio_bd.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_gpio_bd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/sysid_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/sysid_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sysid_rom " "Found entity 1: sysid_rom" {  } { { "system_bd/synthesis/submodules/sysid_rom.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/sysid_rom.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_pll_reconfig_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_pll_reconfig_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_top " "Found entity 1: altera_pll_reconfig_top" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854762 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCKED locked altera_pll_reconfig_core.v(112) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object \"LOCKED\" differs only in case from object \"locked\" in the same scope" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_done DPS_DONE altera_pll_reconfig_core.v(1901) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1901): object \"dps_done\" differs only in case from object \"DPS_DONE\" in the same scope" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1901 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_changed DPS_CHANGED altera_pll_reconfig_core.v(1893) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1893): object \"dps_changed\" differs only in case from object \"DPS_CHANGED\" in the same scope" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1893 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_pll_reconfig_core.v 6 6 " "Found 6 design units, including 6 entities, in source file system_bd/synthesis/submodules/altera_pll_reconfig_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_core " "Found entity 1: altera_pll_reconfig_core" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854766 ""} { "Info" "ISGN_ENTITY_NAME" "2 self_reset " "Found entity 2: self_reset" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854766 ""} { "Info" "ISGN_ENTITY_NAME" "3 dprio_mux " "Found entity 3: dprio_mux" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1739 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854766 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpll_dprio_init " "Found entity 4: fpll_dprio_init" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854766 ""} { "Info" "ISGN_ENTITY_NAME" "5 dyn_phase_shift " "Found entity 5: dyn_phase_shift" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854766 ""} { "Info" "ISGN_ENTITY_NAME" "6 generic_lcell_comb " "Found entity 6: generic_lcell_comb" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854766 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer system_bd/synthesis/submodules/altera_std_synchronizer.v " "Entity \"altera_std_synchronizer\" obtained from \"system_bd/synthesis/submodules/altera_std_synchronizer.v\" instead of from Quartus Prime megafunction library" {  } { { "system_bd/synthesis/submodules/altera_std_synchronizer.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1673932854767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/altera_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/altera_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer " "Found entity 1: altera_std_synchronizer" {  } { { "system_bd/synthesis/submodules/altera_std_synchronizer.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_bd_pixel_clk_pll " "Found entity 1: system_bd_pixel_clk_pll" {  } { { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_sysid " "Found entity 1: axi_sysid" {  } { { "system_bd/synthesis/submodules/axi_sysid.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_sysid.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/up_adc_common.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/up_adc_common.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_adc_common " "Found entity 1: up_adc_common" {  } { { "system_bd/synthesis/submodules/up_adc_common.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_common.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/up_adc_channel.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/up_adc_channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_adc_channel " "Found entity 1: up_adc_channel" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SOFTSPAN_NEXT softspan_next axi_ltc235x_cmos_tb.v(42) " "Verilog HDL Declaration information at axi_ltc235x_cmos_tb.v(42): object \"SOFTSPAN_NEXT\" differs only in case from object \"softspan_next\" in the same scope" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos_tb.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos_tb.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_ltc235x_cmos_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_ltc235x_cmos_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ltc235x_cmos_tb " "Found entity 1: axi_ltc235x_cmos_tb" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos_tb.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos_tb.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EXTERNAL_CLK external_clk axi_ltc235x_tb.v(54) " "Verilog HDL Declaration information at axi_ltc235x_tb.v(54): object \"EXTERNAL_CLK\" differs only in case from object \"external_clk\" in the same scope" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_tb.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_tb.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LVDS_CMOS_N lvds_cmos_n axi_ltc235x_tb.v(42) " "Verilog HDL Declaration information at axi_ltc235x_tb.v(42): object \"LVDS_CMOS_N\" differs only in case from object \"lvds_cmos_n\" in the same scope" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_tb.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_tb.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SOFTSPAN_NEXT softspan_next axi_ltc235x_tb.v(53) " "Verilog HDL Declaration information at axi_ltc235x_tb.v(53): object \"SOFTSPAN_NEXT\" differs only in case from object \"softspan_next\" in the same scope" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_tb.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_tb.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_ltc235x_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_ltc235x_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ltc235x_tb " "Found entity 1: axi_ltc235x_tb" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_tb.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_tb.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_ltc235x_cmos.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_ltc235x_cmos.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ltc235x_cmos " "Found entity 1: axi_ltc235x_cmos" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EXTERNAL_CLK external_clk axi_ltc235x.v(58) " "Verilog HDL Declaration information at axi_ltc235x.v(58): object \"EXTERNAL_CLK\" differs only in case from object \"external_clk\" in the same scope" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LVDS_CMOS_N lvds_cmos_n axi_ltc235x.v(45) " "Verilog HDL Declaration information at axi_ltc235x.v(45): object \"LVDS_CMOS_N\" differs only in case from object \"lvds_cmos_n\" in the same scope" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_ltc235x.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_ltc235x.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_ltc235x " "Found entity 1: axi_ltc235x" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/sync_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/sync_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_bits " "Found entity 1: sync_bits" {  } { { "system_bd/synthesis/submodules/sync_bits.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/sync_bits.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/sync_event.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/sync_event.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_event " "Found entity 1: sync_event" {  } { { "system_bd/synthesis/submodules/sync_event.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/sync_event.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/util_axis_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/util_axis_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_axis_fifo " "Found entity 1: util_axis_fifo" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/util_axis_fifo_address_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/util_axis_fifo_address_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 util_axis_fifo_address_generator " "Found entity 1: util_axis_fifo_address_generator" {  } { { "system_bd/synthesis/submodules/util_axis_fifo_address_generator.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo_address_generator.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854778 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style system_bd/synthesis/submodules/ad_mem_asym.v(86) " "Unrecognized synthesis attribute \"ram_style\" at system_bd/synthesis/submodules/ad_mem_asym.v(86)" {  } { { "system_bd/synthesis/submodules/ad_mem_asym.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem_asym.v" 86 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854778 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "cascade_height system_bd/synthesis/submodules/ad_mem_asym.v(86) " "Unrecognized synthesis attribute \"cascade_height\" at system_bd/synthesis/submodules/ad_mem_asym.v(86)" {  } { { "system_bd/synthesis/submodules/ad_mem_asym.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem_asym.v" 86 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854778 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad_mem_asym.v(105) " "Verilog HDL information at ad_mem_asym.v(105): always construct contains both blocking and non-blocking assignments" {  } { { "system_bd/synthesis/submodules/ad_mem_asym.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem_asym.v" 105 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1673932854779 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ad_mem_asym.v(134) " "Verilog HDL information at ad_mem_asym.v(134): always construct contains both blocking and non-blocking assignments" {  } { { "system_bd/synthesis/submodules/ad_mem_asym.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem_asym.v" 134 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1673932854779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/ad_mem_asym.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/ad_mem_asym.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_mem_asym " "Found entity 1: ad_mem_asym" {  } { { "system_bd/synthesis/submodules/ad_mem_asym.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem_asym.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_dmac_burst_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_burst_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_burst_memory " "Found entity 1: axi_dmac_burst_memory" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_dmac_regmap.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_regmap.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_regmap " "Found entity 1: axi_dmac_regmap" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_dmac_regmap_request.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_regmap_request.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_regmap_request " "Found entity 1: axi_dmac_regmap_request" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap_request.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap_request.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_dmac_reset_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_reset_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_reset_manager " "Found entity 1: axi_dmac_reset_manager" {  } { { "system_bd/synthesis/submodules/axi_dmac_reset_manager.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_reset_manager.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_dmac_resize_dest.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_resize_dest.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_resize_dest " "Found entity 1: axi_dmac_resize_dest" {  } { { "system_bd/synthesis/submodules/axi_dmac_resize_dest.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_resize_dest.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_dmac_resize_src.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_resize_src.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_resize_src " "Found entity 1: axi_dmac_resize_src" {  } { { "system_bd/synthesis/submodules/axi_dmac_resize_src.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_resize_src.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_dmac_response_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_response_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_response_manager " "Found entity 1: axi_dmac_response_manager" {  } { { "system_bd/synthesis/submodules/axi_dmac_response_manager.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_dmac_transfer.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac_transfer.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac_transfer " "Found entity 1: axi_dmac_transfer" {  } { { "system_bd/synthesis/submodules/axi_dmac_transfer.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_transfer.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/address_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/address_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_generator " "Found entity 1: address_generator" {  } { { "system_bd/synthesis/submodules/address_generator.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/address_generator.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/data_mover.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/data_mover.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mover " "Found entity 1: data_mover" {  } { { "system_bd/synthesis/submodules/data_mover.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/data_mover.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/request_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/request_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 request_arb " "Found entity 1: request_arb" {  } { { "system_bd/synthesis/submodules/request_arb.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/request_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/request_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 request_generator " "Found entity 1: request_generator" {  } { { "system_bd/synthesis/submodules/request_generator.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_generator.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/response_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/response_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_handler " "Found entity 1: response_handler" {  } { { "system_bd/synthesis/submodules/response_handler.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/response_handler.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_register_slice.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_register_slice.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_register_slice " "Found entity 1: axi_register_slice" {  } { { "system_bd/synthesis/submodules/axi_register_slice.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_register_slice.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/dmac_2d_transfer.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/dmac_2d_transfer.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmac_2d_transfer " "Found entity 1: dmac_2d_transfer" {  } { { "system_bd/synthesis/submodules/dmac_2d_transfer.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dmac_2d_transfer.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/dest_axi_mm.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/dest_axi_mm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dest_axi_mm " "Found entity 1: dest_axi_mm" {  } { { "system_bd/synthesis/submodules/dest_axi_mm.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dest_axi_mm.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/dest_axi_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/dest_axi_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 dest_axi_stream " "Found entity 1: dest_axi_stream" {  } { { "system_bd/synthesis/submodules/dest_axi_stream.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dest_axi_stream.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/dest_fifo_inf.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/dest_fifo_inf.v" { { "Info" "ISGN_ENTITY_NAME" "1 dest_fifo_inf " "Found entity 1: dest_fifo_inf" {  } { { "system_bd/synthesis/submodules/dest_fifo_inf.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dest_fifo_inf.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/src_axi_mm.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/src_axi_mm.v" { { "Info" "ISGN_ENTITY_NAME" "1 src_axi_mm " "Found entity 1: src_axi_mm" {  } { { "system_bd/synthesis/submodules/src_axi_mm.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/src_axi_mm.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/src_axi_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/src_axi_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 src_axi_stream " "Found entity 1: src_axi_stream" {  } { { "system_bd/synthesis/submodules/src_axi_stream.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/src_axi_stream.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/src_fifo_inf.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/src_fifo_inf.v" { { "Info" "ISGN_ENTITY_NAME" "1 src_fifo_inf " "Found entity 1: src_fifo_inf" {  } { { "system_bd/synthesis/submodules/src_fifo_inf.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/src_fifo_inf.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 splitter " "Found entity 1: splitter" {  } { { "system_bd/synthesis/submodules/splitter.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/splitter.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/response_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/response_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_generator " "Found entity 1: response_generator" {  } { { "system_bd/synthesis/submodules/response_generator.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/response_generator.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_dmac.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_dmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_dmac " "Found entity 1: axi_dmac" {  } { { "system_bd/synthesis/submodules/axi_dmac.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_pwm_gen_regmap.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_pwm_gen_regmap.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_pwm_gen_regmap " "Found entity 1: axi_pwm_gen_regmap" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen_regmap.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen_regmap.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854801 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PULSE_WIDTH pulse_width axi_pwm_gen_1.v(39) " "Verilog HDL Declaration information at axi_pwm_gen_1.v(39): object \"PULSE_WIDTH\" differs only in case from object \"pulse_width\" in the same scope" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen_1.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen_1.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PULSE_PERIOD pulse_period axi_pwm_gen_1.v(41) " "Verilog HDL Declaration information at axi_pwm_gen_1.v(41): object \"PULSE_PERIOD\" differs only in case from object \"pulse_period\" in the same scope" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen_1.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen_1.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1673932854802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_pwm_gen_1.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_pwm_gen_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_pwm_gen_1 " "Found entity 1: axi_pwm_gen_1" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen_1.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen_1.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_bd/synthesis/submodules/axi_pwm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file system_bd/synthesis/submodules/axi_pwm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_pwm_gen " "Found entity 1: axi_pwm_gen" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_top " "Found entity 1: system_top" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932854804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932854804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932854804 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "response_dest_partial axi_dmac_response_manager.v(135) " "Verilog HDL Implicit Net warning at axi_dmac_response_manager.v(135): created implicit net for \"response_dest_partial\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_response_manager.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932854805 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "src_req_spltr_valid request_arb.v(1053) " "Verilog HDL Implicit Net warning at request_arb.v(1053): created implicit net for \"src_req_spltr_valid\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 1053 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932854805 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "src_req_spltr_ready request_arb.v(1054) " "Verilog HDL Implicit Net warning at request_arb.v(1054): created implicit net for \"src_req_spltr_ready\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 1054 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932854805 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_bd_sys_spi.v(385) " "Verilog HDL or VHDL warning at system_bd_sys_spi.v(385): conditional expression evaluates to a constant" {  } { { "system_bd/synthesis/submodules/system_bd_sys_spi.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_spi.v" 385 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1673932854855 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_top " "Elaborating entity \"system_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673932854951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd system_bd:i_system_bd " "Elaborating entity \"system_bd\" for hierarchy \"system_bd:i_system_bd\"" {  } { { "system_top.v" "i_system_bd" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932854960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_pwm_gen system_bd:i_system_bd\|axi_pwm_gen:adc_pwm_gen " "Elaborating entity \"axi_pwm_gen\" for hierarchy \"system_bd:i_system_bd\|axi_pwm_gen:adc_pwm_gen\"" {  } { { "system_bd/synthesis/system_bd.v" "adc_pwm_gen" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855056 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_1 axi_pwm_gen.v(100) " "Verilog HDL or VHDL warning at axi_pwm_gen.v(100): object \"sync_1\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673932855056 "|system_top|system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_2 axi_pwm_gen.v(101) " "Verilog HDL or VHDL warning at axi_pwm_gen.v(101): object \"sync_2\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673932855056 "|system_top|system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_3 axi_pwm_gen.v(102) " "Verilog HDL or VHDL warning at axi_pwm_gen.v(102): object \"sync_3\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673932855056 "|system_top|system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ext_sync_m0 axi_pwm_gen.v(174) " "Verilog HDL or VHDL warning at axi_pwm_gen.v(174): object \"ext_sync_m0\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673932855057 "|system_top|system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ext_sync_m1 axi_pwm_gen.v(175) " "Verilog HDL or VHDL warning at axi_pwm_gen.v(175): object \"ext_sync_m1\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673932855057 "|system_top|system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 axi_pwm_gen.v(189) " "Verilog HDL assignment warning at axi_pwm_gen.v(189): truncated value with size 32 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855058 "|system_top|system_bd:i_system_bd|axi_pwm_gen:adc_pwm_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_pwm_gen_regmap system_bd:i_system_bd\|axi_pwm_gen:adc_pwm_gen\|axi_pwm_gen_regmap:i_regmap " "Elaborating entity \"axi_pwm_gen_regmap\" for hierarchy \"system_bd:i_system_bd\|axi_pwm_gen:adc_pwm_gen\|axi_pwm_gen_regmap:i_regmap\"" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen.v" "i_regmap" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_pwm_gen_1 system_bd:i_system_bd\|axi_pwm_gen:adc_pwm_gen\|axi_pwm_gen_1:i0_axi_pwm_gen_1 " "Elaborating entity \"axi_pwm_gen_1\" for hierarchy \"system_bd:i_system_bd\|axi_pwm_gen:adc_pwm_gen\|axi_pwm_gen_1:i0_axi_pwm_gen_1\"" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen.v" "i0_axi_pwm_gen_1" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_axi system_bd:i_system_bd\|axi_pwm_gen:adc_pwm_gen\|up_axi:i_up_axi " "Elaborating entity \"up_axi\" for hierarchy \"system_bd:i_system_bd\|axi_pwm_gen:adc_pwm_gen\|up_axi:i_up_axi\"" {  } { { "system_bd/synthesis/submodules/axi_pwm_gen.v" "i_up_axi" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_pwm_gen.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac system_bd:i_system_bd\|axi_dmac:axi_adc_dma " "Elaborating entity \"axi_dmac\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\"" {  } { { "system_bd/synthesis/system_bd.v" "axi_adc_dma" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_regmap system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap " "Elaborating entity \"axi_dmac_regmap\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\"" {  } { { "system_bd/synthesis/submodules/axi_dmac.v" "i_regmap" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855161 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "axi_dmac_regmap.v(182) " "Verilog HDL Case Statement information at axi_dmac_regmap.v(182): all case item expressions in this case statement are onehot" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v" 182 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1673932855162 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 axi_dmac_regmap.v(210) " "Verilog HDL assignment warning at axi_dmac_regmap.v(210): truncated value with size 63 to match size of target (32)" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855164 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_regmap_request system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request " "Elaborating entity \"axi_dmac_regmap_request\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap.v" "i_regmap_request" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo " "Elaborating entity \"util_axis_fifo\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap_request.v" "i_transfer_lenghts_fifo" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap_request.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(42) " "Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855218 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(43) " "Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855218 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo"}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "KEEP yes system_bd/synthesis/submodules/util_axis_fifo.v(83) " "Invalid value \"yes\" for synthesis attribute \"KEEP\" at system_bd/synthesis/submodules/util_axis_fifo.v(83)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 83 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932855219 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tkeep util_axis_fifo.v(53) " "Output port \"m_axis_tkeep\" at util_axis_fifo.v(53) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932855220 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tlast util_axis_fifo.v(54) " "Output port \"m_axis_tlast\" at util_axis_fifo.v(54) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932855220 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo_address_generator system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|util_axis_fifo_address_generator:fifo.i_address_gray " "Elaborating entity \"util_axis_fifo_address_generator\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|util_axis_fifo_address_generator:fifo.i_address_gray\"" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "fifo.i_address_gray" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 util_axis_fifo_address_generator.v(156) " "Verilog HDL assignment warning at util_axis_fifo_address_generator.v(156): truncated value with size 3 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo_address_generator.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo_address_generator.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855226 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|util_axis_fifo_address_generator:fifo.i_address_gray"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 util_axis_fifo_address_generator.v(170) " "Verilog HDL assignment warning at util_axis_fifo_address_generator.v(170): truncated value with size 3 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo_address_generator.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo_address_generator.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855226 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|util_axis_fifo_address_generator:fifo.i_address_gray"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_axi system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|up_axi:i_up_axi " "Elaborating entity \"up_axi\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|up_axi:i_up_axi\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap.v" "i_up_axi" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_transfer system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer " "Elaborating entity \"axi_dmac_transfer\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\"" {  } { { "system_bd/synthesis/submodules/axi_dmac.v" "i_transfer" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_reset_manager system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|axi_dmac_reset_manager:i_reset_manager " "Elaborating entity \"axi_dmac_reset_manager\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|axi_dmac_reset_manager:i_reset_manager\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_transfer.v" "i_reset_manager" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_transfer.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_bits system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|axi_dmac_reset_manager:i_reset_manager\|sync_bits:i_sync_control_dest " "Elaborating entity \"sync_bits\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|axi_dmac_reset_manager:i_reset_manager\|sync_bits:i_sync_control_dest\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_reset_manager.v" "i_sync_control_dest" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_reset_manager.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "request_arb system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb " "Elaborating entity \"request_arb\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_transfer.v" "i_request_arb" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_transfer.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dest_axi_mm system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_mm:i_dest_dma_mm " "Elaborating entity \"dest_axi_mm\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_mm:i_dest_dma_mm\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_dest_dma_mm" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_generator system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_mm:i_dest_dma_mm\|address_generator:i_addr_gen " "Elaborating entity \"address_generator\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_mm:i_dest_dma_mm\|address_generator:i_addr_gen\"" {  } { { "system_bd/synthesis/submodules/dest_axi_mm.v" "i_addr_gen" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dest_axi_mm.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_handler system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_mm:i_dest_dma_mm\|response_handler:i_response_handler " "Elaborating entity \"response_handler\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_mm:i_dest_dma_mm\|response_handler:i_response_handler\"" {  } { { "system_bd/synthesis/submodules/dest_axi_mm.v" "i_response_handler" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dest_axi_mm.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|util_axis_fifo:i_src_dest_bl_fifo " "Elaborating entity \"util_axis_fifo\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|util_axis_fifo:i_src_dest_bl_fifo\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_src_dest_bl_fifo" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(42) " "Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855330 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_dest_bl_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(43) " "Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855330 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_dest_bl_fifo"}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "KEEP yes system_bd/synthesis/submodules/util_axis_fifo.v(83) " "Invalid value \"yes\" for synthesis attribute \"KEEP\" at system_bd/synthesis/submodules/util_axis_fifo.v(83)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 83 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932855330 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tkeep util_axis_fifo.v(53) " "Output port \"m_axis_tkeep\" at util_axis_fifo.v(53) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932855330 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_dest_bl_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tlast util_axis_fifo.v(54) " "Output port \"m_axis_tlast\" at util_axis_fifo.v(54) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932855330 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_dest_bl_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "src_fifo_inf system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_fifo_inf:i_src_dma_fifo " "Elaborating entity \"src_fifo_inf\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_fifo_inf:i_src_dma_fifo\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_src_dma_fifo" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mover system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_fifo_inf:i_src_dma_fifo\|data_mover:i_data_mover " "Elaborating entity \"data_mover\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_fifo_inf:i_src_dma_fifo\|data_mover:i_data_mover\"" {  } { { "system_bd/synthesis/submodules/src_fifo_inf.v" "i_data_mover" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/src_fifo_inf.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_bits system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|sync_bits:i_sync_src_request_id " "Elaborating entity \"sync_bits\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|sync_bits:i_sync_src_request_id\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_sync_src_request_id" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_event system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|sync_event:sync_rewind " "Elaborating entity \"sync_event\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|sync_event:sync_rewind\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "sync_rewind" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_register_slice system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_register_slice:i_src_slice " "Elaborating entity \"axi_register_slice\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_register_slice:i_src_slice\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_src_slice" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_burst_memory system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward " "Elaborating entity \"axi_dmac_burst_memory\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_store_and_forward" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_resize_src system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src " "Elaborating entity \"axi_dmac_resize_src\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "i_resize_src" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_mem_asym system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem " "Elaborating entity \"ad_mem_asym\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "i_mem" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_resize_dest system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_dest:i_resize_dest " "Elaborating entity \"axi_dmac_resize_dest\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_dest:i_resize_dest\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "i_resize_dest" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855419 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 axi_dmac_resize_dest.v(100) " "Verilog HDL assignment warning at axi_dmac_resize_dest.v(100): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/axi_dmac_resize_dest.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_resize_dest.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855420 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|axi_dmac_resize_dest:i_resize_dest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_bits system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|sync_bits:i_dest_sync_id " "Elaborating entity \"sync_bits\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|sync_bits:i_dest_sync_id\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "i_dest_sync_id" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_register_slice system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_register_slice:i_dest_slice " "Elaborating entity \"axi_register_slice\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_register_slice:i_dest_slice\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_dest_slice" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|util_axis_fifo:i_dest_req_fifo " "Elaborating entity \"util_axis_fifo\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|util_axis_fifo:i_dest_req_fifo\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_dest_req_fifo" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855448 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(42) " "Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855449 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_dest_req_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(43) " "Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855449 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_dest_req_fifo"}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "KEEP yes system_bd/synthesis/submodules/util_axis_fifo.v(83) " "Invalid value \"yes\" for synthesis attribute \"KEEP\" at system_bd/synthesis/submodules/util_axis_fifo.v(83)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 83 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932855449 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tkeep util_axis_fifo.v(53) " "Output port \"m_axis_tkeep\" at util_axis_fifo.v(53) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932855450 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_dest_req_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tlast util_axis_fifo.v(54) " "Output port \"m_axis_tlast\" at util_axis_fifo.v(54) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932855450 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_dest_req_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|util_axis_fifo:i_src_req_fifo " "Elaborating entity \"util_axis_fifo\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|util_axis_fifo:i_src_req_fifo\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_src_req_fifo" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855454 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(42) " "Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855454 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(43) " "Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855454 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo"}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "KEEP yes system_bd/synthesis/submodules/util_axis_fifo.v(83) " "Invalid value \"yes\" for synthesis attribute \"KEEP\" at system_bd/synthesis/submodules/util_axis_fifo.v(83)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 83 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932855454 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tkeep util_axis_fifo.v(53) " "Output port \"m_axis_tkeep\" at util_axis_fifo.v(53) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932855456 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tlast util_axis_fifo.v(54) " "Output port \"m_axis_tlast\" at util_axis_fifo.v(54) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932855456 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "request_generator system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|request_generator:i_req_gen " "Elaborating entity \"request_generator\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|request_generator:i_req_gen\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_req_gen" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_response_manager system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_response_manager:i_response_manager " "Elaborating entity \"axi_dmac_response_manager\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_response_manager:i_response_manager\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_response_manager" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855471 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 axi_dmac_response_manager.v(267) " "Verilog HDL assignment warning at axi_dmac_response_manager.v(267): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/axi_dmac_response_manager.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855473 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 axi_dmac_response_manager.v(276) " "Verilog HDL assignment warning at axi_dmac_response_manager.v(276): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/axi_dmac_response_manager.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855473 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 axi_dmac_response_manager.v(278) " "Verilog HDL assignment warning at axi_dmac_response_manager.v(278): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/axi_dmac_response_manager.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855473 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_response_manager:i_response_manager\|util_axis_fifo:i_dest_response_fifo " "Elaborating entity \"util_axis_fifo\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_response_manager:i_response_manager\|util_axis_fifo:i_dest_response_fifo\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_response_manager.v" "i_dest_response_fifo" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855478 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(42) " "Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855479 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(43) " "Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855479 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo"}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "KEEP yes system_bd/synthesis/submodules/util_axis_fifo.v(83) " "Invalid value \"yes\" for synthesis attribute \"KEEP\" at system_bd/synthesis/submodules/util_axis_fifo.v(83)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 83 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932855479 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tkeep\[0\] util_axis_fifo.v(53) " "Output port \"m_axis_tkeep\[0\]\" at util_axis_fifo.v(53) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932855480 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tlast util_axis_fifo.v(54) " "Output port \"m_axis_tlast\" at util_axis_fifo.v(54) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932855480 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ltc235x system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x " "Elaborating entity \"axi_ltc235x\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\"" {  } { { "system_bd/synthesis/system_bd.v" "axi_ltc235x" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855484 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdi_p axi_ltc235x.v(88) " "Output port \"sdi_p\" at axi_ltc235x.v(88) has no driver" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932855497 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sdi_n axi_ltc235x.v(89) " "Output port \"sdi_n\" at axi_ltc235x.v(89) has no driver" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932855497 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_ltc235x_cmos system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|axi_ltc235x_cmos:i_ltc235x_cmos " "Elaborating entity \"axi_ltc235x_cmos\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|axi_ltc235x_cmos:i_ltc235x_cmos\"" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "i_ltc235x_cmos" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855516 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scko_n axi_ltc235x_cmos.v(156) " "Verilog HDL or VHDL warning at axi_ltc235x_cmos.v(156): object \"scko_n\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673932855517 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 axi_ltc235x_cmos.v(188) " "Verilog HDL assignment warning at axi_ltc235x_cmos.v(188): truncated value with size 32 to match size of target (5)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855517 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 axi_ltc235x_cmos.v(291) " "Verilog HDL assignment warning at axi_ltc235x_cmos.v(291): truncated value with size 32 to match size of target (3)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855519 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 axi_ltc235x_cmos.v(292) " "Verilog HDL assignment warning at axi_ltc235x_cmos.v(292): truncated value with size 32 to match size of target (3)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855519 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 axi_ltc235x_cmos.v(293) " "Verilog HDL assignment warning at axi_ltc235x_cmos.v(293): truncated value with size 32 to match size of target (3)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855519 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 axi_ltc235x_cmos.v(294) " "Verilog HDL assignment warning at axi_ltc235x_cmos.v(294): truncated value with size 32 to match size of target (3)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855519 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 axi_ltc235x_cmos.v(295) " "Verilog HDL assignment warning at axi_ltc235x_cmos.v(295): truncated value with size 32 to match size of target (3)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855520 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 axi_ltc235x_cmos.v(296) " "Verilog HDL assignment warning at axi_ltc235x_cmos.v(296): truncated value with size 32 to match size of target (3)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855520 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 axi_ltc235x_cmos.v(297) " "Verilog HDL assignment warning at axi_ltc235x_cmos.v(297): truncated value with size 32 to match size of target (3)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855520 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 axi_ltc235x_cmos.v(298) " "Verilog HDL assignment warning at axi_ltc235x_cmos.v(298): truncated value with size 32 to match size of target (3)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855520 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 axi_ltc235x_cmos.v(481) " "Verilog HDL assignment warning at axi_ltc235x_cmos.v(481): truncated value with size 32 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/axi_ltc235x_cmos.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x_cmos.v" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932855528 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\"" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "regmap_channels\[0\].i_up_adc_channel" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855647 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(439) " "Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 439 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1673932855651 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[0].i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_cntrl system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl " "Elaborating entity \"up_xfer_cntrl\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\|up_xfer_cntrl:i_xfer_cntrl\"" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "i_xfer_cntrl" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_status system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\|up_xfer_status:i_xfer_status " "Elaborating entity \"up_xfer_status\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[0\].i_up_adc_channel\|up_xfer_status:i_xfer_status\"" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "i_xfer_status" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[1\].i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[1\].i_up_adc_channel\"" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "regmap_channels\[1\].i_up_adc_channel" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855694 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(439) " "Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 439 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1673932855698 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[1].i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[2\].i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[2\].i_up_adc_channel\"" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "regmap_channels\[2\].i_up_adc_channel" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855720 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(439) " "Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 439 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1673932855724 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[2].i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[3\].i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[3\].i_up_adc_channel\"" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "regmap_channels\[3\].i_up_adc_channel" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855745 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(439) " "Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 439 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1673932855749 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[3].i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[4\].i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[4\].i_up_adc_channel\"" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "regmap_channels\[4\].i_up_adc_channel" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855771 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(439) " "Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 439 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1673932855775 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[4].i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[5\].i_up_adc_channel\"" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "regmap_channels\[5\].i_up_adc_channel" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855797 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(439) " "Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 439 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1673932855801 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[5].i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[6\].i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[6\].i_up_adc_channel\"" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "regmap_channels\[6\].i_up_adc_channel" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855825 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(439) " "Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 439 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1673932855829 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[6].i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_channel system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[7\].i_up_adc_channel " "Elaborating entity \"up_adc_channel\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_channel:regmap_channels\[7\].i_up_adc_channel\"" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "regmap_channels\[7\].i_up_adc_channel" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855851 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "up_adc_channel.v(439) " "Verilog HDL Case Statement information at up_adc_channel.v(439): all case item expressions in this case statement are onehot" {  } { { "system_bd/synthesis/submodules/up_adc_channel.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_channel.v" 439 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1673932855855 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|up_adc_channel:regmap_channels[7].i_up_adc_channel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_adc_common system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common " "Elaborating entity \"up_adc_common\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\"" {  } { { "system_bd/synthesis/submodules/axi_ltc235x.v" "i_up_adc_common" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_ltc235x.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_rst system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|ad_rst:i_mmcm_rst_reg " "Elaborating entity \"ad_rst\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|ad_rst:i_mmcm_rst_reg\"" {  } { { "system_bd/synthesis/submodules/up_adc_common.v" "i_mmcm_rst_reg" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_common.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_cntrl system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl " "Elaborating entity \"up_xfer_cntrl\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_cntrl:i_xfer_cntrl\"" {  } { { "system_bd/synthesis/submodules/up_adc_common.v" "i_xfer_cntrl" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_common.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_status system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_status:i_xfer_status " "Elaborating entity \"up_xfer_status\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_xfer_status:i_xfer_status\"" {  } { { "system_bd/synthesis/submodules/up_adc_common.v" "i_xfer_status" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_common.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_clock_mon system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_clock_mon:i_clock_mon " "Elaborating entity \"up_clock_mon\" for hierarchy \"system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|up_adc_common:i_up_adc_common\|up_clock_mon:i_clock_mon\"" {  } { { "system_bd/synthesis/submodules/up_adc_common.v" "i_clock_mon" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_adc_common.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_sysid system_bd:i_system_bd\|axi_sysid:axi_sysid_0 " "Elaborating entity \"axi_sysid\" for hierarchy \"system_bd:i_system_bd\|axi_sysid:axi_sysid_0\"" {  } { { "system_bd/synthesis/system_bd.v" "axi_sysid_0" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_axi system_bd:i_system_bd\|axi_sysid:axi_sysid_0\|up_axi:i_up_axi " "Elaborating entity \"up_axi\" for hierarchy \"system_bd:i_system_bd\|axi_sysid:axi_sysid_0\|up_axi:i_up_axi\"" {  } { { "system_bd/synthesis/submodules/axi_sysid.v" "i_up_axi" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_sysid.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_pixel_clk_pll system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll " "Elaborating entity \"system_bd_pixel_clk_pll\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\"" {  } { { "system_bd/synthesis/system_bd.v" "pixel_clk_pll" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "altera_pll_i" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932855993 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(320) " "Output port \"lvds_clk\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932856003 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(321) " "Output port \"loaden\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932856003 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(322) " "Output port \"extclk_out\" at altera_pll.v(322) has no driver" {  } { { "altera_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 322 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932856003 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1673932856005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 65.000000 MHz " "Parameter \"output_clock_frequency0\" = \"65.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype Reconfigurable " "Parameter \"pll_subtype\" = \"Reconfigurable\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 13 " "Parameter \"m_cnt_hi_div\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 13 " "Parameter \"m_cnt_lo_div\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en false " "Parameter \"m_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 10 " "Parameter \"c_cnt_hi_div0\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 10 " "Parameter \"c_cnt_lo_div0\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 false " "Parameter \"c_cnt_odd_div_duty_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 7 " "Parameter \"c_cnt_hi_div1\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 6 " "Parameter \"c_cnt_lo_div1\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 true " "Parameter \"c_cnt_odd_div_duty_en1\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 1 " "Parameter \"c_cnt_hi_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 true " "Parameter \"c_cnt_bypass_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 1 " "Parameter \"pll_vco_div\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 4000 " "Parameter \"pll_bwctrl\" = \"4000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 1300.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"1300.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 1 " "Parameter \"pll_fractional_division\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type none " "Parameter \"mimic_fbclk_type\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856011 ""}  } { { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673932856011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856014 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 769 0 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856018 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 784 0 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856025 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 1961 0 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856030 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 1972 0 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856034 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 1983 0 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856037 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 1994 0 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856041 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 2005 0 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856052 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(632) " "Output port \"extclk\" at altera_cyclonev_pll.v(632) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 632 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932856062 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(637) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(637) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 637 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932856062 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(641) " "Output port \"loaden\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932856062 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(642) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(642) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 642 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932856062 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856080 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1153 0 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_top system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig " "Elaborating entity \"altera_pll_reconfig_top\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\"" {  } { { "system_bd/synthesis/system_bd.v" "pixel_clk_pll_reconfig" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_core system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 " "Elaborating entity \"altera_pll_reconfig_core\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_top.v" "NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_top.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856108 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dps_start_assert altera_pll_reconfig_core.v(208) " "Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object \"dps_start_assert\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673932856110 "|system_top|system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1510) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1510 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1673932856194 "|system_top|system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1526) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1526 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1673932856194 "|system_top|system_bd:i_system_bd|altera_pll_reconfig_top:pixel_clk_pll_reconfig|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "altera_std_synchronizer_inst" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dyn_phase_shift system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst " "Elaborating entity \"dyn_phase_shift\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "dyn_phase_shift_inst" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_0" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_1" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_2" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_3" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_cnt_sel_4" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_reset system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst " "Elaborating entity \"self_reset\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "self_reset_inst" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_mux system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst " "Elaborating entity \"dprio_mux\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_mux_inst" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpll_dprio_init system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst " "Elaborating entity \"fpll_dprio_init\" for hierarchy \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "fpll_dprio_init_inst" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sysid_rom system_bd:i_system_bd\|sysid_rom:rom_sys_0 " "Elaborating entity \"sysid_rom\" for hierarchy \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\"" {  } { { "system_bd/synthesis/system_bd.v" "rom_sys_0" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856456 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut_rom.data_a 0 sysid_rom.v(47) " "Net \"lut_rom.data_a\" at sysid_rom.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "system_bd/synthesis/submodules/sysid_rom.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/sysid_rom.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1673932856465 "|system_top|system_bd:i_system_bd|sysid_rom:rom_sys_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut_rom.waddr_a 0 sysid_rom.v(47) " "Net \"lut_rom.waddr_a\" at sysid_rom.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "system_bd/synthesis/submodules/sysid_rom.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/sysid_rom.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1673932856465 "|system_top|system_bd:i_system_bd|sysid_rom:rom_sys_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lut_rom.we_a 0 sysid_rom.v(47) " "Net \"lut_rom.we_a\" at sysid_rom.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "system_bd/synthesis/submodules/sysid_rom.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/sysid_rom.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1673932856465 "|system_top|system_bd:i_system_bd|sysid_rom:rom_sys_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_gpio_bd system_bd:i_system_bd\|system_bd_sys_gpio_bd:sys_gpio_bd " "Elaborating entity \"system_bd_sys_gpio_bd\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_gpio_bd:sys_gpio_bd\"" {  } { { "system_bd/synthesis/system_bd.v" "sys_gpio_bd" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_gpio_in system_bd:i_system_bd\|system_bd_sys_gpio_in:sys_gpio_in " "Elaborating entity \"system_bd_sys_gpio_in\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_gpio_in:sys_gpio_in\"" {  } { { "system_bd/synthesis/system_bd.v" "sys_gpio_in" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_gpio_out system_bd:i_system_bd\|system_bd_sys_gpio_out:sys_gpio_out " "Elaborating entity \"system_bd_sys_gpio_out\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_gpio_out:sys_gpio_out\"" {  } { { "system_bd/synthesis/system_bd.v" "sys_gpio_out" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_hps system_bd:i_system_bd\|system_bd_sys_hps:sys_hps " "Elaborating entity \"system_bd_sys_hps\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\"" {  } { { "system_bd/synthesis/system_bd.v" "sys_hps" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_hps_fpga_interfaces system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces " "Elaborating entity \"system_bd_sys_hps_fpga_interfaces\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\"" {  } { { "system_bd/synthesis/submodules/system_bd_sys_hps.v" "fpga_interfaces" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_hps_hps_io system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io " "Elaborating entity \"system_bd_sys_hps_hps_io\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\"" {  } { { "system_bd/synthesis/submodules/system_bd_sys_hps.v" "hps_io" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_hps_hps_io_border system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border " "Elaborating entity \"system_bd_sys_hps_hps_io_border\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\"" {  } { { "system_bd/synthesis/submodules/system_bd_sys_hps_hps_io.v" "border" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sv" "hps_sdram_inst" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "system_bd/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856616 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673932856617 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "system_bd/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932856617 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "system_bd/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856620 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932856622 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856649 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1673932856651 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932856651 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1673932856655 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932856656 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856705 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673932856706 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673932856706 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856710 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932856717 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932856717 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932856717 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932856717 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932856916 ""}  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673932856916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932856943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932856943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "system_bd/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932856959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "system_bd/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932857445 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "system_bd/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1673932857446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "system_bd/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932857449 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932857471 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932857471 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932857471 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932857472 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932857472 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932857472 "|system_top|system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "system_bd/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932857746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "system_bd/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932857750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_id system_bd:i_system_bd\|system_bd_sys_id:sys_id " "Elaborating entity \"system_bd_sys_id\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_id:sys_id\"" {  } { { "system_bd/synthesis/system_bd.v" "sys_id" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932857754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_int_mem system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem " "Elaborating entity \"system_bd_sys_int_mem\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\"" {  } { { "system_bd/synthesis/system_bd.v" "sys_int_mem" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932857757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\"" {  } { { "system_bd/synthesis/submodules/system_bd_sys_int_mem.v" "the_altsyncram" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_int_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932857829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\"" {  } { { "system_bd/synthesis/submodules/system_bd_sys_int_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_int_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932857835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932857835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932857835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932857835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932857835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932857835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932857835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932857835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932857835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932857835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932857835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932857835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932857835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932857835 ""}  } { { "system_bd/synthesis/submodules/system_bd_sys_int_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_int_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673932857835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_shj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_shj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_shj1 " "Found entity 1: altsyncram_shj1" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932857869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932857869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_shj1 system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated " "Elaborating entity \"altsyncram_shj1\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932857870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_sys_spi system_bd:i_system_bd\|system_bd_sys_spi:sys_spi " "Elaborating entity \"system_bd_sys_spi\" for hierarchy \"system_bd:i_system_bd\|system_bd_sys_spi:sys_spi\"" {  } { { "system_bd/synthesis/system_bd.v" "sys_spi" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932857891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_cpack2_impl system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack " "Elaborating entity \"util_cpack2_impl\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\"" {  } { { "system_bd/synthesis/system_bd.v" "util_adc_pack" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932857904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_perfect_shuffle system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|ad_perfect_shuffle:i_interleave " "Elaborating entity \"ad_perfect_shuffle\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|ad_perfect_shuffle:i_interleave\"" {  } { { "system_bd/synthesis/submodules/util_cpack2_impl.v" "i_interleave" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_cpack2_impl.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932857933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pack_shell system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell " "Elaborating entity \"pack_shell\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\"" {  } { { "system_bd/synthesis/submodules/util_cpack2_impl.v" "i_pack_shell" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_cpack2_impl.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932857940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pack_network system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[0\].i_ctrl_interconnect " "Elaborating entity \"pack_network\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[0\].i_ctrl_interconnect\"" {  } { { "system_bd/synthesis/submodules/pack_shell.v" "gen_network\[0\].i_ctrl_interconnect" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_shell.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932857970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pack_ctrl system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[0\].i_ctrl_interconnect\|pack_ctrl:i_ctrl " "Elaborating entity \"pack_ctrl\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[0\].i_ctrl_interconnect\|pack_ctrl:i_ctrl\"" {  } { { "system_bd/synthesis/submodules/pack_network.v" "i_ctrl" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_network.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932857980 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 pack_ctrl.v(83) " "Verilog HDL assignment warning at pack_ctrl.v(83): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/pack_ctrl.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_ctrl.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932857983 "|system_top|system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|pack_network:gen_network[0].i_ctrl_interconnect|pack_ctrl:i_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pack_interconnect system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[0\].i_ctrl_interconnect\|pack_interconnect:i_interconnect " "Elaborating entity \"pack_interconnect\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[0\].i_ctrl_interconnect\|pack_interconnect:i_interconnect\"" {  } { { "system_bd/synthesis/submodules/pack_network.v" "i_interconnect" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_network.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932857994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_perfect_shuffle system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[0\].i_ctrl_interconnect\|pack_interconnect:i_interconnect\|ad_perfect_shuffle:gen_stages\[0\].i_shuffle " "Elaborating entity \"ad_perfect_shuffle\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[0\].i_ctrl_interconnect\|pack_interconnect:i_interconnect\|ad_perfect_shuffle:gen_stages\[0\].i_shuffle\"" {  } { { "system_bd/synthesis/submodules/pack_interconnect.v" "gen_stages\[0\].i_shuffle" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_interconnect.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pack_network system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[1\].i_ctrl_interconnect " "Elaborating entity \"pack_network\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[1\].i_ctrl_interconnect\"" {  } { { "system_bd/synthesis/submodules/pack_shell.v" "gen_network\[1\].i_ctrl_interconnect" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_shell.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pack_ctrl system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[1\].i_ctrl_interconnect\|pack_ctrl:i_ctrl " "Elaborating entity \"pack_ctrl\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[1\].i_ctrl_interconnect\|pack_ctrl:i_ctrl\"" {  } { { "system_bd/synthesis/submodules/pack_network.v" "i_ctrl" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_network.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858101 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pack_ctrl.v(83) " "Verilog HDL assignment warning at pack_ctrl.v(83): truncated value with size 32 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/pack_ctrl.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_ctrl.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932858102 "|system_top|system_bd:i_system_bd|util_cpack2_impl:util_adc_pack|pack_shell:i_pack_shell|pack_network:gen_network[1].i_ctrl_interconnect|pack_ctrl:i_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pack_interconnect system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[1\].i_ctrl_interconnect\|pack_interconnect:i_interconnect " "Elaborating entity \"pack_interconnect\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[1\].i_ctrl_interconnect\|pack_interconnect:i_interconnect\"" {  } { { "system_bd/synthesis/submodules/pack_network.v" "i_interconnect" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_network.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_perfect_shuffle system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[1\].i_ctrl_interconnect\|pack_interconnect:i_interconnect\|ad_perfect_shuffle:gen_stages\[0\].i_shuffle " "Elaborating entity \"ad_perfect_shuffle\" for hierarchy \"system_bd:i_system_bd\|util_cpack2_impl:util_adc_pack\|pack_shell:i_pack_shell\|pack_network:gen_network\[1\].i_ctrl_interconnect\|pack_interconnect:i_interconnect\|ad_perfect_shuffle:gen_stages\[0\].i_shuffle\"" {  } { { "system_bd/synthesis/submodules/pack_interconnect.v" "gen_stages\[0\].i_shuffle" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/pack_interconnect.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_hdmi_tx system_bd:i_system_bd\|axi_hdmi_tx:vga_out " "Elaborating entity \"axi_hdmi_tx\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\"" {  } { { "system_bd/synthesis/system_bd.v" "vga_out" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_axi system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_axi:i_up_axi " "Elaborating entity \"up_axi\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_axi:i_up_axi\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx.v" "i_up_axi" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_hdmi_tx system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up " "Elaborating entity \"up_hdmi_tx\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx.v" "i_up" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_cntrl system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl " "Elaborating entity \"up_xfer_cntrl\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_cntrl:i_xfer_cntrl\"" {  } { { "system_bd/synthesis/submodules/up_hdmi_tx.v" "i_xfer_cntrl" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_hdmi_tx.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_status system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_xfer_status " "Elaborating entity \"up_xfer_status\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_xfer_status\"" {  } { { "system_bd/synthesis/submodules/up_hdmi_tx.v" "i_xfer_status" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_hdmi_tx.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_xfer_status system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status " "Elaborating entity \"up_xfer_status\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|up_hdmi_tx:i_up\|up_xfer_status:i_vdma_xfer_status\"" {  } { { "system_bd/synthesis/submodules/up_hdmi_tx.v" "i_vdma_xfer_status" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/up_hdmi_tx.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_hdmi_tx_vdma system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma " "Elaborating entity \"axi_hdmi_tx_vdma\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx.v" "i_vdma" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_hdmi_tx_core system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core " "Elaborating entity \"axi_hdmi_tx_core\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx.v" "i_tx_core" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_mem system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem " "Elaborating entity \"ad_mem\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_core.v" "i_mem" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_core.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_csc_RGB2CrYCb system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb " "Elaborating entity \"ad_csc_RGB2CrYCb\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_core.v" "i_csc_RGB2CrYCb" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_core.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_csc system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr " "Elaborating entity \"ad_csc\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Cr\"" {  } { { "system_bd/synthesis/submodules/ad_csc_RGB2CrYCb.v" "j_csc_1_Cr" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_csc_RGB2CrYCb.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_csc system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y " "Elaborating entity \"ad_csc\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_csc_RGB2CrYCb:i_csc_RGB2CrYCb\|ad_csc:j_csc_1_Y\"" {  } { { "system_bd/synthesis/submodules/ad_csc_RGB2CrYCb.v" "j_csc_1_Y" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_csc_RGB2CrYCb.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_ss_444to422 system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_ss_444to422:i_ss_444to422 " "Elaborating entity \"ad_ss_444to422\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_ss_444to422:i_ss_444to422\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_core.v" "i_ss_444to422" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_core.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858369 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ad_ss_444to422.v(116) " "Verilog HDL assignment warning at ad_ss_444to422.v(116): truncated value with size 32 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/ad_ss_444to422.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_ss_444to422.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932858370 "|system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|axi_hdmi_tx_core:i_tx_core|ad_ss_444to422:i_ss_444to422"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_hdmi_tx_es system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|axi_hdmi_tx_es:i_es " "Elaborating entity \"axi_hdmi_tx_es\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|axi_hdmi_tx_es:i_es\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_core.v" "i_es" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_core.v" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|altddio_out:i_clk_oddr " "Elaborating entity \"altddio_out\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|altddio_out:i_clk_oddr\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx.v" "i_clk_oddr" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|altddio_out:i_clk_oddr " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|altddio_out:i_clk_oddr\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v" 348 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|altddio_out:i_clk_oddr " "Instantiated megafunction \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|altddio_out:i_clk_oddr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932858390 ""}  } { { "system_bd/synthesis/submodules/axi_hdmi_tx.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v" 348 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673932858390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_e4b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_e4b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_e4b " "Found entity 1: ddio_out_e4b" {  } { { "db/ddio_out_e4b.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/ddio_out_e4b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932858415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932858415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_e4b system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|altddio_out:i_clk_oddr\|ddio_out_e4b:auto_generated " "Elaborating entity \"ddio_out_e4b\" for hierarchy \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|altddio_out:i_clk_oddr\|ddio_out_e4b:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac system_bd:i_system_bd\|axi_dmac:video_dmac " "Elaborating entity \"axi_dmac\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\"" {  } { { "system_bd/synthesis/system_bd.v" "video_dmac" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_regmap system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap " "Elaborating entity \"axi_dmac_regmap\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\"" {  } { { "system_bd/synthesis/submodules/axi_dmac.v" "i_regmap" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858441 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "axi_dmac_regmap.v(182) " "Verilog HDL Case Statement information at axi_dmac_regmap.v(182): all case item expressions in this case statement are onehot" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v" 182 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1673932858443 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 axi_dmac_regmap.v(210) " "Verilog HDL assignment warning at axi_dmac_regmap.v(210): truncated value with size 63 to match size of target (32)" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932858446 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_regmap_request system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request " "Elaborating entity \"axi_dmac_regmap_request\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap.v" "i_regmap_request" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo " "Elaborating entity \"util_axis_fifo\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_regmap_request.v" "i_transfer_lenghts_fifo" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_regmap_request.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858513 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(42) " "Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932858513 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(43) " "Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932858513 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo"}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "KEEP yes system_bd/synthesis/submodules/util_axis_fifo.v(83) " "Invalid value \"yes\" for synthesis attribute \"KEEP\" at system_bd/synthesis/submodules/util_axis_fifo.v(83)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 83 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932858513 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tkeep util_axis_fifo.v(53) " "Output port \"m_axis_tkeep\" at util_axis_fifo.v(53) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932858515 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tlast util_axis_fifo.v(54) " "Output port \"m_axis_tlast\" at util_axis_fifo.v(54) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932858515 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_transfer system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer " "Elaborating entity \"axi_dmac_transfer\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\"" {  } { { "system_bd/synthesis/submodules/axi_dmac.v" "i_transfer" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_reset_manager system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|axi_dmac_reset_manager:i_reset_manager " "Elaborating entity \"axi_dmac_reset_manager\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|axi_dmac_reset_manager:i_reset_manager\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_transfer.v" "i_reset_manager" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_transfer.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_bits system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|axi_dmac_reset_manager:i_reset_manager\|sync_bits:i_sync_control_dest " "Elaborating entity \"sync_bits\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|axi_dmac_reset_manager:i_reset_manager\|sync_bits:i_sync_control_dest\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_reset_manager.v" "i_sync_control_dest" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_reset_manager.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmac_2d_transfer system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer " "Elaborating entity \"dmac_2d_transfer\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|dmac_2d_transfer:i_2d_transfer\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_transfer.v" "i_2d_transfer" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_transfer.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "request_arb system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb " "Elaborating entity \"request_arb\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_transfer.v" "i_request_arb" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_transfer.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dest_axi_stream system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_stream:i_dest_dma_stream " "Elaborating entity \"dest_axi_stream\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_stream:i_dest_dma_stream\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_dest_dma_stream" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_generator system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_stream:i_dest_dma_stream\|response_generator:i_response_generator " "Elaborating entity \"response_generator\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_stream:i_dest_dma_stream\|response_generator:i_response_generator\"" {  } { { "system_bd/synthesis/submodules/dest_axi_stream.v" "i_response_generator" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dest_axi_stream.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "src_axi_mm system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm " "Elaborating entity \"src_axi_mm\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_src_dma_mm" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "splitter system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm\|splitter:i_req_splitter " "Elaborating entity \"splitter\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm\|splitter:i_req_splitter\"" {  } { { "system_bd/synthesis/submodules/src_axi_mm.v" "i_req_splitter" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/src_axi_mm.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_generator system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm\|address_generator:i_addr_gen " "Elaborating entity \"address_generator\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|src_axi_mm:i_src_dma_mm\|address_generator:i_addr_gen\"" {  } { { "system_bd/synthesis/submodules/src_axi_mm.v" "i_addr_gen" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/src_axi_mm.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_bits system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|sync_bits:i_sync_src_request_id " "Elaborating entity \"sync_bits\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|sync_bits:i_sync_src_request_id\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_sync_src_request_id" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_event system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|sync_event:sync_rewind " "Elaborating entity \"sync_event\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|sync_event:sync_rewind\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "sync_rewind" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_bits system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|sync_event:sync_rewind\|sync_bits:i_sync_out " "Elaborating entity \"sync_bits\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|sync_event:sync_rewind\|sync_bits:i_sync_out\"" {  } { { "system_bd/synthesis/submodules/sync_event.v" "i_sync_out" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/sync_event.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_register_slice system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_register_slice:i_src_slice " "Elaborating entity \"axi_register_slice\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_register_slice:i_src_slice\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_src_slice" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_burst_memory system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward " "Elaborating entity \"axi_dmac_burst_memory\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_store_and_forward" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_resize_src system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src " "Elaborating entity \"axi_dmac_resize_src\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_src:i_resize_src\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "i_resize_src" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_mem_asym system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem " "Elaborating entity \"ad_mem_asym\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "i_mem" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_resize_dest system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_dest:i_resize_dest " "Elaborating entity \"axi_dmac_resize_dest\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|axi_dmac_resize_dest:i_resize_dest\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "i_resize_dest" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_bits system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|sync_bits:i_dest_sync_id " "Elaborating entity \"sync_bits\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|sync_bits:i_dest_sync_id\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "i_dest_sync_id" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|util_axis_fifo:i_src_req_fifo " "Elaborating entity \"util_axis_fifo\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|util_axis_fifo:i_src_req_fifo\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_src_req_fifo" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(42) " "Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932858673 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(43) " "Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932858673 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo"}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "KEEP yes system_bd/synthesis/submodules/util_axis_fifo.v(83) " "Invalid value \"yes\" for synthesis attribute \"KEEP\" at system_bd/synthesis/submodules/util_axis_fifo.v(83)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 83 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932858674 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "KEEP yes system_bd/synthesis/submodules/util_axis_fifo.v(83) " "Invalid value \"yes\" for synthesis attribute \"KEEP\" at system_bd/synthesis/submodules/util_axis_fifo.v(83)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 83 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932858674 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tkeep util_axis_fifo.v(53) " "Output port \"m_axis_tkeep\" at util_axis_fifo.v(53) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932858675 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tlast util_axis_fifo.v(54) " "Output port \"m_axis_tlast\" at util_axis_fifo.v(54) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932858675 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "request_generator system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|request_generator:i_req_gen " "Elaborating entity \"request_generator\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|request_generator:i_req_gen\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_req_gen" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi_dmac_response_manager system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_response_manager:i_response_manager " "Elaborating entity \"axi_dmac_response_manager\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_response_manager:i_response_manager\"" {  } { { "system_bd/synthesis/submodules/request_arb.v" "i_response_manager" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858693 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 axi_dmac_response_manager.v(267) " "Verilog HDL assignment warning at axi_dmac_response_manager.v(267): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/axi_dmac_response_manager.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932858695 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 axi_dmac_response_manager.v(276) " "Verilog HDL assignment warning at axi_dmac_response_manager.v(276): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/axi_dmac_response_manager.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932858695 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 axi_dmac_response_manager.v(278) " "Verilog HDL assignment warning at axi_dmac_response_manager.v(278): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/axi_dmac_response_manager.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932858695 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "util_axis_fifo system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_response_manager:i_response_manager\|util_axis_fifo:i_dest_response_fifo " "Elaborating entity \"util_axis_fifo\" for hierarchy \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_response_manager:i_response_manager\|util_axis_fifo:i_dest_response_fifo\"" {  } { { "system_bd/synthesis/submodules/axi_dmac_response_manager.v" "i_dest_response_fifo" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_response_manager.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(42) " "Verilog HDL assignment warning at util_axis_fifo.v(42): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932858701 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 util_axis_fifo.v(43) " "Verilog HDL assignment warning at util_axis_fifo.v(43): truncated value with size 32 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932858701 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo"}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "KEEP yes system_bd/synthesis/submodules/util_axis_fifo.v(83) " "Invalid value \"yes\" for synthesis attribute \"KEEP\" at system_bd/synthesis/submodules/util_axis_fifo.v(83)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 83 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932858701 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_VALUE" "KEEP yes system_bd/synthesis/submodules/util_axis_fifo.v(83) " "Invalid value \"yes\" for synthesis attribute \"KEEP\" at system_bd/synthesis/submodules/util_axis_fifo.v(83)" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 83 0 0 } }  } 0 10306 "Invalid value \"%2!s!\" for synthesis attribute \"%1!s!\" at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932858701 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tkeep\[0\] util_axis_fifo.v(53) " "Output port \"m_axis_tkeep\[0\]\" at util_axis_fifo.v(53) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932858702 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_axis_tlast util_axis_fifo.v(54) " "Output port \"m_axis_tlast\" at util_axis_fifo.v(54) has no driver" {  } { { "system_bd/synthesis/submodules/util_axis_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/util_axis_fifo.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1673932858702 "|system_top|system_bd:i_system_bd|axi_dmac:video_dmac|axi_dmac_transfer:i_transfer|request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0 system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_bd_mm_interconnect_0\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\"" {  } { { "system_bd/synthesis/system_bd.v" "mm_interconnect_0" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_int_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_int_mem_s1_translator\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "sys_int_mem_s1_translator" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "sys_hps_h2f_axi_master_agent" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:sys_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_int_mem_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_int_mem_s1_agent\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "sys_int_mem_s1_agent" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_int_mem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sys_int_mem_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sys_int_mem_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sys_int_mem_s1_agent_rsp_fifo\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "sys_int_mem_s1_agent_rsp_fifo" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sys_int_mem_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sys_int_mem_s1_agent_rdata_fifo\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "sys_int_mem_s1_agent_rdata_fifo" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_router system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router:router " "Elaborating entity \"system_bd_mm_interconnect_0_router\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router:router\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "router" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_router_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router:router\|system_bd_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_0_router_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router:router\|system_bd_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_router_002 system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_bd_mm_interconnect_0_router_002\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_002:router_002\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "router_002" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_router_002_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_002:router_002\|system_bd_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_router_002:router_002\|system_bd_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "sys_int_mem_s1_burst_adapter" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_new system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_new\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_new.burst_adapter" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858939 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "len_to_in_bndry altera_merlin_burst_adapter_new.sv(354) " "Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(354): object \"len_to_in_bndry\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 354 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673932858944 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "len_to_out_bndry altera_merlin_burst_adapter_new.sv(357) " "Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(357): object \"len_to_out_bndry\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673932858944 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d1_in_compressed_read altera_merlin_burst_adapter_new.sv(445) " "Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(445): object \"d1_in_compressed_read\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 445 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673932858944 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d1_in_bursttype altera_merlin_burst_adapter_new.sv(450) " "Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(450): object \"d1_in_bursttype\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 450 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673932858944 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d1_in_passthru altera_merlin_burst_adapter_new.sv(452) " "Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(452): object \"d1_in_passthru\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673932858944 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 5 altera_merlin_burst_adapter_new.sv(371) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_new.sv(371): truncated value with size 30 to match size of target (5)" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932858947 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_merlin_burst_adapter_new.sv(381) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_new.sv(381): truncated value with size 32 to match size of target (4)" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932858948 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "align_address_to_size" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "the_burstwrap_increment" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_default_burst_converter system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter " "Elaborating entity \"altera_default_burst_converter\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sys_int_mem_s1_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "non_bursting_slave_converters_sel.the_default_burst_converter" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_cmd_demux system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_bd_mm_interconnect_0_cmd_demux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "cmd_demux" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_cmd_mux system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_bd_mm_interconnect_0_cmd_mux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "cmd_mux" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932858998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_rsp_demux system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_bd_mm_interconnect_0_rsp_demux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "rsp_demux" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_rsp_mux system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_bd_mm_interconnect_0_rsp_mux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "rsp_mux" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "agent_pipeline" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "agent_pipeline_001" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_avalon_st_adapter system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_bd_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0.v" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_0:mm_interconnect_0\|system_bd_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_bd_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1 system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"system_bd_mm_interconnect_1\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\"" {  } { { "system_bd/synthesis/system_bd.v" "mm_interconnect_1" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_id_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_id_control_slave_translator\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "sys_id_control_slave_translator" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 1713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pixel_clk_pll_reconfig_mgmt_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pixel_clk_pll_reconfig_mgmt_avalon_slave_translator\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "pixel_clk_pll_reconfig_mgmt_avalon_slave_translator" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 1777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_gpio_bd_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_gpio_bd_s1_translator\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "sys_gpio_bd_s1_translator" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 1841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sys_spi_spi_control_port_translator\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "sys_spi_spi_control_port_translator" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 2033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "sys_hps_h2f_lw_axi_master_agent" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 2161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "axi_sysid_0_s_axi_agent" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 2261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 15 altera_merlin_axi_slave_ni.sv(302) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(302): truncated value with size 21 to match size of target (15)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932859771 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 altera_merlin_axi_slave_ni.sv(314) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 16 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932859771 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 altera_merlin_axi_slave_ni.sv(327) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 16 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932859771 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 15 altera_merlin_axi_slave_ni.sv(564) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(564): truncated value with size 21 to match size of target (15)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932859773 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 altera_merlin_axi_slave_ni.sv(580) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 16 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932859773 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 15 altera_merlin_axi_slave_ni.sv(714) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(714): truncated value with size 21 to match size of target (15)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932859775 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:axi_sysid_0_s_axi_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "video_dmac_s_axi_agent" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 2361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859822 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 11 altera_merlin_axi_slave_ni.sv(302) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(302): truncated value with size 21 to match size of target (11)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932859824 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 altera_merlin_axi_slave_ni.sv(314) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 16 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932859825 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 altera_merlin_axi_slave_ni.sv(327) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 16 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932859825 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 11 altera_merlin_axi_slave_ni.sv(564) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(564): truncated value with size 21 to match size of target (11)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932859826 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 altera_merlin_axi_slave_ni.sv(580) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 16 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932859826 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 11 altera_merlin_axi_slave_ni.sv(714) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(714): truncated value with size 21 to match size of target (11)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932859828 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:video_dmac_s_axi_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:vga_out_s_axi_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:vga_out_s_axi_agent\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "vga_out_s_axi_agent" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 2461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859859 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 16 altera_merlin_axi_slave_ni.sv(302) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(302): truncated value with size 21 to match size of target (16)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932859862 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 altera_merlin_axi_slave_ni.sv(314) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 16 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932859862 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 altera_merlin_axi_slave_ni.sv(327) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 16 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932859862 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 16 altera_merlin_axi_slave_ni.sv(564) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(564): truncated value with size 21 to match size of target (16)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932859864 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 altera_merlin_axi_slave_ni.sv(580) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 16 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932859864 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 16 altera_merlin_axi_slave_ni.sv(714) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(714): truncated value with size 21 to match size of target (16)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932859866 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:vga_out_s_axi_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:vga_out_s_axi_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:vga_out_s_axi_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:vga_out_s_axi_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:vga_out_s_axi_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sys_id_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sys_id_control_slave_agent\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "sys_id_control_slave_agent" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 2845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sys_id_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sys_id_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "sys_id_control_slave_agent_rsp_fifo" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 2886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sys_id_control_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sys_id_control_slave_agent_rdata_fifo\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "sys_id_control_slave_agent_rdata_fifo" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 2927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932859962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_router system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router:router " "Elaborating entity \"system_bd_mm_interconnect_1_router\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router:router\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "router" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 3773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_router_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router:router\|system_bd_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_1_router_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router:router\|system_bd_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_router_001 system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"system_bd_mm_interconnect_1_router_001\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_001:router_001\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "router_001" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 3789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_router_001_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_001:router_001\|system_bd_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_1_router_001_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_001:router_001\|system_bd_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_001.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_router_002 system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"system_bd_mm_interconnect_1_router_002\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_002:router_002\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "router_002" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 3805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_router_002_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_002:router_002\|system_bd_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_1_router_002_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_002:router_002\|system_bd_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_router_003 system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"system_bd_mm_interconnect_1_router_003\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_003:router_003\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "router_003" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 3821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_router_003_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_003:router_003\|system_bd_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_1_router_003_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_003:router_003\|system_bd_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_router_014 system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_014:router_014 " "Elaborating entity \"system_bd_mm_interconnect_1_router_014\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_014:router_014\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "router_014" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 3997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_router_014_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_014:router_014\|system_bd_mm_interconnect_1_router_014_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_1_router_014_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_router_014:router_014\|system_bd_mm_interconnect_1_router_014_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" "the_default_decode" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_router_014.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "sys_hps_h2f_lw_axi_master_wr_limiter" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 4127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860116 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 18 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932860120 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "axi_sysid_0_s_axi_wr_burst_adapter" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 4227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_new system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_new\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_new.burst_adapter" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860139 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "len_to_in_bndry altera_merlin_burst_adapter_new.sv(354) " "Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(354): object \"len_to_in_bndry\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 354 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673932860143 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "len_to_out_bndry altera_merlin_burst_adapter_new.sv(357) " "Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(357): object \"len_to_out_bndry\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673932860143 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d1_in_compressed_read altera_merlin_burst_adapter_new.sv(445) " "Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(445): object \"d1_in_compressed_read\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 445 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673932860144 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d1_in_bursttype altera_merlin_burst_adapter_new.sv(450) " "Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(450): object \"d1_in_bursttype\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 450 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673932860144 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d1_in_passthru altera_merlin_burst_adapter_new.sv(452) " "Verilog HDL or VHDL warning at altera_merlin_burst_adapter_new.sv(452): object \"d1_in_passthru\" assigned a value but never read" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673932860144 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 5 altera_merlin_burst_adapter_new.sv(371) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_new.sv(371): truncated value with size 21 to match size of target (5)" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932860146 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_merlin_burst_adapter_new.sv(381) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_new.sv(381): truncated value with size 32 to match size of target (3)" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932860147 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "align_address_to_size" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "the_burstwrap_increment" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_default_burst_converter system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter " "Elaborating entity \"altera_default_burst_converter\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:axi_sysid_0_s_axi_wr_burst_adapter\|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter\|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "non_bursting_slave_converters_sel.the_default_burst_converter" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_cmd_demux system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"system_bd_mm_interconnect_1_cmd_demux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "cmd_demux" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 5160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_cmd_mux system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"system_bd_mm_interconnect_1_cmd_mux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "cmd_mux" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 5260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_cmd_mux_012 system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_012 " "Elaborating entity \"system_bd_mm_interconnect_1_cmd_mux_012\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_cmd_mux_012:cmd_mux_012\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "cmd_mux_012" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 5470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_rsp_demux system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"system_bd_mm_interconnect_1_rsp_demux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "rsp_demux" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 5602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_rsp_demux_012 system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_rsp_demux_012:rsp_demux_012 " "Elaborating entity \"system_bd_mm_interconnect_1_rsp_demux_012\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_rsp_demux_012:rsp_demux_012\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "rsp_demux_012" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 5812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_rsp_mux system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"system_bd_mm_interconnect_1_rsp_mux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "rsp_mux" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 6010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_mux.sv" "arb" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "limiter_pipeline" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 6124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_002 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_002\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "agent_pipeline_002" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 6310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_avalon_st_adapter system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_bd_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" "avalon_st_adapter" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1.v" 8850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0 system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_1:mm_interconnect_1\|system_bd_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|system_bd_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2 system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"system_bd_mm_interconnect_2\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\"" {  } { { "system_bd/synthesis/system_bd.v" "mm_interconnect_2" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "axi_adc_dma_m_dest_axi_agent" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "sys_hps_f2h_sdram1_data_agent" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860868 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 altera_merlin_axi_slave_ni.sv(442) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(442): truncated value with size 8 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932860872 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 altera_merlin_axi_slave_ni.sv(675) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(675): truncated value with size 8 to match size of target (2)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932860874 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_slave_ni:sys_hps_f2h_sdram1_data_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932860911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_router system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router:router " "Elaborating entity \"system_bd_mm_interconnect_2_router\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router:router\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "router" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_router_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router:router\|system_bd_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_2_router_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router:router\|system_bd_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" "the_default_decode" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_router_001 system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"system_bd_mm_interconnect_2_router_001\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_001:router_001\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "router_001" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_router_001_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_001:router_001\|system_bd_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_2_router_001_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_001:router_001\|system_bd_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_001.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_router_002 system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"system_bd_mm_interconnect_2_router_002\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_002:router_002\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "router_002" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_router_002_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_002:router_002\|system_bd_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_2_router_002_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_002:router_002\|system_bd_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_router_003 system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_003:router_003 " "Elaborating entity \"system_bd_mm_interconnect_2_router_003\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_003:router_003\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "router_003" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_router_003_default_decode system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_003:router_003\|system_bd_mm_interconnect_2_router_003_default_decode:the_default_decode " "Elaborating entity \"system_bd_mm_interconnect_2_router_003_default_decode\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_router_003:router_003\|system_bd_mm_interconnect_2_router_003_default_decode:the_default_decode\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" "the_default_decode" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_cmd_demux system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"system_bd_mm_interconnect_2_cmd_demux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "cmd_demux" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_cmd_mux system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"system_bd_mm_interconnect_2_cmd_mux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "cmd_mux" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_rsp_demux system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"system_bd_mm_interconnect_2_rsp_demux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "rsp_demux" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_2_rsp_mux system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"system_bd_mm_interconnect_2_rsp_mux\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|system_bd_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "rsp_mux" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "async_fifo" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "system_bd/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "agent_pipeline" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_002 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_002\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" "agent_pipeline_002" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_2.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_st_pipeline_stage:agent_pipeline_002\|altera_avalon_st_pipeline_base:core\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_mm_interconnect_3 system_bd:i_system_bd\|system_bd_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"system_bd_mm_interconnect_3\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_3:mm_interconnect_3\"" {  } { { "system_bd/synthesis/system_bd.v" "mm_interconnect_3" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_translator system_bd:i_system_bd\|system_bd_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_translator:video_dmac_m_src_axi_id_pad " "Elaborating entity \"altera_merlin_axi_translator\" for hierarchy \"system_bd:i_system_bd\|system_bd_mm_interconnect_3:mm_interconnect_3\|altera_merlin_axi_translator:video_dmac_m_src_axi_id_pad\"" {  } { { "system_bd/synthesis/submodules/system_bd_mm_interconnect_3.v" "video_dmac_m_src_axi_id_pad" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_mm_interconnect_3.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 altera_merlin_axi_translator.sv(547) " "Verilog HDL assignment warning at altera_merlin_axi_translator.sv(547): truncated value with size 8 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_translator.sv" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932861319 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_translator:video_dmac_m_src_axi_id_pad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 altera_merlin_axi_translator.sv(548) " "Verilog HDL assignment warning at altera_merlin_axi_translator.sv(548): truncated value with size 8 to match size of target (1)" {  } { { "system_bd/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_merlin_axi_translator.sv" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673932861319 "|system_top|system_bd:i_system_bd|system_bd_mm_interconnect_3:mm_interconnect_3|altera_merlin_axi_translator:video_dmac_m_src_axi_id_pad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_irq_mapper system_bd:i_system_bd\|system_bd_irq_mapper:irq_mapper " "Elaborating entity \"system_bd_irq_mapper\" for hierarchy \"system_bd:i_system_bd\|system_bd_irq_mapper:irq_mapper\"" {  } { { "system_bd/synthesis/system_bd.v" "irq_mapper" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_bd_irq_mapper_001 system_bd:i_system_bd\|system_bd_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"system_bd_irq_mapper_001\" for hierarchy \"system_bd:i_system_bd\|system_bd_irq_mapper_001:irq_mapper_001\"" {  } { { "system_bd/synthesis/system_bd.v" "irq_mapper_001" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_bd:i_system_bd\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_bd:i_system_bd\|altera_reset_controller:rst_controller\"" {  } { { "system_bd/synthesis/system_bd.v" "rst_controller" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 1944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system_bd:i_system_bd\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system_bd:i_system_bd\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "system_bd/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system_bd:i_system_bd\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system_bd:i_system_bd\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "system_bd/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_bd:i_system_bd\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_bd:i_system_bd\|altera_reset_controller:rst_controller_001\"" {  } { { "system_bd/synthesis/system_bd.v" "rst_controller_001" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932861342 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain_h i_clk_oddr 32 1 " "Port \"datain_h\" on the entity instantiation of \"i_clk_oddr\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx.v" "i_clk_oddr" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v" 348 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1673932866869 "|system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|altddio_out:i_clk_oddr"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "datain_l i_clk_oddr 32 1 " "Port \"datain_l\" on the entity instantiation of \"i_clk_oddr\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx.v" "i_clk_oddr" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx.v" 348 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1673932866869 "|system_top|system_bd:i_system_bd|axi_hdmi_tx:vga_out|altddio_out:i_clk_oddr"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 2224 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1673932867093 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0o84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0o84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0o84 " "Found entity 1: altsyncram_0o84" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932873887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932873887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/mux_flc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932874451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932874451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932874491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932874491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hdi " "Found entity 1: cntr_hdi" {  } { { "db/cntr_hdi.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/cntr_hdi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932874572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932874572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qac " "Found entity 1: cmpr_qac" {  } { { "db/cmpr_qac.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/cmpr_qac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932874600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932874600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_82j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_82j " "Found entity 1: cntr_82j" {  } { { "db/cntr_82j.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/cntr_82j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932874640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932874640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/cntr_29i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932874729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932874729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932874756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932874756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932874794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932874794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932874822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932874822 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932876212 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1673932877076 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.01.17.13:21:19 Progress: Loading sld80281138/alt_sld_fab_wrapper_hw.tcl " "2023.01.17.13:21:19 Progress: Loading sld80281138/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932879873 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932881204 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932881294 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932882119 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932882246 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932882375 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932882522 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932882524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932882524 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1673932883166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80281138/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80281138/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld80281138/alt_sld_fab.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/ip/sld80281138/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932883426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932883426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932883527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932883527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932883528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932883528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932883614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932883614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932883713 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932883713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932883713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/ip/sld80281138/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932883798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932883798 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } } { "system_bd/synthesis/system_bd.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 854 0 0 } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 270 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932890264 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } } { "system_bd/synthesis/system_bd.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 854 0 0 } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 270 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932890264 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } } { "system_bd/synthesis/system_bd.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 854 0 0 } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 270 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932890264 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } } { "system_bd/synthesis/system_bd.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 854 0 0 } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 270 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932890264 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 425 -1 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } } { "system_bd/synthesis/system_bd.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 854 0 0 } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 270 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932890264 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "/home/guest/intelFPGA/21.1/quartus/libraries/megafunctions/altera_pll.v" 427 -1 0 } } { "system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_pixel_clk_pll.v" 242 0 0 } } { "system_bd/synthesis/system_bd.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/system_bd.v" 854 0 0 } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 270 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932890264 "|system_top|system_bd:i_system_bd|system_bd_pixel_clk_pll:pixel_clk_pll|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1673932890264 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1673932890264 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|m_ram_rtl_0 " "Inferred dual-clock RAM node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|m_ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1673932896778 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "7 " "Found 7 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|eot_mem_src " "RAM logic \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|eot_mem_src\" is uninferred due to inappropriate RAM size" {  } { { "system_bd/synthesis/submodules/request_arb.v" "eot_mem_src" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 202 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1673932896779 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|eot_mem_dest " "RAM logic \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|eot_mem_dest\" is uninferred due to inappropriate RAM size" {  } { { "system_bd/synthesis/submodules/request_arb.v" "eot_mem_dest" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 203 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1673932896779 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem " "RAM logic \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem\" is uninferred due to inappropriate RAM size" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "burst_len_mem" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 160 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1673932896779 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|eot_mem_src " "RAM logic \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|eot_mem_src\" is uninferred due to inappropriate RAM size" {  } { { "system_bd/synthesis/submodules/request_arb.v" "eot_mem_src" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 202 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1673932896779 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|eot_mem_dest " "RAM logic \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|eot_mem_dest\" is uninferred due to inappropriate RAM size" {  } { { "system_bd/synthesis/submodules/request_arb.v" "eot_mem_dest" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/request_arb.v" 203 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1673932896779 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem " "RAM logic \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|burst_len_mem\" is uninferred due to inappropriate RAM size" {  } { { "system_bd/synthesis/submodules/axi_dmac_burst_memory.v" "burst_len_mem" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_dmac_burst_memory.v" 160 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1673932896779 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_mm:i_dest_dma_mm\|bl_mem " "RAM logic \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|dest_axi_mm:i_dest_dma_mm\|bl_mem\" is uninferred due to inappropriate RAM size" {  } { { "system_bd/synthesis/submodules/dest_axi_mm.v" "bl_mem" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/dest_axi_mm.v" 178 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1673932896779 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1673932896779 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 116 " "Parameter WIDTH_A set to 116" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 116 " "Parameter WIDTH_B set to 116" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|m_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|m_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 48 " "Parameter WIDTH_A set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 48 " "Parameter WIDTH_B set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|fifo.sync_clocks.ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|fifo.sync_clocks.ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 34 " "Parameter WIDTH_A set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 34 " "Parameter WIDTH_B set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|m_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|m_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 48 " "Parameter WIDTH_A set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 48 " "Parameter WIDTH_B set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|lut_rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|lut_rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/dc2677a_c5soc.ram0_sysid_rom_240c8d05.hdl.mif " "Parameter INIT_FILE set to db/dc2677a_c5soc.ram0_sysid_rom_240c8d05.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|m_ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|m_ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|fifo.sync_clocks.ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|fifo.sync_clocks.ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 26 " "Parameter WIDTH_A set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 26 " "Parameter WIDTH_B set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1673932913471 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1673932913471 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1673932913471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0 " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932913506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0 " "Instantiated megafunction \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 34 " "Parameter \"WIDTH_A\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 34 " "Parameter \"WIDTH_B\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913506 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673932913506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q7p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7p1 " "Found entity 1: altsyncram_q7p1" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932913539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932913539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932913562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 116 " "Parameter \"WIDTH_A\" = \"116\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 116 " "Parameter \"WIDTH_B\" = \"116\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913562 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673932913562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c6j1 " "Found entity 1: altsyncram_c6j1" {  } { { "db/altsyncram_c6j1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c6j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932913606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932913606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0 " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932913654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0 " "Instantiated megafunction \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 26 " "Parameter \"WIDTH_A\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 26 " "Parameter \"WIDTH_B\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913654 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673932913654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s7p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s7p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s7p1 " "Found entity 1: altsyncram_s7p1" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932913684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932913684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0 " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932913705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0 " "Instantiated megafunction \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|altsyncram:m_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 48 " "Parameter \"WIDTH_A\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 48 " "Parameter \"WIDTH_B\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913705 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673932913705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0aj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0aj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0aj1 " "Found entity 1: altsyncram_0aj1" {  } { { "db/altsyncram_0aj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0aj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932913738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932913738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0 " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932913766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0 " "Instantiated megafunction \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/dc2677a_c5soc.ram0_sysid_rom_240c8d05.hdl.mif " "Parameter \"INIT_FILE\" = \"db/dc2677a_c5soc.ram0_sysid_rom_240c8d05.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913766 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673932913766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cmd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cmd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cmd1 " "Found entity 1: altsyncram_cmd1" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932913796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932913796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0 " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932913833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0 " "Instantiated megafunction \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 48 " "Parameter \"WIDTH_A\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 48 " "Parameter \"WIDTH_B\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913833 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673932913833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o3q1 " "Found entity 1: altsyncram_o3q1" {  } { { "db/altsyncram_o3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_o3q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932913867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932913867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0 " "Elaborated megafunction instantiation \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932913899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0 " "Instantiated megafunction \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1673932913899 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1673932913899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3q1 " "Found entity 1: altsyncram_c3q1" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673932913962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932913962 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "65 " "65 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1673932929982 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[0\]~synth " "Node \"ddr3_dq\[0\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[1\]~synth " "Node \"ddr3_dq\[1\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[2\]~synth " "Node \"ddr3_dq\[2\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[3\]~synth " "Node \"ddr3_dq\[3\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[4\]~synth " "Node \"ddr3_dq\[4\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[5\]~synth " "Node \"ddr3_dq\[5\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[6\]~synth " "Node \"ddr3_dq\[6\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[7\]~synth " "Node \"ddr3_dq\[7\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[8\]~synth " "Node \"ddr3_dq\[8\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[9\]~synth " "Node \"ddr3_dq\[9\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[10\]~synth " "Node \"ddr3_dq\[10\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[11\]~synth " "Node \"ddr3_dq\[11\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[12\]~synth " "Node \"ddr3_dq\[12\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[13\]~synth " "Node \"ddr3_dq\[13\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[14\]~synth " "Node \"ddr3_dq\[14\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[15\]~synth " "Node \"ddr3_dq\[15\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[16\]~synth " "Node \"ddr3_dq\[16\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[17\]~synth " "Node \"ddr3_dq\[17\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[18\]~synth " "Node \"ddr3_dq\[18\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[19\]~synth " "Node \"ddr3_dq\[19\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[20\]~synth " "Node \"ddr3_dq\[20\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[21\]~synth " "Node \"ddr3_dq\[21\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[22\]~synth " "Node \"ddr3_dq\[22\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[23\]~synth " "Node \"ddr3_dq\[23\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[24\]~synth " "Node \"ddr3_dq\[24\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[25\]~synth " "Node \"ddr3_dq\[25\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[26\]~synth " "Node \"ddr3_dq\[26\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[27\]~synth " "Node \"ddr3_dq\[27\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[28\]~synth " "Node \"ddr3_dq\[28\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[29\]~synth " "Node \"ddr3_dq\[29\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[30\]~synth " "Node \"ddr3_dq\[30\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dq\[31\]~synth " "Node \"ddr3_dq\[31\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_p\[0\]~synth " "Node \"ddr3_dqs_p\[0\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_p\[1\]~synth " "Node \"ddr3_dqs_p\[1\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_p\[2\]~synth " "Node \"ddr3_dqs_p\[2\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_p\[3\]~synth " "Node \"ddr3_dqs_p\[3\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_n\[0\]~synth " "Node \"ddr3_dqs_n\[0\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_n\[1\]~synth " "Node \"ddr3_dqs_n\[1\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_n\[2\]~synth " "Node \"ddr3_dqs_n\[2\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ddr3_dqs_n\[3\]~synth " "Node \"ddr3_dqs_n\[3\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "eth1_mdio~synth " "Node \"eth1_mdio~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "qspi_io\[0\]~synth " "Node \"qspi_io\[0\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "qspi_io\[1\]~synth " "Node \"qspi_io\[1\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "qspi_io\[2\]~synth " "Node \"qspi_io\[2\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "qspi_io\[3\]~synth " "Node \"qspi_io\[3\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdio_cmd~synth " "Node \"sdio_cmd~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdio_d\[0\]~synth " "Node \"sdio_d\[0\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdio_d\[1\]~synth " "Node \"sdio_d\[1\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdio_d\[2\]~synth " "Node \"sdio_d\[2\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "sdio_d\[3\]~synth " "Node \"sdio_d\[3\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[0\]~synth " "Node \"usb1_d\[0\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[1\]~synth " "Node \"usb1_d\[1\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[2\]~synth " "Node \"usb1_d\[2\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[3\]~synth " "Node \"usb1_d\[3\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[4\]~synth " "Node \"usb1_d\[4\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[5\]~synth " "Node \"usb1_d\[5\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[6\]~synth " "Node \"usb1_d\[6\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""} { "Warning" "WMLS_MLS_NODE_NAME" "usb1_d\[7\]~synth " "Node \"usb1_d\[7\]~synth\"" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932956892 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1673932956892 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank_n VCC " "Pin \"vga_blank_n\" is stuck at VCC" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673932956893 "|system_top|vga_blank_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_n GND " "Pin \"vga_sync_n\" is stuck at GND" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673932956893 "|system_top|vga_sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "lvds_cmos_n GND " "Pin \"lvds_cmos_n\" is stuck at GND" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673932956893 "|system_top|lvds_cmos_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "pd GND " "Pin \"pd\" is stuck at GND" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673932956893 "|system_top|pd"} { "Warning" "WMLS_MLS_STUCK_PIN" "cs_n GND " "Pin \"cs_n\" is stuck at GND" {  } { { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673932956893 "|system_top|cs_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673932956893 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932958535 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1624 " "1624 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673932970138 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout " "Logic cell \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932970277 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout " "Logic cell \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932970277 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout " "Logic cell \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932970277 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout " "Logic cell \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932970277 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout " "Logic cell \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932970277 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout " "Logic cell \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "lcell_inst" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932970277 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn " "Logic cell \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "up_dn" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 196 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932970277 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load " "Logic cell \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "dprio_ser_shift_load" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 188 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932970277 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd " "Logic cell \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "gnd" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 1919 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932970277 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done " "Logic cell \"system_bd:i_system_bd\|altera_pll_reconfig_top:pixel_clk_pll_reconfig\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done\"" {  } { { "system_bd/synthesis/submodules/altera_pll_reconfig_core.v" "phase_done" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_pll_reconfig_core.v" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1673932970277 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1673932970277 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "system_bd_sys_hps_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"system_bd_sys_hps_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932971063 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932985459 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673932987640 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/dc2677a_c5soc.map.smsg " "Generated suppressed messages file /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/dc2677a_c5soc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673932988695 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 2337 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 2337 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1673933159422 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "29 1 0 0 0 " "Adding 29 node(s), including 1 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673933160382 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673933160382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44384 " "Implemented 44384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673933164169 ""} { "Info" "ICUT_CUT_TM_OPINS" "86 " "Implemented 86 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673933164169 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "58 " "Implemented 58 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1673933164169 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41765 " "Implemented 41765 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673933164169 ""} { "Info" "ICUT_CUT_TM_RAMS" "1776 " "Implemented 1776 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1673933164169 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1673933164169 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1673933164169 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673933164169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 233 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 233 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1511 " "Peak virtual memory: 1511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673933164372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 17 13:26:04 2023 " "Processing ended: Tue Jan 17 13:26:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673933164372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:31 " "Elapsed time: 00:05:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673933164372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:39 " "Total CPU time (on all processors): 00:07:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673933164372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673933164372 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1673933178554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673933178555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 17 13:26:06 2023 " "Processing started: Tue Jan 17 13:26:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673933178555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1673933178555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off dc2677a_c5soc -c dc2677a_c5soc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off dc2677a_c5soc -c dc2677a_c5soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1673933178555 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1673933178599 ""}
{ "Info" "0" "" "Project  = dc2677a_c5soc" {  } {  } 0 0 "Project  = dc2677a_c5soc" 0 0 "Fitter" 0 0 1673933178600 ""}
{ "Info" "0" "" "Revision = dc2677a_c5soc" {  } {  } 0 0 "Revision = dc2677a_c5soc" 0 0 "Fitter" 0 0 1673933178600 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1673933179438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1673933179439 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dc2677a_c5soc 5CSXFC6D6F31C8ES " "Selected device 5CSXFC6D6F31C8ES for design \"dc2677a_c5soc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1673933180665 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673933180700 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673933180700 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a0 " "Atom \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1673933180778 "|system_top|system_bd:i_system_bd|axi_dmac:axi_adc_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|altsyncram:fifo.sync_clocks.ram_rtl_0|altsyncram_s7p1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1673933180778 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1673933181705 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1673933187249 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1673933188437 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1673933201450 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 16 global CLKCTRL_G14 " "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 16 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1673933203307 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|h2f_user0_clk\[0\]~CLKENA0 845 global CLKCTRL_G15 " "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|h2f_user0_clk\[0\]~CLKENA0 with 845 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1673933203307 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[1\]~CLKENA0 439 global CLKCTRL_G4 " "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[1\]~CLKENA0 with 439 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1673933203307 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 1034 global CLKCTRL_G6 " "system_bd:i_system_bd\|system_bd_pixel_clk_pll:pixel_clk_pll\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 with 1034 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1673933203307 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1673933203307 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "4 s (4 global) " "Automatically promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sys_clk~inputCLKENA0 28900 global CLKCTRL_G7 " "sys_clk~inputCLKENA0 with 28900 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1673933203308 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 6069 global CLKCTRL_G2 " "altera_internal_jtag~TCKUTAPCLKENA0 with 6069 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1673933203308 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1673933203308 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "system_bd:i_system_bd\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 9738 global CLKCTRL_G3 " "system_bd:i_system_bd\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 with 9738 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1673933203308 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1673933203308 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 4744 global CLKCTRL_G0 " "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 with 4744 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1673933203308 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1673933203308 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1673933203308 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673933203310 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673933209161 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1673933209161 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673933209161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673933209161 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1673933209161 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1673933209161 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1673933209161 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1673933209425 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1673933209521 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/up_xfer_cntrl_constr.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/up_xfer_cntrl_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1673933209992 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/up_xfer_status_constr.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/up_xfer_status_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1673933209995 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/up_clock_mon_constr.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/up_clock_mon_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1673933209997 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/up_rst_constr.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/up_rst_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1673933210003 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/axi_hdmi_tx_constr.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/axi_hdmi_tx_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1673933210113 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1673933210123 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1673933210125 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211163 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211164 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211164 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:i_system_bd\|*:sys_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211171 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211171 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211171 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1673933211173 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211173 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211173 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211174 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211174 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211174 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211174 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211175 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211175 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211175 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211175 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211175 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211175 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211175 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211175 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211175 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211175 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211176 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211176 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211176 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211176 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211176 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211176 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211177 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211177 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211177 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211177 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211177 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211177 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211177 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211178 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211178 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211178 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211178 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211178 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211178 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211178 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211178 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211179 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211179 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211179 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211179 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211179 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211179 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211179 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211179 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211179 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211179 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211180 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211180 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211180 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211180 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211180 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211180 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211180 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211180 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211180 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211180 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211181 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211181 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211181 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211181 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211181 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211181 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211182 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211182 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211182 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211182 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211182 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211182 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211182 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211182 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211182 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211182 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211183 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211183 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211183 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211183 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211183 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211183 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211183 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211183 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211183 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211183 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211184 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211184 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211184 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211184 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211184 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211184 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at system_bd_sys_hps_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211184 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211184 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1673933211184 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 15 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(15): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211204 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 25 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(25): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 25 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(25): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211206 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 31 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(31): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211207 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 31 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(31): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211207 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211207 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 41 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(41): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211208 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211209 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 45 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(45): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211209 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211209 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211209 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 51 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(51): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211210 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211210 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211210 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 68 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(68): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211213 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211213 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211213 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211214 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 73 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(73): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211214 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211214 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211214 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211215 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211215 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 77 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(77): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211215 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211215 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211215 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 80 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(80): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211216 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211216 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211216 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 84 *fpga_interfaces\|f2sdram~FF_801 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(84): *fpga_interfaces\|f2sdram~FF_801 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_801\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211217 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211217 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 88 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(88): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211218 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211218 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 92 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(92): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211219 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 96 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(96): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211219 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_bd_sys_hps_fpga_interfaces.sdc 96 Argument <to> is an empty collection " "Ignored set_false_path at system_bd_sys_hps_fpga_interfaces.sdc(96): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211219 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211219 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_sys_hps_fpga_interfaces.sdc 98 *\|fpga_interfaces\|peripheral_i2c0\|out_clk pin " "Ignored filter at system_bd_sys_hps_fpga_interfaces.sdc(98): *\|fpga_interfaces\|peripheral_i2c0\|out_clk could not be matched with a pin" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1673933211238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock system_bd_sys_hps_fpga_interfaces.sdc 98 Argument <targets> is an empty collection " "Ignored create_clock at system_bd_sys_hps_fpga_interfaces.sdc(98): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 10.0 \[get_pins -compatibility_mode *\|fpga_interfaces\|peripheral_i2c0\|out_clk\] " "create_clock -period 10.0 \[get_pins -compatibility_mode *\|fpga_interfaces\|peripheral_i2c0\|out_clk\]" {  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1673933211238 ""}  } { { "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/system_bd_sys_hps_fpga_interfaces.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1673933211238 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/synthesis/submodules/axi_dmac_constr.sdc " "Reading SDC File: 'system_bd/synthesis/submodules/axi_dmac_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1673933211238 ""}
{ "Info" "ISTA_SDC_FOUND" "system_constr.sdc " "Reading SDC File: 'system_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1673933211296 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 13 -duty_cycle 50.00 -name \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} " "create_generated_clock -source \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|vco0ph\[0\]\} -divide_by 13 -duty_cycle 50.00 -name \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\} \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1673933211307 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 20 -duty_cycle 50.00 -name \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1673933211307 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 26 -duty_cycle 50.00 -name \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -multiply_by 26 -duty_cycle 50.00 -name \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1673933211307 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1673933211307 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1673933211307 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|axi_ltc235x_cmos:i_ltc235x_cmos\|ch_data_lock\[0\] " "Node: system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|axi_ltc235x_cmos:i_ltc235x_cmos\|ch_data_lock\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|axi_ltc235x_cmos:i_ltc235x_cmos\|adc_lane_7\[23\] system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|axi_ltc235x_cmos:i_ltc235x_cmos\|ch_data_lock\[0\] " "Register system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|axi_ltc235x_cmos:i_ltc235x_cmos\|adc_lane_7\[23\] is being clocked by system_bd:i_system_bd\|axi_ltc235x:axi_ltc235x\|axi_ltc235x_cmos:i_ltc235x_cmos\|ch_data_lock\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673933211406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1673933211406 "|system_top|system_bd:i_system_bd|axi_ltc235x:axi_ltc235x|axi_ltc235x_cmos:i_ltc235x_cmos|ch_data_lock[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "usb1_clk " "Node: usb1_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 usb1_clk " "Register system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by usb1_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1673933211406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1673933211406 "|system_top|usb1_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_762" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_827" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_920" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_3  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_953" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_4  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1014" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_5  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1079" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_6" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|rd_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_5" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|f2sdram\|wr_clk_2  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: i_system_bd\|sys_hps\|fpga_interfaces\|hps2fpga\|clk  to: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673933211497 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1673933211497 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1673933212067 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1673933212067 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[0\]_IN (Rise) ddr3_dqs_p\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[0\]_IN (Rise) to ddr3_dqs_p\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[1\]_IN (Rise) ddr3_dqs_p\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[1\]_IN (Rise) to ddr3_dqs_p\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[2\]_IN (Rise) ddr3_dqs_p\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[2\]_IN (Rise) to ddr3_dqs_p\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup ddr3_dqs_p\[3\]_IN (Rise) ddr3_dqs_p\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from ddr3_dqs_p\[3\]_IN (Rise) to ddr3_dqs_p\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_p\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_p\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) ddr3_dqs_p\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to ddr3_dqs_p\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) ddr3_dqs_n\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to ddr3_dqs_n\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1673933212087 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1673933212087 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1673933212089 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 23 clocks " "Found 23 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500    ddr3_ck_n " "   2.500    ddr3_ck_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500    ddr3_ck_p " "   2.500    ddr3_ck_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 ddr3_dqs_n\[0\]_OUT " "   2.500 ddr3_dqs_n\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 ddr3_dqs_n\[1\]_OUT " "   2.500 ddr3_dqs_n\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 ddr3_dqs_n\[2\]_OUT " "   2.500 ddr3_dqs_n\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 ddr3_dqs_n\[3\]_OUT " "   2.500 ddr3_dqs_n\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 ddr3_dqs_p\[0\]_IN " "   2.500 ddr3_dqs_p\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 ddr3_dqs_p\[0\]_OUT " "   2.500 ddr3_dqs_p\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 ddr3_dqs_p\[1\]_IN " "   2.500 ddr3_dqs_p\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 ddr3_dqs_p\[1\]_OUT " "   2.500 ddr3_dqs_p\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 ddr3_dqs_p\[2\]_IN " "   2.500 ddr3_dqs_p\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 ddr3_dqs_p\[2\]_OUT " "   2.500 ddr3_dqs_p\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 ddr3_dqs_p\[3\]_IN " "   2.500 ddr3_dqs_p\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 ddr3_dqs_p\[3\]_OUT " "   2.500 ddr3_dqs_p\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.384 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "  15.384 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " "  10.000 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.769 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "   0.769 i_system_bd\|pixel_clk_pll\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk " "  12.500 i_system_bd\|sys_hps\|fpga_interfaces\|clocks_resets\|h2f_user0_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 i_system_bd\|sys_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673933212090 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1673933212090 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673933213500 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673933213503 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1673933213510 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673933213579 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673933213775 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1673933213918 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1673933213922 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1673933213992 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1673933219361 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "212 Block RAM " "Packed 212 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1673933219434 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "288 DSP block " "Packed 288 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1673933219434 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "56 " "Created 56 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1673933219434 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1673933219434 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:35 " "Fitter preparation operations ending: elapsed time is 00:00:35" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673933221658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1673933227897 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "553 M10K block " "Selected device has 553 RAM location(s) of type M10K block.  However, the current design needs more than 553 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M10K block " "List of RAM cells constrained to M10K block locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[0\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[1\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[2\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[3\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[4\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[5\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[6\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[7\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[8\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[9\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[10\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[11\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[12\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[13\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[14\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[15\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[16\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[17\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[18\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[19\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[20\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[21\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[22\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[23\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[24\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[25\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[26\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[27\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[28\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[29\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[30\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[31\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[32\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[32\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[33\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[33\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[34\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[34\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[35\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[35\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[36\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[36\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[37\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[37\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[38\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[38\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[39\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[39\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[40\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[40\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[41\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[41\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[42\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[42\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[43\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[43\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[44\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[44\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[45\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[45\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[46\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[46\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[47\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[47\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[48\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[48\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[48\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[49\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[49\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[49\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[50\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[50\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[50\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[51\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[51\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[51\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[52\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[52\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[52\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[53\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[53\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[53\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[54\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[54\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[54\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[55\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[55\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[55\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[56\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[56\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[56\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[57\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[57\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[57\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[58\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[58\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[58\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[59\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[59\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[59\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[60\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[60\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[60\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[61\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[61\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[61\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[62\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[62\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[62\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[63\] " "Node \"system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[63\]\"" {  } { { "db/altsyncram_shj1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_shj1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_sys_int_mem:sys_int_mem\|altsyncram:the_altsyncram\|altsyncram_shj1:auto_generated\|q_a\[63\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[74\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[74\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[74\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[75\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[75\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[75\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[76\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[76\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[76\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[77\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[77\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[77\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[78\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[78\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[78\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[79\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[79\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[79\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[80\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[80\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[80\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[81\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[81\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[81\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[82\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[82\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[82\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[83\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[83\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[83\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[84\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[84\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[84\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[85\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[85\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[85\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[86\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[86\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[86\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[87\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[87\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[87\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[88\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[88\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[88\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[89\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[89\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[89\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[90\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[90\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[90\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[91\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[91\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[91\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[92\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[92\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[92\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[93\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[93\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[93\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[94\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[94\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[94\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[95\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[95\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[95\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[96\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[96\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[96\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[97\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[97\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[97\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[98\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[98\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[98\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[99\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[99\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[99\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[100\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[100\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[100\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[101\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[101\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[101\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[102\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[102\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[102\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[103\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[103\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[103\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[104\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[104\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[104\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[105\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[105\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[105\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[115\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[115\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[115\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[116\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[116\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[116\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[117\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[117\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[117\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[118\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[118\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[118\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[128\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[128\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[128\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[129\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[129\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[129\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[131\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[131\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[131\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[2\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[2\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[3\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[3\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[4\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[4\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[5\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[5\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[6\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[6\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[7\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[7\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[8\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[8\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[9\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[9\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[10\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[10\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[11\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[11\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[12\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[12\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[13\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[13\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[14\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[14\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[15\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[15\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[16\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[16\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[17\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[17\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[18\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[18\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[19\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[19\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[20\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[20\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[21\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[21\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[22\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[22\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[23\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[23\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[24\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[24\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[25\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[25\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[26\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[26\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[27\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[27\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[28\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[28\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[29\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[29\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[30\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[30\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[31\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[31\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[32\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[32\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[32\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[33\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[33\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[33\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[34\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[34\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[34\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[35\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[35\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[35\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[36\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[36\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[36\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[37\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[37\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[37\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[38\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[38\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[38\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[39\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[39\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[39\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[40\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[40\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[40\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[41\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[41\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[41\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[42\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[42\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[42\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[43\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[43\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[43\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[44\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[44\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[44\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[45\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[45\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[45\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[46\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[46\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[46\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[47\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[47\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[47\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[48\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[48\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[48\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[49\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[49\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[49\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[50\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[50\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[50\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[51\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[51\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[51\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[52\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[52\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[52\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[53\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[53\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[53\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[54\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[54\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[54\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[55\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[55\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[55\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[56\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[56\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[56\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[57\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[57\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[57\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[58\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[58\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[58\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[59\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[59\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[59\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[60\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[60\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[60\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[61\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[61\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[61\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[62\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[62\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[62\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[63\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[63\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[63\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[64\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[64\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[64\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[65\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[65\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[65\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[66\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[66\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[66\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[67\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[67\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[67\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[68\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[68\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[68\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[69\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[69\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[69\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[70\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[70\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[70\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[71\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[71\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[71\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[72\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[72\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[72\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[73\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[73\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[73\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[119\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[119\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[119\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[114\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[114\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[114\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[113\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[113\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[113\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[112\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[112\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[112\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[152\] " "Node \"system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[152\]\"" {  } { { "system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/altera_avalon_dc_fifo.v" 463 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|system_bd_mm_interconnect_2:mm_interconnect_2\|altera_avalon_dc_fifo:async_fifo\|out_payload\[152\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a0 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 39 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a1 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 67 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a2 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 95 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a3 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 123 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a4 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 151 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a5 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 179 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a6 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 207 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a7 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 235 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a8 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 263 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a9 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 291 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a10 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 319 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a11 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 347 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a12 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 375 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a13 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 403 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a14 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 431 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a15 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 459 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a16 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 487 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a17 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 515 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a18 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 543 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a19 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 571 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a20 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 599 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a21 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 627 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a22 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 655 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a23 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 683 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a24 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 711 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a25 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 739 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a26 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 767 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a27 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 795 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a28 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 823 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a29 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 851 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a30 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 879 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a31 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 907 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a32 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 935 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a33 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 963 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a34 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 991 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a35 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1019 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a36 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1047 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a37 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1075 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a38 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1103 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a39 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1131 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a40 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1159 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a41 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1187 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a42 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1215 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a43 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1243 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a44 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1271 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a45 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1299 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a46 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1327 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a47 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1355 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a48 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1383 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a49 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1411 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a50 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1439 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a51 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1467 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a52 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1495 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a53 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1523 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a54 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1551 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a55 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1579 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a56 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1607 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a57 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1635 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a58 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1663 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a59 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1691 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a60 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1719 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a61 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1747 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a62 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1775 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a63 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1803 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a64 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1831 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a65 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1859 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a66 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1887 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a67 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1915 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a68 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1943 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a69 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1971 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a70 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 1999 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a71 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2027 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a72 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2055 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a73 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2083 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a74 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2111 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a75 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2139 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a76 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2167 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a77 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2195 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a78 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2223 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a79 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2251 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a80 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2279 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a81 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2307 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a82 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2335 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a83 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2363 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a84 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2391 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a85 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2419 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a86 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2447 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a87 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2475 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a88 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2503 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a89 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2531 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a90 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2559 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a91 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2587 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a92 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2615 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a93 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2643 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a94 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2671 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a95 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2699 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a96 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2727 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a97 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2755 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a98 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2783 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a99 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2811 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a100 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2839 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a101 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2867 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a102 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2895 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a103 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2923 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a104 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2951 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a105 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 2979 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a106 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3007 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a107 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3035 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a108 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3063 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a109 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3091 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a110 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3119 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a111 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3147 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a112 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3175 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a113 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3203 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a114 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3231 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a115 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3259 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a116 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3287 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a117 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3315 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a118 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3343 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a119 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3371 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a120 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3399 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a121 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3427 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a122 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3455 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a123 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3483 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a124 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3511 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a125 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3539 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a126 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3567 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a127 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3595 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a128 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3623 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a129 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3651 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a130 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3679 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a131 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3707 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a132 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3735 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a133 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3763 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a134 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3791 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a135 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3819 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a136 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3847 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a137 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3875 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a138 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3903 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a139 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3931 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a140 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3959 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a141 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 3987 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a142 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4015 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a143 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4043 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a144 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4071 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a145 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4099 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a146 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4127 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a147 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4155 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a148 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4183 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a149 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4211 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a150 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4239 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a151 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4267 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a152 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4295 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a153 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4323 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a154 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4351 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a155 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4379 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a156 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4407 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a157 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4435 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a158 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4463 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a159 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4491 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a160 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4519 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a161 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4547 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a162 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4575 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a163 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4603 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a164 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4631 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a165 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4659 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a166 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4687 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a167 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4715 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a168 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4743 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a169 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4771 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a170 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4799 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a171 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4827 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a172 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4855 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a173 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4883 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a174 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4911 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a175 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4939 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a176 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4967 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a177 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 4995 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a178 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5023 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a179 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5051 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a180 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5079 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a181 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5107 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a182 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5135 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a183 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5163 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a184 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5191 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a185 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5219 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a186 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5247 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a187 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5275 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a188 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5303 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a189 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5331 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a190 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5359 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a191 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5387 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a192 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5415 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a193 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5443 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a194 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5471 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a195 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5499 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a196 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5527 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a197 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5555 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a198 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5583 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a199 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5611 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a200 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5639 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a201 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5667 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a202 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5695 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a203 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5723 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a204 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5751 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a205 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5779 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a206 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5807 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a207 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5835 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a208 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5863 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a209 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5891 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a210 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5919 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a211 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5947 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a212 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 5975 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a213 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6003 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a214 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6031 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a215 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6059 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a216 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6087 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a217 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6115 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a218 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6143 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a219 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6171 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a220 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6199 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a221 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6227 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a222 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6255 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a223 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6283 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a224 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6311 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a225 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6339 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a226 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6367 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a227 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6395 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a228 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6423 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a229 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6451 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a230 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6479 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a231 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6507 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a232 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6535 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a233 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6563 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a234 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6591 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a235 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6619 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a236 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6647 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a237 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6675 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a238 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6703 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a239 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6731 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a240 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6759 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a241 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6787 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a242 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6815 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a243 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6843 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a244 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6871 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a245 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6899 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a246 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6927 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a247 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6955 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a248 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 6983 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a249 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 7011 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a250 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 7039 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a251 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 7067 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a252 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 7095 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a253 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 7123 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a254 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 7151 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a255 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_c3q1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_c3q1.tdf" 7179 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_transfer:i_transfer\|request_arb:i_request_arb\|axi_dmac_burst_memory:i_store_and_forward\|ad_mem_asym:i_mem\|altsyncram:m_ram_rtl_0\|altsyncram_c3q1:auto_generated\|ram_block1a255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[40\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[40\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[40\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[16\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[16\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[47\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[47\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[47\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[23\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[23\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[46\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[46\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[46\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[22\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[22\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[43\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[43\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[43\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[19\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[19\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[42\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[42\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[42\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[18\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[18\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[41\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[41\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[41\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[17\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[17\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[45\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[45\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[45\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[21\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[21\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[44\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[44\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[44\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[20\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[20\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[32\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[32\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[32\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[8\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[8\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[39\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[39\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[39\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[15\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[15\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[38\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[38\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[38\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[14\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[14\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[35\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[35\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[35\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[11\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[11\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[34\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[34\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[34\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[10\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[10\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[33\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[33\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[33\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[9\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[9\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[37\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[37\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[37\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[13\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[13\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[36\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[36\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[36\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[12\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[12\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[24\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[24\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[0\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[0\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[31\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[31\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[7\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[7\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[30\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[30\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[6\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[6\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[27\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[27\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[3\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[3\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[26\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[26\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[2\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[2\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[25\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[25\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[1\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[1\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[29\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[29\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[5\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[5\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[28\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[28\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[4\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[4\]\"" {  } { { "system_bd/synthesis/submodules/ad_mem.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/ad_mem.v" 63 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_core:i_tx_core\|ad_mem:i_mem\|doutb\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a0 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 38 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a24 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 710 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a1 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 66 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a25 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 738 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a2 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 94 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a3 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 122 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a4 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 150 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a5 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 178 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a6 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 206 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a7 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 234 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a8 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 262 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a9 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 290 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a10 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 318 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a11 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 346 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a12 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 374 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a13 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 402 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a14 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 430 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a15 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 458 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a16 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 486 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a17 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 514 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a18 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 542 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a19 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 570 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a20 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 598 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a21 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 626 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a22 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 654 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a23 " "Node \"system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_s7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_s7p1.tdf" 682 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:axi_adc_dma\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_s7p1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a0 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 35 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a1 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 56 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a2 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 77 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a3 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 98 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a4 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 119 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a5 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 140 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a6 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 161 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a7 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 182 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a8 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 203 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a9 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 224 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a10 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 245 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a11 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 266 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a12 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 287 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a13 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 308 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a14 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 329 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a15 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 350 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a16 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 371 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a17 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 392 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a18 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 413 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a19 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 434 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a20 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 455 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a21 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 476 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a22 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 497 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a23 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 518 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a24 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 539 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a25 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 560 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a26 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 581 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a27 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 602 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a28 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 623 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a29 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 644 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a30 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 665 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a31 " "Node \"system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_cmd1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_cmd1.tdf" 686 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|sysid_rom:rom_sys_0\|altsyncram:lut_rom_rtl_0\|altsyncram_cmd1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a32 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 934 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a0 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 38 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a1 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 66 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a33 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 962 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a2 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 94 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a3 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 122 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a4 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 150 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a5 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 178 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a6 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 206 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a7 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 234 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a8 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 262 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a9 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 290 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a10 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 318 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a11 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 346 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a12 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 374 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a13 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 402 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a14 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 430 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a15 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 458 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a16 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 486 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a17 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 514 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a18 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 542 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a19 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 570 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a20 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 598 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a21 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 626 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a22 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 654 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a23 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 682 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a24 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 710 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a25 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 738 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a26 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 766 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a27 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 794 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a28 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 822 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a29 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 850 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a30 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 878 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a31 " "Node \"system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_q7p1.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_q7p1.tdf" 906 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_dmac:video_dmac\|axi_dmac_regmap:i_regmap\|axi_dmac_regmap_request:i_regmap_request\|util_axis_fifo:i_transfer_lenghts_fifo\|altsyncram:fifo.sync_clocks.ram_rtl_0\|altsyncram_q7p1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[40\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[40\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[40\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[16\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[16\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[47\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[47\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[47\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[23\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[23\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[46\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[46\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[46\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[22\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[22\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[43\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[43\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[43\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[19\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[19\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[42\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[42\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[42\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[18\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[18\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[41\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[41\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[41\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[17\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[17\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[45\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[45\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[45\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[21\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[21\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[44\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[44\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[44\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[20\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[20\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[32\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[32\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[32\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[8\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[8\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[39\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[39\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[39\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[15\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[15\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[38\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[38\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[38\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[14\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[14\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[35\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[35\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[35\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[11\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[11\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[34\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[34\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[34\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[10\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[10\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[33\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[33\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[33\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[9\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[9\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[37\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[37\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[37\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[13\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[13\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[36\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[36\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[36\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[12\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[12\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[24\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[24\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[0\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[0\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[31\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[31\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[7\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[7\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[30\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[30\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[6\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[6\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[27\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[27\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[3\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[3\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[26\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[26\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[2\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[2\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[25\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[25\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[1\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[1\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[29\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[29\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[5\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[5\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[28\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[28\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[4\] " "Node \"system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[4\]\"" {  } { { "system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_bd/synthesis/submodules/axi_hdmi_tx_vdma.v" 170 -1 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "system_bd:i_system_bd\|axi_hdmi_tx:vga_out\|axi_hdmi_tx_vdma:i_vdma\|vdma_wdata\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a0 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 40 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 71 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a2 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 102 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a3 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 133 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a4 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 164 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a5 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 195 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a6 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 226 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a7 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 257 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a8 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 288 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a9 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 319 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a10 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 350 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a11 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 381 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a12 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 412 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a13 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 443 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a14 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 474 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a15 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 505 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a16 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 536 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a17 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 567 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a18 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 598 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a19 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 629 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a20 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 660 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a21 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 691 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a22 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 722 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a23 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 753 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a24 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 784 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a25 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 815 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a26 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 846 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a27 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 877 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a28 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 908 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a29 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 939 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a30 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 970 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a31 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1001 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a32 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1032 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a33 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1063 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a34 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1094 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a35 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1125 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a36 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1156 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a37 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1187 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a38 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1218 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a39 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1249 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a40 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1280 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a41 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1311 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a42 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1342 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a43 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1373 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a44 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1404 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a45 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1435 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a46 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1466 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a47 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1497 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a48 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1528 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a49 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1559 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a50 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1590 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a51 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1621 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a52 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1652 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a53 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1683 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a54 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1714 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a55 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1745 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a56 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1776 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a57 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1807 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a58 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1838 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a59 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1869 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a60 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1900 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a61 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1931 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a62 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1962 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a63 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 1993 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a64 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2024 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a65 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2055 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a66 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2086 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a67 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2117 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a68 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2148 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a69 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2179 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a70 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2210 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a71 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2241 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a72 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2272 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a73 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2303 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a74 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2334 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a75 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2365 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a76 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2396 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a77 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2427 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a78 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2458 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a79 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2489 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a80 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2520 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a81 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2551 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a82 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2582 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a83 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2613 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a84 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2644 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a85 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2675 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a86 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2706 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a87 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2737 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a88 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2768 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a89 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2799 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a90 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2830 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a91 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2861 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a92 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2892 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a93 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2923 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a94 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2954 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a95 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 2985 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a96 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3016 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a97 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3047 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a98 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3078 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a99 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3109 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a100 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3140 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a101 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3171 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a102 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3202 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a103 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3233 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a104 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3264 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a105 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3295 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a106 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3326 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a107 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3357 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a108 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3388 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a109 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3419 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a110 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3450 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a111 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3481 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a112 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3512 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a113 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3543 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a114 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3574 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a115 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3605 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a116 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3636 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a117 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3667 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a118 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3698 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a119 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3729 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a120 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3760 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a121 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3791 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a122 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3822 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a123 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3853 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a124 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3884 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a125 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3915 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a126 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3946 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a127 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 3977 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a128 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4008 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a129 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4039 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a130 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4070 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a131 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4101 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a132 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4132 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a133 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4163 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a134 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4194 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a135 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4225 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a136 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4256 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a137 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4287 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a138 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4318 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a139 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4349 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a140 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4380 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a141 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4411 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a142 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4442 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a143 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4473 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a144 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4504 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a145 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4535 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a146 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4566 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a147 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4597 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a148 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4628 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a149 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4659 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a150 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4690 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a151 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4721 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a152 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4752 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a153 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4783 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a154 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4814 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a155 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4845 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a156 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4876 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a157 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4907 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a158 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4938 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a159 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 4969 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a160 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5000 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a161 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5031 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a162 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5062 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a163 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5093 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a164 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5124 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a165 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5155 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a166 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5186 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a167 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5217 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a168 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5248 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a169 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5279 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a170 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5310 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a171 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5341 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a172 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5372 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a173 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5403 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a174 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5434 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a175 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5465 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a176 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5496 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a177 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5527 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a178 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5558 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a179 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5589 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a180 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5620 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a181 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5651 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a182 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5682 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a183 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5713 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a184 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5744 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a185 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5775 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a186 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5806 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a187 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5837 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a188 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5868 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a189 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5899 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a190 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5930 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a191 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5961 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a192 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 5992 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a193 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6023 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a194 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6054 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a195 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6085 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a196 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6116 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a197 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6147 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a198 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6178 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a199 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6209 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a200 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6240 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a201 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6271 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a202 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6302 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a203 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6333 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a204 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6364 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a205 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6395 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a206 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6426 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a207 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6457 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a208 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6488 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a209 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6519 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a210 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6550 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a211 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6581 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a212 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6612 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a213 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6643 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a214 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6674 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a215 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6705 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a216 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6736 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a217 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6767 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a218 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6798 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a219 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6829 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a220 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6860 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a221 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6891 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a222 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6922 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a223 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6953 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a224 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 6984 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a225 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7015 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a226 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7046 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a227 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7077 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a228 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7108 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a229 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7139 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a230 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7170 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a231 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7201 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a232 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7232 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a233 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7263 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a234 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7294 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a235 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7325 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a236 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7356 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a237 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7387 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a238 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7418 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a239 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7449 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a240 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7480 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a241 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7511 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a242 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7542 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a243 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7573 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a244 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7604 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a245 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7635 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a246 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7666 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a247 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7697 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a248 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7728 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a249 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7759 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a250 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7790 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a251 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7821 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a252 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7852 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a253 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7883 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a254 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7914 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a255 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7945 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a256 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 7976 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a256" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a257 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8007 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a257" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a258 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8038 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a258" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a259 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8069 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a259" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a260 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8100 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a260" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a261 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8131 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a261" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a262 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8162 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a262" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a263 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8193 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a263" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a264 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8224 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a264" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a265 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8255 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a265" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a266 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8286 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a266" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a267 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8317 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a267" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a268 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8348 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a268" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a269 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8379 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a269" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a270 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8410 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a270" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a271 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8441 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a271" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a272 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8472 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a272" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a273 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8503 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a273" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a274 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8534 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a274" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a275 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8565 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a275" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a276 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8596 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a276" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a277 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8627 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a277" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a278 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8658 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a278" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a279 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8689 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a279" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a280 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8720 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a280" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a281 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8751 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a281" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a282 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8782 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a282" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a283 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8813 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a283" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a284 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8844 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a284" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a285 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8875 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a285" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a286 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8906 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a286" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a287 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8937 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a287" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a288 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8968 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a288" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a289 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 8999 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a289" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a290 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9030 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a290" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a291 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9061 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a291" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a292 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9092 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a292" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a293 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9123 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a293" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a294 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9154 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a294" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a295 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9185 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a295" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a296 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9216 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a296" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a297 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9247 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a297" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a298 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9278 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a298" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a299 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9309 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a299" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a300 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9340 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a300" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a301 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9371 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a301" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a302 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9402 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a302" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a303 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9433 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a303" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a304 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9464 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a304" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a305 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9495 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a305" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a306 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9526 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a306" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a307 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9557 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a307" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a308 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9588 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a308" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a309 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9619 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a309" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a310 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9650 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a310" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a311 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9681 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a311" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a312 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9712 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a312" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a313 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9743 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a313" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a314 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9774 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a314" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a315 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9805 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a315" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a316 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9836 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a316" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a317 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9867 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a317" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a318 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9898 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a318" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a319 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9929 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a319" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a320 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9960 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a320" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a321 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 9991 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a321" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a322 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10022 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a322" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a323 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10053 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a323" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a324 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10084 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a324" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a325 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10115 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a325" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a326 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10146 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a326" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a327 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10177 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a327" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a328 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10208 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a328" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a329 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10239 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a329" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a330 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10270 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a330" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a331 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10301 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a331" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a332 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10332 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a332" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a333 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10363 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a333" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a334 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10394 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a334" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a335 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10425 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a335" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a336 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10456 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a336" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a337 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10487 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a337" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a338 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10518 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a338" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a339 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10549 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a339" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a340 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10580 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a340" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a341 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10611 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a341" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a342 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10642 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a342" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a343 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10673 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a343" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a344 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10704 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a344" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a345 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10735 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a345" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a346 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10766 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a346" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a347 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10797 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a347" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a348 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10828 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a348" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a349 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10859 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a349" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a350 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10890 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a350" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a351 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10921 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a351" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a352 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10952 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a352" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a353 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 10983 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a353" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a354 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11014 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a354" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a355 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11045 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a355" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a356 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11076 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a356" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a357 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11107 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a357" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a358 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11138 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a358" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a359 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11169 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a359" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a360 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11200 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a360" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a361 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11231 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a361" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a362 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11262 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a362" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a363 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11293 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a363" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a364 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11324 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a364" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a365 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11355 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a365" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a366 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11386 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a366" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a367 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11417 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a367" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a368 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11448 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a368" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a369 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11479 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a369" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a370 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11510 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a370" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a371 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11541 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a371" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a372 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11572 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a372" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a373 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11603 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a373" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a374 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11634 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a374" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a375 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11665 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a375" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a376 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11696 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a376" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a377 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11727 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a377" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a378 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11758 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a378" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a379 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11789 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a379" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a380 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11820 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a380" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a381 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11851 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a381" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a382 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11882 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a382" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a383 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11913 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a383" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a384 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11944 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a384" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a385 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 11975 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a385" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a386 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12006 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a386" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a387 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12037 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a387" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a388 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12068 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a388" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a389 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12099 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a389" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a390 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12130 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a390" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a391 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12161 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a391" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a392 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12192 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a392" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a393 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12223 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a393" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a394 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12254 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a394" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a395 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12285 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a395" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a396 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12316 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a396" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a397 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12347 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a397" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a398 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12378 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a398" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a399 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12409 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a399" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a400 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12440 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a400" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a401 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12471 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a401" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a402 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12502 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a402" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a403 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12533 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a403" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a404 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12564 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a404" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a405 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12595 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a405" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a406 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12626 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a406" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a407 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12657 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a407" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a408 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12688 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a408" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a409 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12719 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a409" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a410 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12750 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a410" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a411 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12781 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a411" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a412 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12812 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a412" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a413 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12843 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a413" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a414 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12874 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a414" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a415 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12905 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a415" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a416 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12936 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a416" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a417 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12967 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a417" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a418 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 12998 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a418" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a419 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13029 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a419" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a420 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13060 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a420" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a421 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13091 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a421" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a422 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13122 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a422" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a423 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13153 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a423" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a424 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13184 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a424" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a425 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13215 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a425" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a426 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13246 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a426" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a427 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13277 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a427" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a428 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13308 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a428" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a429 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13339 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a429" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a430 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13370 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a430" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a431 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13401 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a431" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a432 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a432\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13432 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a432" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a433 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a433\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13463 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a433" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a434 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a434\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13494 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a434" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a435 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a435\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13525 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a435" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a436 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a436\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13556 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a436" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a437 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a437\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13587 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a437" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a438 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a438\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13618 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a438" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a439 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a439\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13649 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a439" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a440 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a440\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13680 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a440" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a441 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a441\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13711 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a441" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a442 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a442\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13742 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a442" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a443 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a443\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13773 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a443" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a444 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a444\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13804 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a444" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a445 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a445\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13835 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a445" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a446 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a446\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13866 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a446" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a447 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a447\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13897 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a447" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a448 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a448\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13928 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a448" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a449 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a449\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13959 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a449" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a450 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a450\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 13990 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a450" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a451 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a451\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14021 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a451" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a452 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a452\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14052 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a452" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a453 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a453\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14083 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a453" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a454 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a454\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14114 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a454" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a455 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a455\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14145 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a455" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a456 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14176 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a456" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a457 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14207 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a457" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a458 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14238 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a458" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a459 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14269 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a459" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a460 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14300 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a460" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a461 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14331 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a461" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a462 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14362 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a462" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a463 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14393 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a463" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a464 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14424 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a464" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a465 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14455 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a465" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a466 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14486 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a466" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a467 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14517 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a467" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a468 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14548 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a468" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a469 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14579 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a469" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a470 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14610 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a470" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a471 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14641 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a471" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a472 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14672 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a472" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a473 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14703 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a473" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a474 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14734 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a474" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a475 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14765 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a475" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a476 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14796 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a476" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a477 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14827 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a477" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a478 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14858 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a478" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a479 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14889 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a479" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a480 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14920 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a480" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a481 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14951 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a481" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a482 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 14982 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a482" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a483 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15013 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a483" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a484 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15044 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a484" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a485 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15075 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a485" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a486 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15106 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a486" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a487 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15137 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a487" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a488 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15168 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a488" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a489 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15199 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a489" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a490 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15230 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a490" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a491 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15261 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a491" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a492 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15292 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a492" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a493 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15323 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a493" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a494 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15354 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a494" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a495 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15385 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a495" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a496 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15416 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a496" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a497 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15447 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a497" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a498 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15478 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a498" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a499 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15509 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a499" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a500 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a500\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15540 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a500" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a501 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a501\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15571 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a501" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a502 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a502\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15602 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a502" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a503 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a503\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15633 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a503" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a504 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a504\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15664 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a504" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a505 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a505\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15695 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a505" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a506 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a506\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15726 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a506" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a507 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a507\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15757 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a507" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a508 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a508\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15788 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a508" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a509 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a509\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15819 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a509" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a510 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a510\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15850 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a510" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a511 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a511\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15881 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a511" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a512 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a512\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15912 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a512" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a513 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a513\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15943 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a513" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a514 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a514\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 15974 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a514" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a515 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a515\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16005 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a515" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a516 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a516\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16036 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a516" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a517 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a517\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16067 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a517" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a518 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a518\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16098 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a518" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a519 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a519\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16129 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a519" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a520 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a520\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16160 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a520" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a521 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a521\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16191 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a521" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a522 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a522\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16222 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a522" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a523 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a523\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16253 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a523" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a524 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a524\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16284 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a524" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a525 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a525\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16315 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a525" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a526 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a526\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16346 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a526" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a527 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a527\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16377 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a527" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a528 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a528\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16408 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a528" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a529 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a529\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16439 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a529" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a530 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a530\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16470 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a530" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a531 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a531\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16501 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a531" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a532 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a532\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16532 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a532" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a533 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a533\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16563 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a533" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a534 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a534\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16594 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a534" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a535 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a535\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16625 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a535" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a536 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a536\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16656 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a536" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a537 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a537\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16687 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a537" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a538 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a538\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16718 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a538" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a539 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a539\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16749 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a539" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a540 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a540\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16780 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a540" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a541 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a541\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16811 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a541" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a542 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a542\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16842 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a542" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a543 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a543\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16873 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a543" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a544 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a544\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16904 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a544" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a545 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a545\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16935 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a545" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a546 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a546\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16966 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a546" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a547 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a547\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 16997 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a547" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a548 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a548\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17028 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a548" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a549 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a549\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17059 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a549" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a550 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a550\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17090 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a550" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a551 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a551\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17121 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a551" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a552 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a552\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17152 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a552" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a553 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a553\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17183 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a553" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a554 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a554\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17214 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a554" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a555 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a555\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17245 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a555" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a556 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a556\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17276 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a556" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a557 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a557\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17307 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a557" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a558 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a558\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17338 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a558" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a559 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a559\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17369 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a559" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a560 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a560\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17400 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a560" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a561 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a561\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17431 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a561" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a562 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a562\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17462 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a562" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a563 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a563\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17493 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a563" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a564 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a564\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17524 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a564" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a565 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a565\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17555 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a565" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a566 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a566\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17586 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a566" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a567 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a567\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17617 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a567" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a568 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a568\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17648 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a568" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a569 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a569\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17679 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a569" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a570 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a570\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17710 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a570" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a571 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a571\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17741 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a571" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a572 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a572\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17772 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a572" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a573 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a573\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17803 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a573" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a574 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a574\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17834 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a574" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a575 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a575\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17865 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a575" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a576 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a576\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17896 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a576" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a577 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a577\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17927 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a577" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a578 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a578\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17958 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a578" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a579 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a579\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 17989 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a579" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a580 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a580\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18020 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a580" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a581 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a581\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18051 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a581" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a582 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a582\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18082 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a582" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a583 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a583\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18113 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a583" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a584 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a584\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18144 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a584" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a585 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a585\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18175 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a585" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a586 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a586\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18206 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a586" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a587 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a587\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18237 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a587" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a588 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a588\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18268 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a588" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a589 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a589\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18299 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a589" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a590 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a590\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18330 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a590" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a591 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a591\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18361 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a591" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a592 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a592\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18392 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a592" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a593 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a593\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18423 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a593" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a594 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a594\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18454 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a594" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a595 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a595\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18485 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a595" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a596 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a596\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18516 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a596" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a597 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a597\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18547 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a597" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a598 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a598\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18578 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a598" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a599 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a599\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18609 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a599" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a600 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a600\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18640 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a600" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a601 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a601\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18671 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a601" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a602 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a602\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18702 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a602" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a603 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a603\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18733 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a603" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a604 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a604\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18764 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a604" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a605 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a605\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18795 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a605" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a606 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a606\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18826 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a606" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a607 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a607\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18857 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a607" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a608 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a608\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18888 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a608" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a609 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a609\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18919 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a609" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a610 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a610\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18950 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a610" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a611 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a611\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 18981 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a611" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a612 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a612\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19012 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a612" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a613 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a613\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19043 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a613" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a614 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a614\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19074 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a614" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a615 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a615\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19105 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a615" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a616 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a616\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19136 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a616" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a617 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a617\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19167 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a617" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a618 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a618\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19198 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a618" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a619 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a619\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19229 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a619" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a620 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a620\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19260 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a620" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a621 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a621\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19291 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a621" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a622 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a622\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19322 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a622" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a623 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a623\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19353 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a623" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a624 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a624\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19384 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a624" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a625 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a625\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19415 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a625" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a626 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a626\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19446 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a626" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a627 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a627\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19477 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a627" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a628 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a628\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19508 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a628" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a629 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a629\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19539 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a629" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a630 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a630\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19570 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a630" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a631 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a631\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19601 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a631" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a632 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a632\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19632 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a632" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a633 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a633\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19663 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a633" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a634 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a634\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19694 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a634" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a635 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a635\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19725 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a635" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a636 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a636\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19756 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a636" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a637 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a637\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19787 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a637" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a638 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a638\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19818 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a638" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a639 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a639\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19849 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a639" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a640 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a640\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19880 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a640" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a641 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a641\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19911 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a641" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a642 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a642\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19942 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a642" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a643 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a643\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 19973 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a643" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a644 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a644\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20004 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a644" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a645 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a645\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20035 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a645" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a646 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a646\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20066 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a646" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a647 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a647\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20097 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a647" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a648 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a648\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20128 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a648" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a649 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a649\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20159 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a649" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a650 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a650\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20190 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a650" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a651 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a651\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20221 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a651" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a652 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a652\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20252 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a652" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a653 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a653\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20283 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a653" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a654 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a654\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20314 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a654" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a655 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a655\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20345 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a655" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a656 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a656\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20376 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a656" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a657 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a657\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20407 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a657" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a658 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a658\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20438 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a658" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a659 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a659\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20469 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a659" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a660 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a660\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20500 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a660" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a661 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a661\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20531 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a661" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a662 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a662\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20562 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a662" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a663 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a663\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20593 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a663" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a664 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a664\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20624 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a664" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a665 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a665\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20655 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a665" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a666 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a666\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20686 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a666" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a667 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a667\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20717 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a667" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a668 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a668\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20748 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a668" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a669 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a669\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20779 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a669" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a670 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a670\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20810 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a670" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a671 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a671\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20841 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a671" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a672 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a672\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20872 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a672" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a673 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a673\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20903 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a673" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a674 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a674\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20934 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a674" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a675 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a675\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20965 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a675" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a676 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a676\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 20996 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a676" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a677 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a677\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21027 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a677" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a678 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a678\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21058 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a678" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a679 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a679\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21089 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a679" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a680 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a680\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21120 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a680" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a681 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a681\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21151 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a681" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a682 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a682\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21182 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a682" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a683 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a683\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21213 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a683" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a684 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a684\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21244 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a684" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a685 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a685\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21275 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a685" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a686 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a686\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21306 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a686" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a687 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a687\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21337 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a687" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a688 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a688\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21368 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a688" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a689 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a689\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21399 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a689" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a690 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a690\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21430 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a690" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a691 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a691\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21461 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a691" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a692 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a692\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21492 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a692" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a693 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a693\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21523 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a693" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a694 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a694\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21554 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a694" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a695 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a695\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21585 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a695" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a696 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a696\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21616 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a696" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a697 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a697\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21647 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a697" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a698 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a698\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21678 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a698" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a699 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a699\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21709 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a699" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a700 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a700\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21740 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a700" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a701 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a701\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21771 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a701" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a702 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a702\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21802 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a702" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a703 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a703\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21833 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a703" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a704 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a704\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21864 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a704" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a705 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a705\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21895 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a705" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a706 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a706\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21926 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a706" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a707 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a707\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21957 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a707" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a708 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a708\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 21988 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a708" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a709 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a709\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22019 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a709" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a710 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a710\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22050 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a710" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a711 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a711\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22081 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a711" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a712 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a712\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22112 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a712" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a713 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a713\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22143 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a713" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a714 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a714\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22174 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a714" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a715 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a715\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22205 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a715" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a716 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a716\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22236 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a716" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a717 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a717\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22267 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a717" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a718 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a718\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22298 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a718" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a719 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a719\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22329 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a719" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a720 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a720\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22360 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a720" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a721 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a721\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22391 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a721" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a722 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a722\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22422 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a722" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a723 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a723\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22453 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a723" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a724 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a724\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22484 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a724" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a725 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a725\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22515 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a725" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a726 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a726\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22546 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a726" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a727 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a727\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22577 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a727" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a728 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a728\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22608 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a728" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a729 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a729\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22639 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a729" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a730 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a730\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22670 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a730" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a731 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a731\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22701 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a731" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a732 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a732\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22732 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a732" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a733 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a733\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22763 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a733" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a734 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a734\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22794 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a734" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a735 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a735\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22825 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a735" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a736 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a736\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22856 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a736" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a737 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a737\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22887 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a737" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a738 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a738\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22918 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a738" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a739 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a739\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22949 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a739" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a740 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a740\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 22980 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a740" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a741 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a741\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23011 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a741" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a742 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a742\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23042 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a742" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a743 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a743\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23073 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a743" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a744 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a744\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23104 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a744" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a745 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a745\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23135 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a745" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a746 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a746\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23166 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a746" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a747 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a747\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23197 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a747" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a748 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a748\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23228 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a748" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a749 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a749\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23259 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a749" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a750 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a750\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23290 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a750" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a751 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a751\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23321 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a751" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a752 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a752\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23352 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a752" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a753 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a753\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23383 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a753" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a754 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a754\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23414 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a754" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a755 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a755\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23445 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a755" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a756 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a756\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23476 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a756" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a757 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a757\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23507 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a757" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a758 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a758\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23538 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a758" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a759 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a759\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23569 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a759" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a760 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a760\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23600 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a760" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a761 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a761\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23631 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a761" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a762 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a762\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23662 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a762" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a763 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a763\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23693 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a763" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a764 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a764\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23724 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a764" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a765 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a765\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23755 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a765" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a766 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a766\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23786 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a766" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a767 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a767\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23817 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a767" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a768 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a768\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23848 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a768" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a769 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a769\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23879 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a769" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a770 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a770\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23910 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a770" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a771 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a771\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23941 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a771" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a772 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a772\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 23972 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a772" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a773 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a773\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24003 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a773" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a774 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a774\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24034 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a774" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a775 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a775\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24065 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a775" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a776 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a776\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24096 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a776" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a777 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a777\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24127 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a777" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a778 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a778\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24158 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a778" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a779 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a779\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24189 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a779" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a780 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a780\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24220 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a780" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a781 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a781\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24251 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a781" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a782 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a782\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24282 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a782" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a783 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a783\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24313 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a783" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a784 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a784\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24344 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a784" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a785 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a785\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24375 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a785" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a786 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a786\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24406 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a786" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a787 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a787\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24437 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a787" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a788 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a788\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24468 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a788" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a789 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a789\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24499 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a789" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a790 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a790\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24530 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a790" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a791 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a791\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24561 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a791" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a792 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a792\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24592 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a792" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a793 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a793\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24623 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a793" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a794 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a794\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24654 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a794" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a795 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a795\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24685 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a795" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a796 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a796\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24716 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a796" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a797 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a797\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24747 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a797" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a798 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a798\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24778 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a798" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a799 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a799\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24809 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a799" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a800 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a800\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24840 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a800" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a801 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a801\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24871 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a801" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a802 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a802\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24902 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a802" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a803 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a803\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24933 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a803" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a804 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a804\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24964 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a804" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a805 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a805\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 24995 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a805" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a806 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a806\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25026 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a806" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a807 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a807\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25057 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a807" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a808 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a808\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25088 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a808" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a809 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a809\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25119 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a809" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a810 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a810\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25150 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a810" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a811 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a811\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25181 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a811" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a812 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a812\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25212 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a812" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a813 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a813\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25243 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a813" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a814 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a814\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25274 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a814" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a815 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a815\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25305 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a815" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a816 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a816\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25336 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a816" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a817 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a817\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25367 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a817" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a818 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a818\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25398 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a818" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a819 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a819\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25429 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a819" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a820 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a820\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25460 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a820" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a821 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a821\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25491 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a821" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a822 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a822\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25522 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a822" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a823 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a823\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25553 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a823" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a824 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a824\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25584 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a824" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a825 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a825\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25615 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a825" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a826 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a826\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25646 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a826" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a827 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a827\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25677 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a827" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a828 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a828\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25708 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a828" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a829 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a829\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25739 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a829" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a830 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a830\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25770 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a830" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a831 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a831\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25801 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a831" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a832 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a832\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25832 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a832" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a833 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a833\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25863 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a833" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a834 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a834\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25894 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a834" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a835 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a835\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25925 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a835" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a836 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a836\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25956 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a836" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a837 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a837\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 25987 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a837" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a838 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a838\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26018 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a838" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a839 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a839\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26049 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a839" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a840 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a840\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26080 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a840" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a841 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a841\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26111 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a841" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a842 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a842\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26142 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a842" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a843 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a843\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26173 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a843" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a844 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a844\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26204 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a844" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a845 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a845\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26235 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a845" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a846 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a846\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26266 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a846" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a847 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a847\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26297 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a847" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a848 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a848\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26328 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a848" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a849 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a849\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26359 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a849" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a850 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a850\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26390 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a850" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a851 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a851\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26421 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a851" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a852 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a852\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26452 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a852" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a853 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a853\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26483 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a853" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a854 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a854\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26514 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a854" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a855 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a855\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26545 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a855" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a856 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a856\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26576 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a856" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a857 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a857\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26607 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a857" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a858 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a858\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26638 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a858" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a859 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a859\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26669 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a859" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a860 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a860\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26700 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a860" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a861 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a861\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26731 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a861" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a862 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a862\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26762 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a862" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a863 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a863\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26793 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a863" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a864 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a864\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26824 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a864" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a865 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a865\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26855 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a865" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a866 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a866\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26886 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a866" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a867 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a867\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26917 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a867" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a868 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a868\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26948 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a868" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a869 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a869\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 26979 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a869" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a870 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a870\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27010 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a870" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a871 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a871\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27041 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a871" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a872 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a872\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27072 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a872" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a873 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a873\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27103 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a873" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a874 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a874\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27134 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a874" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a875 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a875\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27165 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a875" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a876 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a876\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27196 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a876" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a877 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a877\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27227 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a877" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a878 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a878\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27258 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a878" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a879 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a879\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27289 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a879" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a880 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a880\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27320 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a880" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a881 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a881\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27351 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a881" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a882 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a882\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27382 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a882" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a883 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a883\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27413 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a883" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a884 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a884\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27444 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a884" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a885 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a885\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27475 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a885" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a886 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a886\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27506 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a886" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a887 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a887\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27537 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a887" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a888 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a888\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27568 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a888" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a889 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a889\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27599 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a889" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a890 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a890\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27630 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a890" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a891 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a891\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27661 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a891" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a892 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a892\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27692 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a892" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a893 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a893\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27723 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a893" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a894 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a894\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27754 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a894" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a895 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a895\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27785 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a895" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a896 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a896\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27816 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a896" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a897 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a897\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27847 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a897" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a898 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a898\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27878 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a898" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a899 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a899\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27909 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a899" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a900 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a900\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27940 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a900" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a901 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a901\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 27971 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a901" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a902 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a902\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28002 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a902" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a903 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a903\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28033 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a903" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a904 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a904\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28064 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a904" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a905 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a905\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28095 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a905" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a906 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a906\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28126 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a906" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a907 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a907\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28157 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a907" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a908 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a908\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28188 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a908" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a909 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a909\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28219 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a909" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a910 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a910\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28250 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a910" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a911 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a911\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28281 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a911" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a912 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a912\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28312 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a912" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a913 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a913\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28343 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a913" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a914 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a914\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28374 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a914" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a915 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a915\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28405 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a915" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a916 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a916\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28436 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a916" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a917 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a917\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28467 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a917" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a918 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a918\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28498 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a918" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a919 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a919\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28529 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a919" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a920 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a920\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28560 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a920" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a921 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a921\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28591 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a921" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a922 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a922\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28622 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a922" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a923 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a923\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28653 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a923" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a924 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a924\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28684 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a924" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a925 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a925\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28715 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a925" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a926 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a926\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28746 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a926" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a927 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a927\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28777 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a927" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a928 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a928\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28808 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a928" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a929 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a929\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28839 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a929" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a930 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a930\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28870 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a930" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a931 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a931\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28901 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a931" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a932 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a932\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28932 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a932" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a933 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a933\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28963 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a933" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a934 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a934\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 28994 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a934" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a935 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a935\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29025 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a935" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a936 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a936\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29056 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a936" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a937 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a937\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29087 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a937" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a938 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a938\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29118 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a938" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a939 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a939\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29149 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a939" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a940 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a940\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29180 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a940" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a941 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a941\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29211 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a941" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a942 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a942\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29242 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a942" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a943 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a943\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29273 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a943" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a944 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a944\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29304 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a944" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a945 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a945\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29335 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a945" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a946 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a946\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29366 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a946" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a947 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a947\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29397 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a947" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a948 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a948\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29428 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a948" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a949 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a949\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29459 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a949" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a950 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a950\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29490 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a950" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a951 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a951\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29521 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a951" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a952 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a952\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29552 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a952" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a953 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a953\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29583 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a953" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a954 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a954\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29614 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a954" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a955 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a955\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29645 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a955" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a956 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a956\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29676 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a956" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a957 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a957\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29707 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a957" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a958 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a958\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29738 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a958" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a959 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a959\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29769 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a959" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a960 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a960\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29800 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a960" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a961 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a961\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29831 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a961" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a962 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a962\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29862 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a962" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a963 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a963\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29893 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a963" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a964 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a964\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29924 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a964" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a965 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a965\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29955 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a965" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a966 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a966\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 29986 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a966" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a967 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a967\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30017 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a967" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a968 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a968\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30048 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a968" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a969 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a969\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30079 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a969" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a970 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a970\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30110 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a970" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a971 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a971\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30141 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a971" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a972 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a972\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30172 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a972" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a973 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a973\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30203 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a973" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a974 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a974\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30234 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a974" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a975 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a975\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30265 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a975" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a976 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a976\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30296 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a976" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a977 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a977\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30327 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a977" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a978 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a978\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30358 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a978" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a979 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a979\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30389 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a979" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a980 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a980\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30420 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a980" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a981 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a981\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30451 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a981" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a982 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a982\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30482 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a982" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a983 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a983\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30513 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a983" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a984 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a984\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30544 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a984" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a985 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a985\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30575 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a985" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a986 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a986\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30606 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a986" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a987 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a987\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30637 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a987" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a988 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a988\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30668 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a988" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a989 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a989\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30699 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a989" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a990 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a990\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30730 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a990" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a991 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a991\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30761 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a991" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a992 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a992\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30792 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a992" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a993 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a993\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30823 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a993" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a994 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a994\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30854 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a994" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a995 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a995\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30885 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a995" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a996 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a996\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30916 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a996" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a997 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a997\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30947 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a997" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a998 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a998\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 30978 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a998" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a999 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a999\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31009 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a999" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1000 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1000\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31040 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1000" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1001 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1001\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31071 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1001" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1002 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1002\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31102 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1002" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1003 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1003\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31133 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1003" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1004 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1004\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31164 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1004" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1005 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1005\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31195 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1005" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1006 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1006\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31226 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1006" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1007 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1007\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31257 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1007" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1008 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1008\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31288 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1008" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1009 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1009\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31319 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1009" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1010 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1010\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31350 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1010" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1011 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1011\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31381 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1011" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1012 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1012\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31412 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1012" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1013 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1013\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31443 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1013" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1014 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1014\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31474 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1014" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1015 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1015\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31505 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1015" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1016 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1016\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31536 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1016" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1017 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1017\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31567 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1017" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1018 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1018\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31598 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1018" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1019 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1019\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31629 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1019" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1020 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1020\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31660 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1020" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1021 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1021\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31691 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1021" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1022 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1022\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31722 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1022" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1023 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1023\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31753 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1023" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1024 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1024\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31784 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1024" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1025 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1025\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31815 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1025" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1026 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1026\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31846 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1026" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1027 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1027\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31877 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1027" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1028 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1028\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31908 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1028" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1029 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1029\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31939 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1029" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1030 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1030\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 31970 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1030" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1031 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1031\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32001 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1031" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1032 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1032\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32032 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1032" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1033 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1033\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32063 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1033" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1034 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1034\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32094 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1034" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1035 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1035\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32125 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1035" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1036 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1036\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32156 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1036" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1037 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1037\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32187 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1037" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1038 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1038\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32218 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1038" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1039 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1039\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32249 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1039" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1040 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1040\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32280 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1040" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1041 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1041\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32311 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1041" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1042 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1042\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32342 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1042" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1043 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1043\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32373 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1043" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1044 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1044\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32404 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1044" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1045 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1045\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32435 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1045" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1046 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1046\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32466 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1046" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1047 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1047\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32497 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1047" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1048 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1048\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32528 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1048" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1049 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1049\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32559 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1049" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1050 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1050\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32590 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1050" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1051 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1051\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32621 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1051" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1052 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1052\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32652 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1052" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1053 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1053\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32683 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1053" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1054 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1054\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32714 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1054" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1055 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1055\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32745 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1055" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1056 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1056\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32776 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1056" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1057 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1057\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32807 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1057" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1058 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1058\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32838 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1058" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1059 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1059\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32869 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1059" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1060 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1060\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32900 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1060" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1061 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1061\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32931 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1061" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1062 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1062\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32962 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1062" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1063 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1063\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 32993 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1063" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1064 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1064\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33024 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1064" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1065 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1065\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33055 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1065" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1066 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1066\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33086 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1066" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1067 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1067\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33117 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1067" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1068 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1068\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33148 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1068" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1069 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1069\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33179 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1069" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1070 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1070\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33210 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1070" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1071 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1071\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33241 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1071" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1072 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1072\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33272 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1072" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1073 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1073\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33303 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1073" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1074 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1074\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33334 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1074" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1075 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1075\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33365 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1075" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1076 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1076\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33396 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1076" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1077 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1077\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33427 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1077" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1078 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1078\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33458 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1078" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1079 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1079\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33489 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1079" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1080 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1080\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33520 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1080" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1081 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1081\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33551 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1081" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1082 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1082\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33582 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1082" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1083 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1083\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33613 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1083" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1084 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1084\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33644 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1084" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1085 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1085\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33675 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1085" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1086 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1086\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33706 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1086" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1087 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1087\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33737 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1087" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1088 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1088\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33768 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1088" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1089 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1089\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33799 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1089" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1090 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1090\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33830 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1090" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1091 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1091\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33861 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1091" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1092 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1092\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33892 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1092" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1093 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1093\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33923 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1093" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1094 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1094\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33954 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1094" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1095 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1095\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 33985 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1095" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1096 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1096\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34016 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1096" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1097 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1097\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34047 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1097" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1098 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1098\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34078 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1098" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1099 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1099\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34109 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1099" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1100 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1100\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34140 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1101 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1101\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34171 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1102 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1102\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34202 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1103 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1103\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34233 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1104 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1104\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34264 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1105 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1105\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34295 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1106 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1106\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34326 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1107 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1107\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34357 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1108 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1108\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34388 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1109 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1109\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34419 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1110 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1110\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34450 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1111 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1111\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34481 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1112 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1112\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34512 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1113 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1113\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34543 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1114 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1114\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34574 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1115 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1115\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34605 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1116 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1116\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34636 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1117 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1117\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34667 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1118 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1118\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34698 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1119 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1119\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34729 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1120 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1120\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34760 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1121 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1121\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34791 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1122 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1122\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34822 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1123 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1123\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34853 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1124 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1124\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34884 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1125 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1125\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34915 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1126 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1126\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34946 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1127 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1127\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 34977 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1128 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1128\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35008 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1129 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1129\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35039 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1130 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1130\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35070 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1131 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1131\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35101 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1132 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1132\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35132 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1133 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1133\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35163 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1134 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1134\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35194 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1135 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1135\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35225 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1136 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1136\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35256 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1137 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1137\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35287 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1138 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1138\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35318 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1139 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1139\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35349 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1140 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1140\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35380 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1141 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1141\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35411 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1142 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1142\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35442 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1143 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1143\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35473 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1144 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1144\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35504 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1145 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1145\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35535 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1146 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1146\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35566 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1147 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1147\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35597 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1148 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1148\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35628 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1149 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1149\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35659 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1150 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1150\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35690 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1151 " "Node \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1151\"" {  } { { "db/altsyncram_0o84.tdf" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/db/altsyncram_0o84.tdf" 35721 2 0 } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_0o84:auto_generated\|ram_block1a1151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673933233617 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1673933233617 ""}  } { { "/home/guest/intelFPGA/21.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1673933233617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673933233685 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.62 " "Total time spent on timing analysis during the Fitter is 4.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1673933233685 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1673933264308 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "5 " "Following 5 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vga_blank_n VCC " "Pin vga_blank_n has VCC driving its datain port" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { vga_blank_n } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_blank_n" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "vga_sync_n GND " "Pin vga_sync_n has GND driving its datain port" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { vga_sync_n } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vga_sync_n" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "lvds_cmos_n GND " "Pin lvds_cmos_n has GND driving its datain port" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { lvds_cmos_n } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lvds_cmos_n" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "pd GND " "Pin pd has GND driving its datain port" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { pd } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pd" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "cs_n GND " "Pin cs_n has GND driving its datain port" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { cs_n } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cs_n" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1673933264431 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dqs_n\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin ddr3_dqs_n\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dqs_n[3] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dqs_n\[3\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dqs_n\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin ddr3_dqs_n\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dqs_n[2] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dqs_n\[2\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dqs_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin ddr3_dqs_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dqs_n[1] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dqs_n\[1\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dqs_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin ddr3_dqs_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dqs_n[0] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dqs_n\[0\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dqs_p\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin ddr3_dqs_p\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dqs_p[3] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dqs_p\[3\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dqs_p\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin ddr3_dqs_p\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dqs_p[2] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dqs_p\[2\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dqs_p\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin ddr3_dqs_p\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dqs_p[1] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dqs_p\[1\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dqs_p\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin ddr3_dqs_p\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dqs_p[0] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dqs_p\[0\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[31\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[31] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[31\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[30\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[30] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[30\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[29\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[29] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[29\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[28\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[28] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[28\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[27\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[27] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[27\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[26\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[26] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[26\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[25\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[25] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[25\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[24\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[24] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[24\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[23\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[23] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[23\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[22\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[22] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[22\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[9\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[9] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[9\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[8\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[8] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[8\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[7\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[7] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[7\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[6\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[6] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[6\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[5\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[5] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[5\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[4\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[4] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[4\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[0\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[0] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[0\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[1\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[1] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[1\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[2\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[2] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[2\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[3\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[3] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[3\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[10\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[10] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[10\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[11\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[11] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[11\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[12\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[12] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[12\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[13\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[13] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[13\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[14\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[14] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[14\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[15\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[15] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[15\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[16\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[16] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[16\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[17\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[17] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[17\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[18\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[18] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[18\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[19\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[19] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[19\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[20\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[20] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[20\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: system_bd:i_system_bd\|system_bd_sys_hps:sys_hps\|system_bd_sys_hps_hps_io:hps_io\|system_bd_sys_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional ddr3_dq\[21\] SSTL-15 Class I " "Type bi-directional pin ddr3_dq\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guest/intelFPGA/21.1/quartus/linux64/pin_planner.ppl" { ddr3_dq[21] } } } { "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guest/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ddr3_dq\[21\]" } } } } { "system_top.v" "" { Text "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/system_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/" { { 0 { 0 ""} 0 1871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1673933264431 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1673933264431 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1673933264433 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/dc2677a_c5soc.fit.smsg " "Generated suppressed messages file /home/guest/jemfgeronimo_workspace/ltc235x_hw_test/hdl/projects/dc2677a/c5soc/dc2677a_c5soc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1673933269582 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 151 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 151 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "2562 " "Peak virtual memory: 2562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673933270121 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 17 13:27:50 2023 " "Processing ended: Tue Jan 17 13:27:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673933270121 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673933270121 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:39 " "Total CPU time (on all processors): 00:01:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673933270121 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1673933270121 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 384 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 384 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1673933271441 ""}
