#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon Feb 20 15:47:03 2017
# Process ID: 4108
# Log file: C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/vivado.log
# Journal file: C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\DELL\Documents\2015CS10263_667_proj5\project_1\project_1.xpr}
Scanning sources...
Finished scanning sources
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/project_1.srcs/sources_1/new/ARM_alu.vhd" into library xil_defaultlib [C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/project_1.srcs/sources_1/new/ARM_alu.vhd:1]
[Mon Feb 20 15:48:15 2017] Launched synth_1...
Run output will be captured here: C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1
[Mon Feb 20 15:48:33 2017] Launched impl_1...
Run output will be captured here: C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/project_1.runs/impl_1/runme.log
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L xil_defaultlib -L secureip --snapshot ARM_alu_behav --prj C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/project_1.sim/sim_1/behav/ARM_alu.prj   xil_defaultlib.ARM_alu"
Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot ARM_alu_behav --prj C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/project_1.sim/sim_1/behav/ARM_alu.prj xil_defaultlib.ARM_alu 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/project_1.srcs/sources_1/new/ARM_alu.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.arm_alu
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot ARM_alu_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "ARM_alu_behav -key {Behavioral:sim_1:Functional:ARM_alu} -tclbatch {ARM_alu.tcl} -log {ARM_alu_behav.log}"
Vivado Simulator 2014.2
Time resolution is 1 ps
Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
Time: 0 ps  Iteration: 0  Process: /ARM_alu/line__81  File: C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/project_1.srcs/sources_1/new/ARM_alu.vhd
Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
Time: 0 ps  Iteration: 0  Process: /ARM_alu/line__81  File: C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/project_1.srcs/sources_1/new/ARM_alu.vhd
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 829.387 ; gain = 0.000
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'ARM_alu_behav' loaded.
INFO: [Vivado 12-3703] XSim simulation ran for 1000ns
launch_xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 829.387 ; gain = 0.000
add_force {/ARM_alu/operand1} -radix bin {1 0ns}
close_sim
INFO: [Simtcl 6-16] Simulation closed
import_files -norecurse C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/tb_release/tb.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/tb_release/rng_xoroshiro128plus.vhd
update_compile_order -fileset sources_1
import_files -norecurse C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/tb_release/arm_golden.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1654] Analyzing Verilog file "C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/project_1.srcs/sources_1/imports/tb_release/arm_golden.v" into library work [C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/project_1.srcs/sources_1/imports/tb_release/arm_golden.v:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/project_1.srcs/sources_1/new/ARM_alu.vhd" into library xil_defaultlib [C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/project_1.srcs/sources_1/new/ARM_alu.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/project_1.srcs/sources_1/imports/tb_release/rng_xoroshiro128plus.vhd" into library xil_defaultlib [C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/project_1.srcs/sources_1/imports/tb_release/rng_xoroshiro128plus.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/project_1.srcs/sources_1/imports/tb_release/tb.vhd" into library xil_defaultlib [C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/project_1.srcs/sources_1/imports/tb_release/tb.vhd:1]
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/project_1.srcs/sources_1/imports/tb_release/arm_golden.v]
[Mon Feb 20 15:55:29 2017] Launched synth_1...
Run output will be captured here: C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1
[Mon Feb 20 15:55:58 2017] Launched impl_1...
Run output will be captured here: C:/Users/DELL/Documents/2015CS10263_667_proj5/project_1/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 20 15:57:23 2017...
