{"position": "Senior Process Integration Engineer", "company": "IBM", "profiles": ["Experience Process Integration IBM December 2000  \u2013 Present (14 years 9 months) Process Integration IBM December 2000  \u2013 Present (14 years 9 months) Process Integration IBM December 2000  \u2013 Present (14 years 9 months) Skills Design of Experiments VLSI Physics IC Simulations Process Integration Integration Semiconductors Materials Science Project Management Electrical Engineering Failure Analysis Characterization Cross-functional Team... Thin Films R&D CMOS See 2+ \u00a0 \u00a0 See less Skills  Design of Experiments VLSI Physics IC Simulations Process Integration Integration Semiconductors Materials Science Project Management Electrical Engineering Failure Analysis Characterization Cross-functional Team... Thin Films R&D CMOS See 2+ \u00a0 \u00a0 See less Design of Experiments VLSI Physics IC Simulations Process Integration Integration Semiconductors Materials Science Project Management Electrical Engineering Failure Analysis Characterization Cross-functional Team... Thin Films R&D CMOS See 2+ \u00a0 \u00a0 See less Design of Experiments VLSI Physics IC Simulations Process Integration Integration Semiconductors Materials Science Project Management Electrical Engineering Failure Analysis Characterization Cross-functional Team... Thin Films R&D CMOS See 2+ \u00a0 \u00a0 See less Education University of Maryland College Park PhD,  Materials Engineering 1996  \u2013 2000 University of Maryland College Park PhD,  Materials Engineering 1996  \u2013 2000 University of Maryland College Park PhD,  Materials Engineering 1996  \u2013 2000 University of Maryland College Park PhD,  Materials Engineering 1996  \u2013 2000 ", "Summary Project management, team leader, intercultural teams (European\\American\\Chinese teams). \nSkills: Process integration and technology development, IC technology transfer, process and yield improvements. Summary Project management, team leader, intercultural teams (European\\American\\Chinese teams). \nSkills: Process integration and technology development, IC technology transfer, process and yield improvements. Project management, team leader, intercultural teams (European\\American\\Chinese teams). \nSkills: Process integration and technology development, IC technology transfer, process and yield improvements. Project management, team leader, intercultural teams (European\\American\\Chinese teams). \nSkills: Process integration and technology development, IC technology transfer, process and yield improvements. Experience Senior R&D Process Integration Engineer IBM France February 2008  \u2013 Present (7 years 7 months) IBM France - Crolles - France 14nm FD-SOI CMOS technology development. BackEnd-of-Line (BEOL) integration (patterning and filling). Coordination with foundry for product set-up (mask, process flow, test and inspection). \n \n40 and 55nm eNVM FLASH technology : spacer, contact modules integration. From development to pre-industrialization. Process Integration Engineer freescale April 2003  \u2013  February 2008  (4 years 11 months) Freescale Semiconductor (Crolles 2 Alliance) Middle End-of-line module owner (120 and 90 nm): yield and process improvement, tool and process qualifications. Yield excursion management(8D). Device/Technology Tranfer Engineer Motorola September 2000  \u2013  April 2003  (2 years 8 months) Motorola Tianjin - China New waferfab start up, technology transfert.Characterization plan set-up and management. Device Engineer Motorola September 1997  \u2013  September 2000  (3 years 1 month) Motorola Toulouse - France Responsible for new product introduction, yield enhancement for automotive and wireless products (Power Analog technology). Quality Enginneer Motorola August 1994  \u2013  September 1997  (3 years 2 months) Motorola Toulouse - France in charge of Quality Assurance of production areas (wafer fab (4 & 6 inches) and electrical wafer sort), customers' problem solving, audits Senior R&D Process Integration Engineer IBM France February 2008  \u2013 Present (7 years 7 months) IBM France - Crolles - France 14nm FD-SOI CMOS technology development. BackEnd-of-Line (BEOL) integration (patterning and filling). Coordination with foundry for product set-up (mask, process flow, test and inspection). \n \n40 and 55nm eNVM FLASH technology : spacer, contact modules integration. From development to pre-industrialization. Senior R&D Process Integration Engineer IBM France February 2008  \u2013 Present (7 years 7 months) IBM France - Crolles - France 14nm FD-SOI CMOS technology development. BackEnd-of-Line (BEOL) integration (patterning and filling). Coordination with foundry for product set-up (mask, process flow, test and inspection). \n \n40 and 55nm eNVM FLASH technology : spacer, contact modules integration. From development to pre-industrialization. Process Integration Engineer freescale April 2003  \u2013  February 2008  (4 years 11 months) Freescale Semiconductor (Crolles 2 Alliance) Middle End-of-line module owner (120 and 90 nm): yield and process improvement, tool and process qualifications. Yield excursion management(8D). Process Integration Engineer freescale April 2003  \u2013  February 2008  (4 years 11 months) Freescale Semiconductor (Crolles 2 Alliance) Middle End-of-line module owner (120 and 90 nm): yield and process improvement, tool and process qualifications. Yield excursion management(8D). Device/Technology Tranfer Engineer Motorola September 2000  \u2013  April 2003  (2 years 8 months) Motorola Tianjin - China New waferfab start up, technology transfert.Characterization plan set-up and management. Device/Technology Tranfer Engineer Motorola September 2000  \u2013  April 2003  (2 years 8 months) Motorola Tianjin - China New waferfab start up, technology transfert.Characterization plan set-up and management. Device Engineer Motorola September 1997  \u2013  September 2000  (3 years 1 month) Motorola Toulouse - France Responsible for new product introduction, yield enhancement for automotive and wireless products (Power Analog technology). Device Engineer Motorola September 1997  \u2013  September 2000  (3 years 1 month) Motorola Toulouse - France Responsible for new product introduction, yield enhancement for automotive and wireless products (Power Analog technology). Quality Enginneer Motorola August 1994  \u2013  September 1997  (3 years 2 months) Motorola Toulouse - France in charge of Quality Assurance of production areas (wafer fab (4 & 6 inches) and electrical wafer sort), customers' problem solving, audits Quality Enginneer Motorola August 1994  \u2013  September 1997  (3 years 2 months) Motorola Toulouse - France in charge of Quality Assurance of production areas (wafer fab (4 & 6 inches) and electrical wafer sort), customers' problem solving, audits Languages English Full professional proficiency French Chinese Elementary proficiency English Full professional proficiency French Chinese Elementary proficiency English Full professional proficiency French Chinese Elementary proficiency Full professional proficiency Elementary proficiency Skills Semiconductors CMOS IC Characterization SPC Process Integration Analog SoC Design of Experiments Semiconductor Industry Failure Analysis Mixed Signal R&D EDA ASIC Electronics Thin Films Analog Circuit Design Embedded Systems VLSI Simulations Microelectronics Debugging Process Simulation Reliability Product Engineering Processors See 12+ \u00a0 \u00a0 See less Skills  Semiconductors CMOS IC Characterization SPC Process Integration Analog SoC Design of Experiments Semiconductor Industry Failure Analysis Mixed Signal R&D EDA ASIC Electronics Thin Films Analog Circuit Design Embedded Systems VLSI Simulations Microelectronics Debugging Process Simulation Reliability Product Engineering Processors See 12+ \u00a0 \u00a0 See less Semiconductors CMOS IC Characterization SPC Process Integration Analog SoC Design of Experiments Semiconductor Industry Failure Analysis Mixed Signal R&D EDA ASIC Electronics Thin Films Analog Circuit Design Embedded Systems VLSI Simulations Microelectronics Debugging Process Simulation Reliability Product Engineering Processors See 12+ \u00a0 \u00a0 See less Semiconductors CMOS IC Characterization SPC Process Integration Analog SoC Design of Experiments Semiconductor Industry Failure Analysis Mixed Signal R&D EDA ASIC Electronics Thin Films Analog Circuit Design Embedded Systems VLSI Simulations Microelectronics Debugging Process Simulation Reliability Product Engineering Processors See 12+ \u00a0 \u00a0 See less Education Institut national polytechnique de Toulouse PhD in Material Science 1989  \u2013 1993 University Montpellier 2 (USTL) Licence/Maitrise Physce (Physique des semiconducteurs et composants electroniques). 1986  \u2013 1988 Institut national polytechnique de Toulouse PhD in Material Science 1989  \u2013 1993 Institut national polytechnique de Toulouse PhD in Material Science 1989  \u2013 1993 Institut national polytechnique de Toulouse PhD in Material Science 1989  \u2013 1993 University Montpellier 2 (USTL) Licence/Maitrise Physce (Physique des semiconducteurs et composants electroniques). 1986  \u2013 1988 University Montpellier 2 (USTL) Licence/Maitrise Physce (Physique des semiconducteurs et composants electroniques). 1986  \u2013 1988 University Montpellier 2 (USTL) Licence/Maitrise Physce (Physique des semiconducteurs et composants electroniques). 1986  \u2013 1988 "]}