

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Fri Aug  5 17:07:14 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+---------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval     | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max   |   Type   |
    +---------+---------+----------+----------+--------+---------+----------+
    |  1013755|  1393659| 5.069 ms | 6.968 ms |  948226|  1328130| dataflow |
    +---------+---------+----------+----------+--------+---------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+--------+---------+---------+
        |                                                              |                                                             |  Latency (cycles) |   Latency (absolute)  |     Interval     | Pipeline|
        |                           Instance                           |                            Module                           |   min   |   max   |    min    |    max    |   min  |   max   |   Type  |
        +--------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+--------+---------+---------+
        |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s        |   525151|   691426|  2.626 ms |  3.457 ms |  525151|   691426|   none  |
        |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_U0         |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s         |   267615|   397954|  1.338 ms |  1.990 ms |  267615|   397954|   none  |
        |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_U0         |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s         |   948225|  1328129|  4.741 ms |  6.641 ms |  948225|  1328129|   none  |
        |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_U0         |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s         |   131785|   258945|  0.659 ms |  1.295 ms |  131785|   258945|   none  |
        |pooling2d_large_cl_nopad_pad_me_U0                            |pooling2d_large_cl_nopad_pad_me                              |   132497|   327185|  0.662 ms |  1.636 ms |  132497|   327185|   none  |
        |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0  |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s  |   360001|   878401|  1.800 ms |  4.392 ms |  360001|   878401|   none  |
        |dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_U0             |dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s             |     2312|     2312| 11.560 us | 11.560 us |    2312|     2312|   none  |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config21_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config21_s                 |     9829|     9829| 49.145 us | 49.145 us |    9829|     9829|   none  |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config20_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config20_s                 |     5783|     5783| 28.915 us | 28.915 us |    5783|     5783|   none  |
        |sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_U0              |sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s              |       21|       21|  0.105 us |  0.105 us |      21|       21|   none  |
        |relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config4_U0          |relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config4_s          |    65537|    65537|  0.328 ms |  0.328 ms |   65537|    65537|   none  |
        |relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config7_U0          |relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config7_s          |    57601|    57601|  0.288 ms |  0.288 ms |   57601|    57601|   none  |
        |relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config11_U0         |relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config11_s         |    28801|    28801|  0.144 ms |  0.144 ms |   28801|    28801|   none  |
        |relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config14_U0         |relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config14_s         |    21633|    21633|  0.108 ms |  0.108 ms |   21633|    21633|   none  |
        |Block_proc_U0                                                 |Block_proc                                                   |        0|        0|    0 ns   |    0 ns   |       0|        0|   none  |
        +--------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+--------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|      32|    -|
|FIFO                 |        0|      -|       65|     364|    -|
|Instance             |       77|    197|    15398|   25166|    0|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|      36|    -|
|Register             |        -|      -|        6|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |       77|    197|    15469|   25598|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     2160|   2760|   663360|  331680|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        3|      7|        2|       7|  100|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     4320|   5520|  1326720|  663360|    0|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        1|      3|        1|       3|    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+-------+------+------+-----+
    |                           Instance                           |                            Module                           | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+-------+------+------+-----+
    |Block_proc_U0                                                 |Block_proc                                                   |        0|      0|     2|    11|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s        |       26|     64|  4373|  6258|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_U0         |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s         |        7|     32|  2465|  3238|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_U0         |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s         |        9|     32|  2431|  4332|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_U0         |conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s         |       14|     64|  4365|  5578|    0|
    |dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_U0             |dense_ss_ap_fixed_ap_fixed_16_4_5_3_0_config17_s             |       15|      5|   342|   467|    0|
    |pooling2d_large_cl_nopad_pad_me_U0                            |pooling2d_large_cl_nopad_pad_me                              |        3|      0|   507|  1930|    0|
    |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0  |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s  |        2|      0|   531|  1808|    0|
    |relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config11_U0         |relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config11_s         |        0|      0|    48|   132|    0|
    |relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config14_U0         |relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config14_s         |        0|      0|    48|   132|    0|
    |relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config4_U0          |relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config4_s          |        0|      0|    52|   141|    0|
    |relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config7_U0          |relu_me_ap_fixed_ap_fixed_16_4_5_3_0_relu_config7_s          |        0|      0|    50|   133|    0|
    |sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_U0              |sigmoid_me_ap_fixed_ap_fixed_sigmoid_config19_s              |        1|      0|    36|   205|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config20_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config20_s                 |        0|      0|    70|   383|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config21_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config21_s                 |        0|      0|    78|   418|    0|
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                         |                                                             |       77|    197| 15398| 25166|    0|
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+---+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |layer11_out_V_V_U  |        0|  5|   0|    -|     1|   16|       16|
    |layer12_out_V_V_U  |        0|  5|   0|    -|     1|   16|       16|
    |layer14_out_V_V_U  |        0|  5|   0|    -|     1|   16|       16|
    |layer15_out_V_V_U  |        0|  5|   0|    -|     1|   16|       16|
    |layer17_out_V_V_U  |        0|  5|   0|    -|     1|   16|       16|
    |layer20_out_V_V_U  |        0|  5|   0|    -|     1|   16|       16|
    |layer21_out_V_V_U  |        0|  5|   0|    -|     1|   16|       16|
    |layer2_out_V_V_U   |        0|  5|   0|    -|     1|   16|       16|
    |layer4_out_V_V_U   |        0|  5|   0|    -|     1|   16|       16|
    |layer5_out_V_V_U   |        0|  5|   0|    -|     1|   16|       16|
    |layer7_out_V_V_U   |        0|  5|   0|    -|     1|   16|       16|
    |layer8_out_V_V_U   |        0|  5|   0|    -|     1|   16|       16|
    |layer9_out_V_V_U   |        0|  5|   0|    -|     1|   16|       16|
    +-------------------+---------+---+----+-----+------+-----+---------+
    |Total              |        0| 65|   0|    0|    13|  208|      208|
    +-------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                          Variable Name                         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_proc_U0_ap_ready_count                                    |     +    |      0|  0|   9|           2|           1|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config20_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |Block_proc_U0_ap_start                                          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                                         |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                                                    |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                                                   |    and   |      0|  0|   2|           1|           1|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config20_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Block_proc_U0_ap_ready                                  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_zeropad2d_cl_me_ap_fixed_ap_fixed_config20_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +----------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                           |          |      0|  0|  32|          11|           9|
    +----------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                Name                                | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------------------+----+-----------+-----+-----------+
    |Block_proc_U0_ap_ready_count                                        |   9|          2|    2|          4|
    |ap_sync_reg_Block_proc_U0_ap_ready                                  |   9|          2|    1|          2|
    |ap_sync_reg_zeropad2d_cl_me_ap_fixed_ap_fixed_config20_U0_ap_ready  |   9|          2|    1|          2|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config20_U0_ap_ready_count        |   9|          2|    2|          4|
    +--------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                               |  36|          8|    6|         12|
    +--------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+---+----+-----+-----------+
    |                                Name                                | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+---+----+-----+-----------+
    |Block_proc_U0_ap_ready_count                                        |  2|   0|    2|          0|
    |ap_sync_reg_Block_proc_U0_ap_ready                                  |  1|   0|    1|          0|
    |ap_sync_reg_zeropad2d_cl_me_ap_fixed_ap_fixed_config20_U0_ap_ready  |  1|   0|    1|          0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config20_U0_ap_ready_count        |  2|   0|    2|          0|
    +--------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                               |  6|   0|    6|          0|
    +--------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|conv2d_input_V_V_TDATA   |  in |   16|    axis    | conv2d_input_V_V |    pointer   |
|conv2d_input_V_V_TVALID  |  in |    1|    axis    | conv2d_input_V_V |    pointer   |
|conv2d_input_V_V_TREADY  | out |    1|    axis    | conv2d_input_V_V |    pointer   |
|layer19_out_V_V_TDATA    | out |   16|    axis    |  layer19_out_V_V |    pointer   |
|layer19_out_V_V_TVALID   | out |    1|    axis    |  layer19_out_V_V |    pointer   |
|layer19_out_V_V_TREADY   |  in |    1|    axis    |  layer19_out_V_V |    pointer   |
|const_size_in_1          | out |   16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |    1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |   16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |    1|   ap_vld   | const_size_out_1 |    pointer   |
|ap_clk                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     myproject    | return value |
+-------------------------+-----+-----+------------+------------------+--------------+

