// Seed: 3305393403
module module_0;
  generate
    assign id_1 = id_1;
  endgenerate
endmodule
module module_1 (
    output logic id_0,
    output wire id_1,
    output supply1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    output uwire id_7
    , id_12,
    input uwire id_8,
    input tri id_9,
    input tri id_10
);
  always @(posedge 1) id_0 <= "";
  assign id_2 = 1;
  module_0();
endmodule
module module_2 (
    input tri1 id_0,
    input tri1 id_1
    , id_6,
    input wor id_2,
    output supply0 id_3,
    input supply0 id_4
);
  supply0 id_7 = 1;
  assign id_6 = "";
  always assign id_3 = 1;
  always @(1 or posedge 1) assert (id_2);
  wire id_8;
  module_0();
endmodule
