[INF:CM0023] Creating log file ../../build/regression/ParamOverloadProp/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<83> s<82> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<3> s<2> l<1:1> el<1:7>
n<top> u<2> t<StringConst> p<3> l<1:8> el<1:11>
n<> u<3> t<Module_ansi_header> p<23> c<1> s<22> l<1:1> el<1:12>
n<prim_flop> u<4> t<StringConst> p<20> s<14> l<2:4> el<2:13>
n<Width> u<5> t<StringConst> p<12> s<11> l<3:8> el<3:13>
n<22> u<6> t<IntConst> p<7> l<3:14> el<3:16>
n<> u<7> t<Primary_literal> p<8> c<6> l<3:14> el<3:16>
n<> u<8> t<Primary> p<9> c<7> l<3:14> el<3:16>
n<> u<9> t<Expression> p<10> c<8> l<3:14> el<3:16>
n<> u<10> t<Mintypmax_expression> p<11> c<9> l<3:14> el<3:16>
n<> u<11> t<Param_expression> p<12> c<10> l<3:14> el<3:16>
n<> u<12> t<Named_parameter_assignment> p<13> c<5> l<3:7> el<3:17>
n<> u<13> t<List_of_parameter_assignments> p<14> c<12> l<3:7> el<3:17>
n<> u<14> t<Parameter_value_assignment> p<20> c<13> s<19> l<2:14> el<4:5>
n<u_prim_flop> u<15> t<StringConst> p<16> l<4:6> el<4:17>
n<> u<16> t<Name_of_instance> p<19> c<15> s<18> l<4:6> el<4:17>
n<> u<17> t<Ordered_port_connection> p<18> l<4:18> el<4:18>
n<> u<18> t<List_of_port_connections> p<19> c<17> l<4:18> el<4:18>
n<> u<19> t<Hierarchical_instance> p<20> c<16> l<4:6> el<4:19>
n<> u<20> t<Module_instantiation> p<21> c<4> l<2:4> el<4:20>
n<> u<21> t<Module_or_generate_item> p<22> c<20> l<2:4> el<4:20>
n<> u<22> t<Non_port_module_item> p<23> c<21> l<2:4> el<4:20>
n<> u<23> t<Module_declaration> p<24> c<3> l<1:1> el<5:10>
n<> u<24> t<Description> p<82> c<23> s<81> l<1:1> el<5:10>
n<> u<25> t<Module_keyword> p<27> s<26> l<7:1> el<7:7>
n<prim_flop> u<26> t<StringConst> p<27> l<7:8> el<7:17>
n<> u<27> t<Module_ansi_header> p<80> c<25> s<45> l<7:1> el<7:18>
n<> u<28> t<IntegerAtomType_Int> p<29> l<8:14> el<8:17>
n<> u<29> t<Data_type> p<30> c<28> l<8:14> el<8:17>
n<> u<30> t<Data_type_or_implicit> p<40> c<29> s<39> l<8:14> el<8:17>
n<Width> u<31> t<StringConst> p<38> s<37> l<8:18> el<8:23>
n<1> u<32> t<IntConst> p<33> l<8:26> el<8:27>
n<> u<33> t<Primary_literal> p<34> c<32> l<8:26> el<8:27>
n<> u<34> t<Constant_primary> p<35> c<33> l<8:26> el<8:27>
n<> u<35> t<Constant_expression> p<36> c<34> l<8:26> el<8:27>
n<> u<36> t<Constant_mintypmax_expression> p<37> c<35> l<8:26> el<8:27>
n<> u<37> t<Constant_param_expression> p<38> c<36> l<8:26> el<8:27>
n<> u<38> t<Param_assignment> p<39> c<31> l<8:18> el<8:27>
n<> u<39> t<List_of_param_assignments> p<40> c<38> l<8:18> el<8:27>
n<> u<40> t<Parameter_declaration> p<41> c<30> l<8:4> el<8:27>
n<> u<41> t<Package_or_generate_item_declaration> p<42> c<40> l<8:4> el<8:28>
n<> u<42> t<Module_or_generate_item_declaration> p<43> c<41> l<8:4> el<8:28>
n<> u<43> t<Module_common_item> p<44> c<42> l<8:4> el<8:28>
n<> u<44> t<Module_or_generate_item> p<45> c<43> l<8:4> el<8:28>
n<> u<45> t<Non_port_module_item> p<80> c<44> s<79> l<8:4> el<8:28>
n<> u<46> t<IntVec_TypeLogic> p<63> s<62> l<9:14> el<9:19>
n<Width> u<47> t<StringConst> p<48> l<9:21> el<9:26>
n<> u<48> t<Primary_literal> p<49> c<47> l<9:21> el<9:26>
n<> u<49> t<Constant_primary> p<50> c<48> l<9:21> el<9:26>
n<> u<50> t<Constant_expression> p<56> c<49> s<55> l<9:21> el<9:26>
n<1> u<51> t<IntConst> p<52> l<9:27> el<9:28>
n<> u<52> t<Primary_literal> p<53> c<51> l<9:27> el<9:28>
n<> u<53> t<Constant_primary> p<54> c<52> l<9:27> el<9:28>
n<> u<54> t<Constant_expression> p<56> c<53> l<9:27> el<9:28>
n<> u<55> t<BinOp_Minus> p<56> s<54> l<9:26> el<9:27>
n<> u<56> t<Constant_expression> p<61> c<50> s<60> l<9:21> el<9:28>
n<0> u<57> t<IntConst> p<58> l<9:29> el<9:30>
n<> u<58> t<Primary_literal> p<59> c<57> l<9:29> el<9:30>
n<> u<59> t<Constant_primary> p<60> c<58> l<9:29> el<9:30>
n<> u<60> t<Constant_expression> p<61> c<59> l<9:29> el<9:30>
n<> u<61> t<Constant_range> p<62> c<56> l<9:21> el<9:30>
n<> u<62> t<Packed_dimension> p<63> c<61> l<9:20> el<9:31>
n<> u<63> t<Data_type> p<64> c<46> l<9:14> el<9:31>
n<> u<64> t<Data_type_or_implicit> p<74> c<63> s<73> l<9:14> el<9:31>
n<ResetValue> u<65> t<StringConst> p<72> s<71> l<9:32> el<9:42>
n<Width> u<66> t<StringConst> p<67> l<9:45> el<9:50>
n<> u<67> t<Primary_literal> p<68> c<66> l<9:45> el<9:50>
n<> u<68> t<Constant_primary> p<69> c<67> l<9:45> el<9:50>
n<> u<69> t<Constant_expression> p<70> c<68> l<9:45> el<9:50>
n<> u<70> t<Constant_mintypmax_expression> p<71> c<69> l<9:45> el<9:50>
n<> u<71> t<Constant_param_expression> p<72> c<70> l<9:45> el<9:50>
n<> u<72> t<Param_assignment> p<73> c<65> l<9:32> el<9:50>
n<> u<73> t<List_of_param_assignments> p<74> c<72> l<9:32> el<9:50>
n<> u<74> t<Parameter_declaration> p<75> c<64> l<9:4> el<9:50>
n<> u<75> t<Package_or_generate_item_declaration> p<76> c<74> l<9:4> el<9:51>
n<> u<76> t<Module_or_generate_item_declaration> p<77> c<75> l<9:4> el<9:51>
n<> u<77> t<Module_common_item> p<78> c<76> l<9:4> el<9:51>
n<> u<78> t<Module_or_generate_item> p<79> c<77> l<9:4> el<9:51>
n<> u<79> t<Non_port_module_item> p<80> c<78> l<9:4> el<9:51>
n<> u<80> t<Module_declaration> p<81> c<27> l<7:1> el<10:10>
n<> u<81> t<Description> p<82> c<80> l<7:1> el<10:10>
n<> u<82> t<Source_text> p<83> c<24> l<1:1> el<10:10>
n<> u<83> t<Top_level_rule> l<1:1> el<12:1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[WRN:PA0205] dut.sv:7: No timescale set for "prim_flop".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:7: Compile module "work@prim_flop".

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ParamOverloadProp/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ParamOverloadProp/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ParamOverloadProp/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@prim_flop (work@prim_flop) dut.sv:7:1: , endln:10:10, parent:work@top
  |vpiFullName:work@prim_flop
  |vpiParameter:
  \_parameter: (work@prim_flop.Width), line:8:18, endln:8:23, parent:work@prim_flop
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:8:14, endln:8:17, parent:work@prim_flop.Width
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:Width
    |vpiFullName:work@prim_flop.Width
  |vpiParameter:
  \_parameter: (work@prim_flop.ResetValue), line:9:32, endln:9:42, parent:work@prim_flop
    |vpiTypespec:
    \_logic_typespec: , line:9:14, endln:9:19, parent:work@prim_flop.ResetValue
      |vpiRange:
      \_range: , line:9:21, endln:9:30
        |vpiLeftRange:
        \_operation: , line:9:21, endln:9:28
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (Width), line:9:21, endln:9:26
            |vpiName:Width
          |vpiOperand:
          \_constant: , line:9:27, endln:9:28
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:9:29, endln:9:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:ResetValue
    |vpiFullName:work@prim_flop.ResetValue
  |vpiParamAssign:
  \_param_assign: , line:8:18, endln:8:27, parent:work@prim_flop
    |vpiRhs:
    \_constant: , line:8:26, endln:8:27
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:8:14, endln:8:17, parent:work@prim_flop.Width
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@prim_flop.Width), line:8:18, endln:8:23, parent:work@prim_flop
  |vpiParamAssign:
  \_param_assign: , line:9:32, endln:9:50, parent:work@prim_flop
    |vpiRhs:
    \_ref_obj: (Width), line:9:45, endln:9:50
      |vpiName:Width
    |vpiLhs:
    \_parameter: (work@prim_flop.ResetValue), line:9:32, endln:9:42, parent:work@prim_flop
  |vpiDefName:work@prim_flop
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:5:10, parent:work@top
  |vpiFullName:work@top
  |vpiDefName:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:5:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@prim_flop (work@top.u_prim_flop) dut.sv:2:4: , endln:4:20, parent:work@top
    |vpiName:u_prim_flop
    |vpiFullName:work@top.u_prim_flop
    |vpiParameter:
    \_parameter: (work@top.u_prim_flop.Width), line:8:18, endln:8:23, parent:work@top.u_prim_flop
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:8:14, endln:8:17, parent:work@top.u_prim_flop.Width
        |vpiSigned:1
      |vpiSigned:1
      |vpiName:Width
      |vpiFullName:work@top.u_prim_flop.Width
    |vpiParameter:
    \_parameter: (work@top.u_prim_flop.ResetValue), line:9:32, endln:9:42, parent:work@top.u_prim_flop
      |vpiTypespec:
      \_logic_typespec: , line:9:14, endln:9:19, parent:work@top.u_prim_flop.ResetValue
        |vpiRange:
        \_range: , line:9:21, endln:9:30
          |vpiLeftRange:
          \_operation: , line:9:21, endln:9:28
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@top.u_prim_flop.ResetValue.Width), line:9:21, endln:9:26
              |vpiName:Width
              |vpiFullName:work@top.u_prim_flop.ResetValue.Width
              |vpiActual:
              \_constant: , line:8:26, endln:8:27
                |vpiDecompile:22
                |vpiSize:32
                |UINT:22
                |vpiTypespec:
                \_int_typespec: , line:8:14, endln:8:17, parent:work@prim_flop.Width
                |vpiConstType:9
            |vpiOperand:
            \_constant: , line:9:27, endln:9:28
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:9:29, endln:9:30
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:ResetValue
      |vpiFullName:work@top.u_prim_flop.ResetValue
    |vpiParamAssign:
    \_param_assign: , line:8:18, endln:8:27, parent:work@top.u_prim_flop
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:8:26, endln:8:27
      |vpiLhs:
      \_parameter: (work@top.u_prim_flop.Width), line:8:18, endln:8:23, parent:work@top.u_prim_flop
    |vpiParamAssign:
    \_param_assign: , line:9:32, endln:9:50, parent:work@top.u_prim_flop
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:9:45, endln:9:50
        |vpiDecompile:22
        |vpiSize:22
        |UINT:22
        |vpiTypespec:
        \_logic_typespec: , line:9:14, endln:9:19, parent:work@prim_flop.ResetValue
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.u_prim_flop.ResetValue), line:9:32, endln:9:42, parent:work@top.u_prim_flop
    |vpiDefName:work@prim_flop
    |vpiDefFile:dut.sv
    |vpiDefLineNo:7
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:5:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv | ${SURELOG_DIR}/build/regression/ParamOverloadProp/roundtrip/dut_000.sv | 4 | 10 | 

