{"related:0xGst9UUzRgJ:scholar.google.com/&scioq=&hl=en&as_sdt=2005&sciodt=0,5":[{"title":"McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures","url":"https://dl.acm.org/doi/abs/10.1145/1669112.1669172","authors":["S Li","S Li JH Ahn","S Li JH Ahn RD Strong","S Li JH Ahn RD Strong JB Brockman…"],"year":2009,"numCitations":2436,"pdf":"http://perso.ens-lyon.fr/christophe.alias/evalM2/micro09b.pdf","citationUrl":"http://scholar.google.com/scholar?cites=1787107535278051795&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:0xGst9UUzRgJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=1787107535278051795&hl=en&as_sdt=0,5","publication":"dl.acm.org","p":1,"exp":1596897537701},{"title":"The gem5 simulator","url":"https://dl.acm.org/doi/abs/10.1145/2024716.2024718","authors":["N Binkert","N Binkert B Beckmann","N Binkert B Beckmann G Black","N Binkert B Beckmann G Black SK Reinhardt…"],"year":2011,"numCitations":3793,"pdf":"https://www.cse.wustl.edu/~roger/560M.f17/p1-binkert.pdf","citationUrl":"http://scholar.google.com/scholar?cites=5769943816602695435&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:C7eQqlT1ElAJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=5769943816602695435&hl=en&as_sdt=0,5","publication":"dl.acm.org"},{"title":"The McPAT framework for multicore and manycore architectures: Simultaneously modeling power, area, and timing","url":"https://dl.acm.org/doi/abs/10.1145/2445572.2445577","authors":["S Li","S Li JH Ahn","S Li JH Ahn RD Strong","S Li JH Ahn RD Strong JB Brockman…"],"year":2013,"numCitations":183,"pdf":"https://dl.acm.org/doi/pdf/10.1145/2445572.2445577","citationUrl":"http://scholar.google.com/scholar?cites=12991931070802094104&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:GOiEhXmcTLQJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=12991931070802094104&hl=en&as_sdt=0,5","publication":"dl.acm.org"},{"title":"McPAT 1.0: An integrated power, area, and timing modeling framework for multicore architectures","url":"http://www.hpl.hp.com/research/mcpat/McPATAlpha_TechRep.pdf","authors":["S Li","S Li JH Ahn","S Li JH Ahn JB Brockman","S Li JH Ahn JB Brockman NP Jouppi"],"year":2009,"numCitations":23,"pdf":"http://www.hpl.hp.com/research/mcpat/McPATAlpha_TechRep.pdf","citationUrl":"http://scholar.google.com/scholar?cites=11248255537643798454&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:tj8U0NDUGZwJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=11248255537643798454&hl=en&as_sdt=0,5","publication":"hpl.hp.com"},{"title":"Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation","url":"https://dl.acm.org/doi/abs/10.1145/2063384.2063454","authors":["TE Carlson","TE Carlson W Heirman","TE Carlson W Heirman L Eeckhout"],"year":2011,"numCitations":782,"pdf":"https://www.comp.nus.edu.sg/~tcarlson/pdfs/carlson2011etloafsaapms.pdf","citationUrl":"http://scholar.google.com/scholar?cites=13406189408930731247&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:75TrBj1aDLoJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=13406189408930731247&hl=en&as_sdt=0,5","publication":"dl.acm.org"},{"title":"An integrated power, area, and timing modeling framework for the design of multithreaded and multi/manycore architectures","url":"http://search.proquest.com/openview/c9ce4e71b9db1f4eef0df4605f54371b/1?pq-origsite=gscholar&cbl=18750&diss=y","authors":["S Li"],"year":2010,"numCitations":0,"relatedUrl":"http://scholar.google.com/scholar?q=related:UMLZqqnTLTQJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=3759893989593563728&hl=en&as_sdt=0,5","publication":"search.proquest.com"},{"title":"Dark silicon and the end of multicore scaling","url":"https://ieeexplore.ieee.org/abstract/document/6307773/","authors":["H Esmaeilzadeh","H Esmaeilzadeh E Blem","H Esmaeilzadeh E Blem RS Amant…"],"year":2011,"numCitations":1870,"pdf":"http://www.iuma.ulpgc.es/users/nunez/clases-micros-para-com/clases-mpc-slides-links/PH%20COD%20book%20ManyCore%20SMP%20OpenMP/ISCA11%20dark%20silicon%20the%20end%20of%20manycore%20era%20gpu%20etc.pdf","citationUrl":"http://scholar.google.com/scholar?cites=3204148923729524543&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:PzdZRnhsdywJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=3204148923729524543&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"},{"title":"The PARSEC benchmark suite: Characterization and architectural implications","url":"https://dl.acm.org/doi/abs/10.1145/1454115.1454128","authors":["C Bienia","C Bienia S Kumar","C Bienia S Kumar JP Singh","C Bienia S Kumar JP Singh K Li"],"year":2008,"numCitations":3575,"pdf":"http://parsec.cs.princeton.edu/publications/bienia08characterization.pdf","citationUrl":"http://scholar.google.com/scholar?cites=10965237662379785525&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:Nb3hv45ZLJgJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=10965237662379785525&hl=en&as_sdt=0,5","publication":"dl.acm.org"},{"title":"Memory-Based Structured Application Specific Integrated Circuit (ASIC) Study","url":"https://apps.dtic.mil/sti/citations/ADA499474","authors":["J Brockman","J Brockman P Kogge","J Brockman P Kogge M Niemier","J Brockman P Kogge M Niemier L Pileggi"],"year":2008,"numCitations":1,"pdf":"https://apps.dtic.mil/sti/pdfs/ADA499474.pdf","citationUrl":"http://scholar.google.com/scholar?cites=9971904495585213795&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:Yz16KU5SY4oJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=9971904495585213795&hl=en&as_sdt=0,5","publication":"apps.dtic.mil"},{"title":"HotSpot: A compact thermal modeling methodology for early-stage VLSI design","url":"https://ieeexplore.ieee.org/abstract/document/1650228/","authors":["W Huang","W Huang S Ghosh","W Huang S Ghosh S Velusamy…"],"year":2006,"numCitations":1032,"pdf":"http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.73.9918&rep=rep1&type=pdf","citationUrl":"http://scholar.google.com/scholar?cites=8670156121973401772&as_sdt=2005&sciodt=0,5&hl=en","relatedUrl":"http://scholar.google.com/scholar?q=related:rChndQ6VUngJ:scholar.google.com/&scioq=&hl=en&as_sdt=0,5","urlVersionsList":"http://scholar.google.com/scholar?cluster=8670156121973401772&hl=en&as_sdt=0,5","publication":"ieeexplore.ieee.org"}]}