//
// Generated by Bluespec Compiler, version 2012.01.A (build 26572, 2012-01-17)
//
// On Sat May 17 23:18:26 IDT 2014
//
// Method conflict info:
// Method: enq0
// Conflict-free: first0,
// 	       deq0,
// 	       enq1,
// 	       first1,
// 	       deq1,
// 	       enq2,
// 	       first2,
// 	       deq2,
// 	       enq3,
// 	       first3,
// 	       deq3
// Conflicts: enq0
//
// Method: first0
// Conflict-free: enq0,
// 	       first0,
// 	       deq0,
// 	       enq1,
// 	       first1,
// 	       deq1,
// 	       enq2,
// 	       first2,
// 	       deq2,
// 	       enq3,
// 	       first3,
// 	       deq3
//
// Method: deq0
// Conflict-free: enq0,
// 	       first0,
// 	       enq1,
// 	       first1,
// 	       deq1,
// 	       enq2,
// 	       first2,
// 	       deq2,
// 	       enq3,
// 	       first3,
// 	       deq3
// Conflicts: deq0
//
// Method: enq1
// Conflict-free: enq0,
// 	       first0,
// 	       deq0,
// 	       first1,
// 	       deq1,
// 	       enq2,
// 	       first2,
// 	       deq2,
// 	       enq3,
// 	       first3,
// 	       deq3
// Conflicts: enq1
//
// Method: first1
// Conflict-free: enq0,
// 	       first0,
// 	       deq0,
// 	       enq1,
// 	       first1,
// 	       deq1,
// 	       enq2,
// 	       first2,
// 	       deq2,
// 	       enq3,
// 	       first3,
// 	       deq3
//
// Method: deq1
// Conflict-free: enq0,
// 	       first0,
// 	       deq0,
// 	       enq1,
// 	       first1,
// 	       enq2,
// 	       first2,
// 	       deq2,
// 	       enq3,
// 	       first3,
// 	       deq3
// Conflicts: deq1
//
// Method: enq2
// Conflict-free: enq0,
// 	       first0,
// 	       deq0,
// 	       enq1,
// 	       first1,
// 	       deq1,
// 	       first2,
// 	       deq2,
// 	       enq3,
// 	       first3,
// 	       deq3
// Conflicts: enq2
//
// Method: first2
// Conflict-free: enq0,
// 	       first0,
// 	       deq0,
// 	       enq1,
// 	       first1,
// 	       deq1,
// 	       enq2,
// 	       first2,
// 	       deq2,
// 	       enq3,
// 	       first3,
// 	       deq3
//
// Method: deq2
// Conflict-free: enq0,
// 	       first0,
// 	       deq0,
// 	       enq1,
// 	       first1,
// 	       deq1,
// 	       enq2,
// 	       first2,
// 	       enq3,
// 	       first3,
// 	       deq3
// Conflicts: deq2
//
// Method: enq3
// Conflict-free: enq0,
// 	       first0,
// 	       deq0,
// 	       enq1,
// 	       first1,
// 	       deq1,
// 	       enq2,
// 	       first2,
// 	       deq2,
// 	       first3,
// 	       deq3
// Conflicts: enq3
//
// Method: first3
// Conflict-free: enq0,
// 	       first0,
// 	       deq0,
// 	       enq1,
// 	       first1,
// 	       deq1,
// 	       enq2,
// 	       first2,
// 	       deq2,
// 	       enq3,
// 	       first3,
// 	       deq3
//
// Method: deq3
// Conflict-free: enq0,
// 	       first0,
// 	       deq0,
// 	       enq1,
// 	       first1,
// 	       deq1,
// 	       enq2,
// 	       first2,
// 	       deq2,
// 	       enq3,
// 	       first3
// Conflicts: deq3
//
//
// Ports:
// Name                         I/O  size props
// RDY_enq0                       O     1
// first0                         O    34
// RDY_first0                     O     1
// RDY_deq0                       O     1
// RDY_enq1                       O     1
// first1                         O    34
// RDY_first1                     O     1
// RDY_deq1                       O     1
// RDY_enq2                       O     1
// first2                         O    34
// RDY_first2                     O     1
// RDY_deq2                       O     1
// RDY_enq3                       O     1
// first3                         O    34
// RDY_first3                     O     1
// RDY_deq3                       O     1
// CLK                            I     1 clock
// RST_N                          I     1 reset
// enq0_packet                    I    34 reg
// enq1_packet                    I    34 reg
// enq2_packet                    I    34 reg
// enq3_packet                    I    34 reg
// EN_enq0                        I     1
// EN_deq0                        I     1
// EN_enq1                        I     1
// EN_deq1                        I     1
// EN_enq2                        I     1
// EN_deq2                        I     1
// EN_enq3                        I     1
// EN_deq3                        I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
`define BSV_ASSIGNMENT_DELAY
`endif

module mkRingWith4Nodes_Synth(CLK,
			      RST_N,

			      enq0_packet,
			      EN_enq0,
			      RDY_enq0,

			      first0,
			      RDY_first0,

			      EN_deq0,
			      RDY_deq0,

			      enq1_packet,
			      EN_enq1,
			      RDY_enq1,

			      first1,
			      RDY_first1,

			      EN_deq1,
			      RDY_deq1,

			      enq2_packet,
			      EN_enq2,
			      RDY_enq2,

			      first2,
			      RDY_first2,

			      EN_deq2,
			      RDY_deq2,

			      enq3_packet,
			      EN_enq3,
			      RDY_enq3,

			      first3,
			      RDY_first3,

			      EN_deq3,
			      RDY_deq3);
  input  CLK;
  input  RST_N;

  // action method enq0
  input  [33 : 0] enq0_packet;
  input  EN_enq0;
  output RDY_enq0;

  // value method first0
  output [33 : 0] first0;
  output RDY_first0;

  // action method deq0
  input  EN_deq0;
  output RDY_deq0;

  // action method enq1
  input  [33 : 0] enq1_packet;
  input  EN_enq1;
  output RDY_enq1;

  // value method first1
  output [33 : 0] first1;
  output RDY_first1;

  // action method deq1
  input  EN_deq1;
  output RDY_deq1;

  // action method enq2
  input  [33 : 0] enq2_packet;
  input  EN_enq2;
  output RDY_enq2;

  // value method first2
  output [33 : 0] first2;
  output RDY_first2;

  // action method deq2
  input  EN_deq2;
  output RDY_deq2;

  // action method enq3
  input  [33 : 0] enq3_packet;
  input  EN_enq3;
  output RDY_enq3;

  // value method first3
  output [33 : 0] first3;
  output RDY_first3;

  // action method deq3
  input  EN_deq3;
  output RDY_deq3;

  // signals for module outputs
  reg [33 : 0] first0, first1, first2, first3;
  wire RDY_deq0,
       RDY_deq1,
       RDY_deq2,
       RDY_deq3,
       RDY_enq0,
       RDY_enq1,
       RDY_enq2,
       RDY_enq3,
       RDY_first0,
       RDY_first1,
       RDY_first2,
       RDY_first3;

  // inlined wires
  reg [18 : 0] nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_wires$wget,
	       nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_wires$wget,
	       nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_wires$wget,
	       nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_wires$wget;
  wire [20 : 0] nodeVector_0_crossbar_level0Dn_inPortUp_rw_enq$wget,
		nodeVector_0_crossbar_level0Dn_outPortDn_rw_enq$wget,
		nodeVector_0_crossbar_level0Dn_outPortUp_rw_enq$wget,
		nodeVector_0_crossbar_level0Dn_wireInDnReq$wget,
		nodeVector_0_crossbar_level0Dn_wireInUpReq$wget,
		nodeVector_0_crossbar_level0Up_inPortDn_rw_enq$wget,
		nodeVector_0_crossbar_level0Up_inPortUp_rw_enq$wget,
		nodeVector_0_crossbar_level0Up_outPortDn_rw_enq$wget,
		nodeVector_0_crossbar_level0Up_outPortUp_rw_enq$wget,
		nodeVector_0_crossbar_level0Up_wireInDnReq$wget,
		nodeVector_0_crossbar_level0Up_wireInUpReq$wget,
		nodeVector_0_crossbar_level1Dn_outPortDn_rw_enq$wget,
		nodeVector_0_crossbar_level1Dn_outPortUp_rw_enq$wget,
		nodeVector_0_crossbar_level1Dn_wireInDnReq$wget,
		nodeVector_0_crossbar_level1Dn_wireInUpReq$wget,
		nodeVector_0_crossbar_level1Up_outPortDn_rw_enq$wget,
		nodeVector_0_crossbar_level1Up_outPortUp_rw_enq$wget,
		nodeVector_0_crossbar_level1Up_wireInDnReq$wget,
		nodeVector_0_crossbar_level1Up_wireInUpReq$wget,
		nodeVector_1_crossbar_level0Dn_inPortUp_rw_enq$wget,
		nodeVector_1_crossbar_level0Dn_outPortDn_rw_enq$wget,
		nodeVector_1_crossbar_level0Dn_outPortUp_rw_enq$wget,
		nodeVector_1_crossbar_level0Dn_wireInDnReq$wget,
		nodeVector_1_crossbar_level0Dn_wireInUpReq$wget,
		nodeVector_1_crossbar_level0Up_inPortDn_rw_enq$wget,
		nodeVector_1_crossbar_level0Up_inPortUp_rw_enq$wget,
		nodeVector_1_crossbar_level0Up_outPortDn_rw_enq$wget,
		nodeVector_1_crossbar_level0Up_outPortUp_rw_enq$wget,
		nodeVector_1_crossbar_level0Up_wireInDnReq$wget,
		nodeVector_1_crossbar_level0Up_wireInUpReq$wget,
		nodeVector_1_crossbar_level1Dn_outPortDn_rw_enq$wget,
		nodeVector_1_crossbar_level1Dn_outPortUp_rw_enq$wget,
		nodeVector_1_crossbar_level1Dn_wireInDnReq$wget,
		nodeVector_1_crossbar_level1Dn_wireInUpReq$wget,
		nodeVector_1_crossbar_level1Up_outPortDn_rw_enq$wget,
		nodeVector_1_crossbar_level1Up_outPortUp_rw_enq$wget,
		nodeVector_1_crossbar_level1Up_wireInDnReq$wget,
		nodeVector_1_crossbar_level1Up_wireInUpReq$wget,
		nodeVector_2_crossbar_level0Dn_inPortUp_rw_enq$wget,
		nodeVector_2_crossbar_level0Dn_outPortDn_rw_enq$wget,
		nodeVector_2_crossbar_level0Dn_outPortUp_rw_enq$wget,
		nodeVector_2_crossbar_level0Dn_wireInDnReq$wget,
		nodeVector_2_crossbar_level0Dn_wireInUpReq$wget,
		nodeVector_2_crossbar_level0Up_inPortDn_rw_enq$wget,
		nodeVector_2_crossbar_level0Up_inPortUp_rw_enq$wget,
		nodeVector_2_crossbar_level0Up_outPortDn_rw_enq$wget,
		nodeVector_2_crossbar_level0Up_outPortUp_rw_enq$wget,
		nodeVector_2_crossbar_level0Up_wireInDnReq$wget,
		nodeVector_2_crossbar_level0Up_wireInUpReq$wget,
		nodeVector_2_crossbar_level1Dn_outPortDn_rw_enq$wget,
		nodeVector_2_crossbar_level1Dn_outPortUp_rw_enq$wget,
		nodeVector_2_crossbar_level1Dn_wireInDnReq$wget,
		nodeVector_2_crossbar_level1Dn_wireInUpReq$wget,
		nodeVector_2_crossbar_level1Up_outPortDn_rw_enq$wget,
		nodeVector_2_crossbar_level1Up_outPortUp_rw_enq$wget,
		nodeVector_2_crossbar_level1Up_wireInDnReq$wget,
		nodeVector_2_crossbar_level1Up_wireInUpReq$wget,
		nodeVector_3_crossbar_level0Dn_inPortUp_rw_enq$wget,
		nodeVector_3_crossbar_level0Dn_outPortDn_rw_enq$wget,
		nodeVector_3_crossbar_level0Dn_outPortUp_rw_enq$wget,
		nodeVector_3_crossbar_level0Dn_wireInDnReq$wget,
		nodeVector_3_crossbar_level0Dn_wireInUpReq$wget,
		nodeVector_3_crossbar_level0Up_inPortDn_rw_enq$wget,
		nodeVector_3_crossbar_level0Up_inPortUp_rw_enq$wget,
		nodeVector_3_crossbar_level0Up_outPortDn_rw_enq$wget,
		nodeVector_3_crossbar_level0Up_outPortUp_rw_enq$wget,
		nodeVector_3_crossbar_level0Up_wireInDnReq$wget,
		nodeVector_3_crossbar_level0Up_wireInUpReq$wget,
		nodeVector_3_crossbar_level1Dn_outPortDn_rw_enq$wget,
		nodeVector_3_crossbar_level1Dn_outPortUp_rw_enq$wget,
		nodeVector_3_crossbar_level1Dn_wireInDnReq$wget,
		nodeVector_3_crossbar_level1Dn_wireInUpReq$wget,
		nodeVector_3_crossbar_level1Up_outPortDn_rw_enq$wget,
		nodeVector_3_crossbar_level1Up_outPortUp_rw_enq$wget,
		nodeVector_3_crossbar_level1Up_wireInDnReq$wget,
		nodeVector_3_crossbar_level1Up_wireInUpReq$wget;
  wire [7 : 0] nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_outData$wget,
	       nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_outData$wget,
	       nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_outData$wget,
	       nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_outData$wget,
	       nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_outData$wget,
	       nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_outData$wget,
	       nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_outData$wget,
	       nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_outData$wget,
	       nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_outData$wget,
	       nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_outData$wget,
	       nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_outData$wget,
	       nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_outData$wget;
  wire [5 : 0] nodeVector_0_flitToPacket_cam_wires$wget,
	       nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wget,
	       nodeVector_1_flitToPacket_cam_wires$wget,
	       nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wget,
	       nodeVector_2_flitToPacket_cam_wires$wget,
	       nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wget,
	       nodeVector_3_flitToPacket_cam_wires$wget,
	       nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wget;
  wire [4 : 0] nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_wires$wget,
	       nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_wires$wget,
	       nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget,
	       nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget,
	       nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_wires$wget,
	       nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_wires$wget,
	       nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget,
	       nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget,
	       nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_wires$wget,
	       nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_wires$wget,
	       nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget,
	       nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget,
	       nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_wires$wget,
	       nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_wires$wget,
	       nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget,
	       nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget,
	       nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_wires$wget,
	       nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_wires$wget,
	       nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget,
	       nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget,
	       nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_wires$wget,
	       nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_wires$wget,
	       nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget,
	       nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget,
	       nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_wires$wget,
	       nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_wires$wget,
	       nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget,
	       nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget,
	       nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_wires$wget,
	       nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_wires$wget,
	       nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget,
	       nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget;
  wire [3 : 0] nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_wires$wget,
	       nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_wires$wget,
	       nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_wires$wget,
	       nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_wires$wget,
	       nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_wires$wget,
	       nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_wires$wget,
	       nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_wires$wget,
	       nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_wires$wget,
	       nodeVector_0_flitToPacket_packetFifo_fifo_deqP_wires$wget,
	       nodeVector_0_flitToPacket_packetFifo_fifo_enqP_wires$wget,
	       nodeVector_0_packetToFlit_flitFifo_deqP_wires$wget,
	       nodeVector_0_packetToFlit_flitFifo_enqP_wires$wget,
	       nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_wires$wget,
	       nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_wires$wget,
	       nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_wires$wget,
	       nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_wires$wget,
	       nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_wires$wget,
	       nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_wires$wget,
	       nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_wires$wget,
	       nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_wires$wget,
	       nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_wires$wget,
	       nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_wires$wget,
	       nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_wires$wget,
	       nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_wires$wget,
	       nodeVector_1_flitToPacket_packetFifo_fifo_deqP_wires$wget,
	       nodeVector_1_flitToPacket_packetFifo_fifo_enqP_wires$wget,
	       nodeVector_1_packetToFlit_flitFifo_deqP_wires$wget,
	       nodeVector_1_packetToFlit_flitFifo_enqP_wires$wget,
	       nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_wires$wget,
	       nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_wires$wget,
	       nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_wires$wget,
	       nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_wires$wget,
	       nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_wires$wget,
	       nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_wires$wget,
	       nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_wires$wget,
	       nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_wires$wget,
	       nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_wires$wget,
	       nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_wires$wget,
	       nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_wires$wget,
	       nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_wires$wget,
	       nodeVector_2_flitToPacket_packetFifo_fifo_deqP_wires$wget,
	       nodeVector_2_flitToPacket_packetFifo_fifo_enqP_wires$wget,
	       nodeVector_2_packetToFlit_flitFifo_deqP_wires$wget,
	       nodeVector_2_packetToFlit_flitFifo_enqP_wires$wget,
	       nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_wires$wget,
	       nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_wires$wget,
	       nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_wires$wget,
	       nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_wires$wget,
	       nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_wires$wget,
	       nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_wires$wget,
	       nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_wires$wget,
	       nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_wires$wget,
	       nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_wires$wget,
	       nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_wires$wget,
	       nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_wires$wget,
	       nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_wires$wget,
	       nodeVector_3_flitToPacket_packetFifo_fifo_deqP_wires$wget,
	       nodeVector_3_flitToPacket_packetFifo_fifo_enqP_wires$wget,
	       nodeVector_3_packetToFlit_flitFifo_deqP_wires$wget,
	       nodeVector_3_packetToFlit_flitFifo_enqP_wires$wget,
	       nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_wires$wget,
	       nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_wires$wget,
	       nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_wires$wget,
	       nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_wires$wget;
  wire [2 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_tempData_wires$wget,
	       nodeVector_1_flitToPacket_indexPool_indexFifo_tempData_wires$wget,
	       nodeVector_2_flitToPacket_indexPool_indexFifo_tempData_wires$wget,
	       nodeVector_3_flitToPacket_indexPool_indexFifo_tempData_wires$wget;
  wire [1 : 0] nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1_1$wget,
	       nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1_1$wget,
	       nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1_1$wget,
	       nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1_1$wget,
	       nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1_1$wget,
	       nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1_1$wget,
	       nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1_1$wget,
	       nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1_1$wget,
	       nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1_1$wget,
	       nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1_1$wget,
	       nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1_1$wget,
	       nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1_1$wget;
  wire nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_wires_2$whas,
       nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_wires$whas,
       nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_wires_2$whas,
       nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_wires$whas,
       nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_wires_2$whas,
       nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_wires$whas,
       nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_wires_2$whas,
       nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_wires$whas,
       nodeVector_0_crossbar_level0Dn_inPortDn_pw_deq$whas,
       nodeVector_0_crossbar_level0Dn_inPortUp_pw_deq$whas,
       nodeVector_0_crossbar_level0Dn_outPortDn_rw_enq$whas,
       nodeVector_0_crossbar_level0Dn_outPortUp_rw_enq$whas,
       nodeVector_0_crossbar_level0Up_inPortDn_pw_deq$whas,
       nodeVector_0_crossbar_level0Up_inPortUp_pw_deq$whas,
       nodeVector_0_crossbar_level0Up_outPortDn_rw_enq$whas,
       nodeVector_0_crossbar_level0Up_outPortUp_rw_enq$whas,
       nodeVector_0_crossbar_level1Dn_inPortDn_pw_deq$whas,
       nodeVector_0_crossbar_level1Dn_inPortUp_pw_deq$whas,
       nodeVector_0_crossbar_level1Dn_outPortDn_rw_enq$whas,
       nodeVector_0_crossbar_level1Dn_outPortUp_rw_enq$whas,
       nodeVector_0_crossbar_level1Up_inPortDn_pw_deq$whas,
       nodeVector_0_crossbar_level1Up_inPortUp_pw_deq$whas,
       nodeVector_0_crossbar_level1Up_outPortDn_rw_enq$whas,
       nodeVector_0_crossbar_level1Up_outPortUp_rw_enq$whas,
       nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas,
       nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_wires$whas,
       nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas,
       nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_wires$whas,
       nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas,
       nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_wires$whas,
       nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas,
       nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_wires$whas,
       nodeVector_0_flitToPacket_cam_wires$whas,
       nodeVector_0_flitToPacket_cam_wires_1_1$whas,
       nodeVector_0_flitToPacket_cam_wires_2$whas,
       nodeVector_0_flitToPacket_cam_wires_3$whas,
       nodeVector_0_flitToPacket_cam_wires_4$whas,
       nodeVector_0_flitToPacket_cam_wires_5$whas,
       nodeVector_0_flitToPacket_cam_wires_6$whas,
       nodeVector_0_flitToPacket_cam_wires_7$whas,
       nodeVector_0_flitToPacket_flitsCounter_increment_called$whas,
       nodeVector_0_flitToPacket_flitsCounter_increment_called_1$whas,
       nodeVector_0_flitToPacket_flitsCounter_increment_called_2$whas,
       nodeVector_0_flitToPacket_flitsCounter_increment_called_3$whas,
       nodeVector_0_flitToPacket_flitsCounter_increment_called_4$whas,
       nodeVector_0_flitToPacket_flitsCounter_increment_called_5$whas,
       nodeVector_0_flitToPacket_flitsCounter_increment_called_6$whas,
       nodeVector_0_flitToPacket_flitsCounter_increment_called_7$whas,
       nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_wires_2$whas,
       nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_wires$whas,
       nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_wires_2$whas,
       nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_wires$whas,
       nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt_1$whas,
       nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas,
       nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_outData$whas,
       nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt_1$whas,
       nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas,
       nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_outData$whas,
       nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt_1$whas,
       nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas,
       nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_outData$whas,
       nodeVector_0_packetToFlit_packetFifo_pw_deq$whas,
       nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas,
       nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_wires$whas,
       nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas,
       nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_wires$whas,
       nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas,
       nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_wires$whas,
       nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas,
       nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_wires$whas,
       nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_wires_2$whas,
       nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_wires$whas,
       nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_wires_2$whas,
       nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_wires$whas,
       nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_wires_2$whas,
       nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_wires$whas,
       nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_wires_2$whas,
       nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_wires$whas,
       nodeVector_1_crossbar_level0Dn_inPortDn_pw_deq$whas,
       nodeVector_1_crossbar_level0Dn_inPortUp_pw_deq$whas,
       nodeVector_1_crossbar_level0Dn_outPortDn_rw_enq$whas,
       nodeVector_1_crossbar_level0Dn_outPortUp_rw_enq$whas,
       nodeVector_1_crossbar_level0Up_inPortDn_pw_deq$whas,
       nodeVector_1_crossbar_level0Up_inPortUp_pw_deq$whas,
       nodeVector_1_crossbar_level0Up_outPortDn_rw_enq$whas,
       nodeVector_1_crossbar_level0Up_outPortUp_rw_enq$whas,
       nodeVector_1_crossbar_level1Dn_inPortDn_pw_deq$whas,
       nodeVector_1_crossbar_level1Dn_inPortUp_pw_deq$whas,
       nodeVector_1_crossbar_level1Dn_outPortDn_rw_enq$whas,
       nodeVector_1_crossbar_level1Dn_outPortUp_rw_enq$whas,
       nodeVector_1_crossbar_level1Up_inPortDn_pw_deq$whas,
       nodeVector_1_crossbar_level1Up_inPortUp_pw_deq$whas,
       nodeVector_1_crossbar_level1Up_outPortDn_rw_enq$whas,
       nodeVector_1_crossbar_level1Up_outPortUp_rw_enq$whas,
       nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas,
       nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_wires$whas,
       nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas,
       nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_wires$whas,
       nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas,
       nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_wires$whas,
       nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas,
       nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_wires$whas,
       nodeVector_1_flitToPacket_cam_wires$whas,
       nodeVector_1_flitToPacket_cam_wires_1_1$whas,
       nodeVector_1_flitToPacket_cam_wires_2$whas,
       nodeVector_1_flitToPacket_cam_wires_3$whas,
       nodeVector_1_flitToPacket_cam_wires_4$whas,
       nodeVector_1_flitToPacket_cam_wires_5$whas,
       nodeVector_1_flitToPacket_cam_wires_6$whas,
       nodeVector_1_flitToPacket_cam_wires_7$whas,
       nodeVector_1_flitToPacket_flitsCounter_increment_called$whas,
       nodeVector_1_flitToPacket_flitsCounter_increment_called_1$whas,
       nodeVector_1_flitToPacket_flitsCounter_increment_called_2$whas,
       nodeVector_1_flitToPacket_flitsCounter_increment_called_3$whas,
       nodeVector_1_flitToPacket_flitsCounter_increment_called_4$whas,
       nodeVector_1_flitToPacket_flitsCounter_increment_called_5$whas,
       nodeVector_1_flitToPacket_flitsCounter_increment_called_6$whas,
       nodeVector_1_flitToPacket_flitsCounter_increment_called_7$whas,
       nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_wires_2$whas,
       nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_wires$whas,
       nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_wires_2$whas,
       nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_wires$whas,
       nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt_1$whas,
       nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas,
       nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_outData$whas,
       nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt_1$whas,
       nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas,
       nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_outData$whas,
       nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt_1$whas,
       nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas,
       nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_outData$whas,
       nodeVector_1_packetToFlit_packetFifo_pw_deq$whas,
       nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas,
       nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_wires$whas,
       nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas,
       nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_wires$whas,
       nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas,
       nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_wires$whas,
       nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas,
       nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_wires$whas,
       nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_wires_2$whas,
       nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_wires$whas,
       nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_wires_2$whas,
       nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_wires$whas,
       nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_wires_2$whas,
       nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_wires$whas,
       nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_wires_2$whas,
       nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_wires$whas,
       nodeVector_2_crossbar_level0Dn_inPortDn_pw_deq$whas,
       nodeVector_2_crossbar_level0Dn_inPortUp_pw_deq$whas,
       nodeVector_2_crossbar_level0Dn_outPortDn_rw_enq$whas,
       nodeVector_2_crossbar_level0Dn_outPortUp_rw_enq$whas,
       nodeVector_2_crossbar_level0Up_inPortDn_pw_deq$whas,
       nodeVector_2_crossbar_level0Up_inPortUp_pw_deq$whas,
       nodeVector_2_crossbar_level0Up_outPortDn_rw_enq$whas,
       nodeVector_2_crossbar_level0Up_outPortUp_rw_enq$whas,
       nodeVector_2_crossbar_level1Dn_inPortDn_pw_deq$whas,
       nodeVector_2_crossbar_level1Dn_inPortUp_pw_deq$whas,
       nodeVector_2_crossbar_level1Dn_outPortDn_rw_enq$whas,
       nodeVector_2_crossbar_level1Dn_outPortUp_rw_enq$whas,
       nodeVector_2_crossbar_level1Up_inPortDn_pw_deq$whas,
       nodeVector_2_crossbar_level1Up_inPortUp_pw_deq$whas,
       nodeVector_2_crossbar_level1Up_outPortDn_rw_enq$whas,
       nodeVector_2_crossbar_level1Up_outPortUp_rw_enq$whas,
       nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas,
       nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_wires$whas,
       nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas,
       nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_wires$whas,
       nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas,
       nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_wires$whas,
       nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas,
       nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_wires$whas,
       nodeVector_2_flitToPacket_cam_wires$whas,
       nodeVector_2_flitToPacket_cam_wires_1_1$whas,
       nodeVector_2_flitToPacket_cam_wires_2$whas,
       nodeVector_2_flitToPacket_cam_wires_3$whas,
       nodeVector_2_flitToPacket_cam_wires_4$whas,
       nodeVector_2_flitToPacket_cam_wires_5$whas,
       nodeVector_2_flitToPacket_cam_wires_6$whas,
       nodeVector_2_flitToPacket_cam_wires_7$whas,
       nodeVector_2_flitToPacket_flitsCounter_increment_called$whas,
       nodeVector_2_flitToPacket_flitsCounter_increment_called_1$whas,
       nodeVector_2_flitToPacket_flitsCounter_increment_called_2$whas,
       nodeVector_2_flitToPacket_flitsCounter_increment_called_3$whas,
       nodeVector_2_flitToPacket_flitsCounter_increment_called_4$whas,
       nodeVector_2_flitToPacket_flitsCounter_increment_called_5$whas,
       nodeVector_2_flitToPacket_flitsCounter_increment_called_6$whas,
       nodeVector_2_flitToPacket_flitsCounter_increment_called_7$whas,
       nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_wires_2$whas,
       nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_wires$whas,
       nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_wires_2$whas,
       nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_wires$whas,
       nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt_1$whas,
       nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas,
       nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_outData$whas,
       nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt_1$whas,
       nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas,
       nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_outData$whas,
       nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt_1$whas,
       nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas,
       nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_outData$whas,
       nodeVector_2_packetToFlit_packetFifo_pw_deq$whas,
       nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas,
       nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_wires$whas,
       nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas,
       nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_wires$whas,
       nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas,
       nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_wires$whas,
       nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas,
       nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_wires$whas,
       nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_wires_2$whas,
       nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_wires$whas,
       nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_wires_2$whas,
       nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_wires$whas,
       nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_wires_2$whas,
       nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_wires$whas,
       nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_wires_2$whas,
       nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_wires$whas,
       nodeVector_3_crossbar_level0Dn_inPortDn_pw_deq$whas,
       nodeVector_3_crossbar_level0Dn_inPortUp_pw_deq$whas,
       nodeVector_3_crossbar_level0Dn_outPortDn_rw_enq$whas,
       nodeVector_3_crossbar_level0Dn_outPortUp_rw_enq$whas,
       nodeVector_3_crossbar_level0Up_inPortDn_pw_deq$whas,
       nodeVector_3_crossbar_level0Up_inPortUp_pw_deq$whas,
       nodeVector_3_crossbar_level0Up_outPortDn_rw_enq$whas,
       nodeVector_3_crossbar_level0Up_outPortUp_rw_enq$whas,
       nodeVector_3_crossbar_level1Dn_inPortDn_pw_deq$whas,
       nodeVector_3_crossbar_level1Dn_inPortUp_pw_deq$whas,
       nodeVector_3_crossbar_level1Dn_outPortDn_rw_enq$whas,
       nodeVector_3_crossbar_level1Dn_outPortUp_rw_enq$whas,
       nodeVector_3_crossbar_level1Up_inPortDn_pw_deq$whas,
       nodeVector_3_crossbar_level1Up_inPortUp_pw_deq$whas,
       nodeVector_3_crossbar_level1Up_outPortDn_rw_enq$whas,
       nodeVector_3_crossbar_level1Up_outPortUp_rw_enq$whas,
       nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas,
       nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_wires$whas,
       nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas,
       nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_wires$whas,
       nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas,
       nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_wires$whas,
       nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas,
       nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_wires$whas,
       nodeVector_3_flitToPacket_cam_wires$whas,
       nodeVector_3_flitToPacket_cam_wires_1_1$whas,
       nodeVector_3_flitToPacket_cam_wires_2$whas,
       nodeVector_3_flitToPacket_cam_wires_3$whas,
       nodeVector_3_flitToPacket_cam_wires_4$whas,
       nodeVector_3_flitToPacket_cam_wires_5$whas,
       nodeVector_3_flitToPacket_cam_wires_6$whas,
       nodeVector_3_flitToPacket_cam_wires_7$whas,
       nodeVector_3_flitToPacket_flitsCounter_increment_called$whas,
       nodeVector_3_flitToPacket_flitsCounter_increment_called_1$whas,
       nodeVector_3_flitToPacket_flitsCounter_increment_called_2$whas,
       nodeVector_3_flitToPacket_flitsCounter_increment_called_3$whas,
       nodeVector_3_flitToPacket_flitsCounter_increment_called_4$whas,
       nodeVector_3_flitToPacket_flitsCounter_increment_called_5$whas,
       nodeVector_3_flitToPacket_flitsCounter_increment_called_6$whas,
       nodeVector_3_flitToPacket_flitsCounter_increment_called_7$whas,
       nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_wires_2$whas,
       nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_wires$whas,
       nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_wires_2$whas,
       nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_wires$whas,
       nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt_1$whas,
       nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas,
       nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_outData$whas,
       nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt_1$whas,
       nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas,
       nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_outData$whas,
       nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt_1$whas,
       nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas,
       nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_outData$whas,
       nodeVector_3_packetToFlit_packetFifo_pw_deq$whas,
       nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas,
       nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_wires$whas,
       nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas,
       nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_wires$whas,
       nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas,
       nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_wires$whas,
       nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas,
       nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_wires$whas;

  // register nodeVector_0_clientVcFifo_arbiter_priority_vector
  reg [1 : 0] nodeVector_0_clientVcFifo_arbiter_priority_vector;
  wire [1 : 0] nodeVector_0_clientVcFifo_arbiter_priority_vector$D_IN;
  wire nodeVector_0_clientVcFifo_arbiter_priority_vector$EN;

  // register nodeVector_0_clientVcFifo_vcFifoArr_0_data
  reg [18 : 0] nodeVector_0_clientVcFifo_vcFifoArr_0_data;
  wire [18 : 0] nodeVector_0_clientVcFifo_vcFifoArr_0_data$D_IN;
  wire nodeVector_0_clientVcFifo_vcFifoArr_0_data$EN;

  // register nodeVector_0_clientVcFifo_vcFifoArr_0_data_1
  reg [18 : 0] nodeVector_0_clientVcFifo_vcFifoArr_0_data_1;
  wire [18 : 0] nodeVector_0_clientVcFifo_vcFifoArr_0_data_1$D_IN;
  wire nodeVector_0_clientVcFifo_vcFifoArr_0_data_1$EN;

  // register nodeVector_0_clientVcFifo_vcFifoArr_0_data_2
  reg [18 : 0] nodeVector_0_clientVcFifo_vcFifoArr_0_data_2;
  wire [18 : 0] nodeVector_0_clientVcFifo_vcFifoArr_0_data_2$D_IN;
  wire nodeVector_0_clientVcFifo_vcFifoArr_0_data_2$EN;

  // register nodeVector_0_clientVcFifo_vcFifoArr_0_data_3
  reg [18 : 0] nodeVector_0_clientVcFifo_vcFifoArr_0_data_3;
  wire [18 : 0] nodeVector_0_clientVcFifo_vcFifoArr_0_data_3$D_IN;
  wire nodeVector_0_clientVcFifo_vcFifoArr_0_data_3$EN;

  // register nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_r
  reg nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_r;
  wire nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_r$D_IN,
       nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_r$EN;

  // register nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r
  reg [3 : 0] nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r;
  wire [3 : 0] nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r$D_IN;
  wire nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r$EN;

  // register nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_r
  reg nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_r;
  wire nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_r$D_IN,
       nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_r$EN;

  // register nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_r
  reg [3 : 0] nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_r;
  wire [3 : 0] nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_r$D_IN;
  wire nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_r$EN;

  // register nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_r
  reg [18 : 0] nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_r;
  wire [18 : 0] nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_r$D_IN;
  wire nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_r$EN;

  // register nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_r
  reg [4 : 0] nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_r;
  wire [4 : 0] nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
  wire nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_r$EN;

  // register nodeVector_0_clientVcFifo_vcFifoArr_1_data
  reg [18 : 0] nodeVector_0_clientVcFifo_vcFifoArr_1_data;
  wire [18 : 0] nodeVector_0_clientVcFifo_vcFifoArr_1_data$D_IN;
  wire nodeVector_0_clientVcFifo_vcFifoArr_1_data$EN;

  // register nodeVector_0_clientVcFifo_vcFifoArr_1_data_1
  reg [18 : 0] nodeVector_0_clientVcFifo_vcFifoArr_1_data_1;
  wire [18 : 0] nodeVector_0_clientVcFifo_vcFifoArr_1_data_1$D_IN;
  wire nodeVector_0_clientVcFifo_vcFifoArr_1_data_1$EN;

  // register nodeVector_0_clientVcFifo_vcFifoArr_1_data_2
  reg [18 : 0] nodeVector_0_clientVcFifo_vcFifoArr_1_data_2;
  wire [18 : 0] nodeVector_0_clientVcFifo_vcFifoArr_1_data_2$D_IN;
  wire nodeVector_0_clientVcFifo_vcFifoArr_1_data_2$EN;

  // register nodeVector_0_clientVcFifo_vcFifoArr_1_data_3
  reg [18 : 0] nodeVector_0_clientVcFifo_vcFifoArr_1_data_3;
  wire [18 : 0] nodeVector_0_clientVcFifo_vcFifoArr_1_data_3$D_IN;
  wire nodeVector_0_clientVcFifo_vcFifoArr_1_data_3$EN;

  // register nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_r
  reg nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_r;
  wire nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_r$D_IN,
       nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_r$EN;

  // register nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r
  reg [3 : 0] nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r;
  wire [3 : 0] nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r$D_IN;
  wire nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r$EN;

  // register nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_r
  reg nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_r;
  wire nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_r$D_IN,
       nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_r$EN;

  // register nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_r
  reg [3 : 0] nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_r;
  wire [3 : 0] nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_r$D_IN;
  wire nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_r$EN;

  // register nodeVector_0_clientVcFifo_vcFifoArr_1_tempData_r
  reg [18 : 0] nodeVector_0_clientVcFifo_vcFifoArr_1_tempData_r;
  wire [18 : 0] nodeVector_0_clientVcFifo_vcFifoArr_1_tempData_r$D_IN;
  wire nodeVector_0_clientVcFifo_vcFifoArr_1_tempData_r$EN;

  // register nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_r
  reg [4 : 0] nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_r;
  wire [4 : 0] nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
  wire nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_r$EN;

  // register nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg
  reg [21 : 0] nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg;
  wire [21 : 0] nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg$D_IN;
  wire nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg$EN;

  // register nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg
  reg [21 : 0] nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg;
  wire [21 : 0] nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg$D_IN;
  wire nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg$EN;

  // register nodeVector_0_crossbar_level0Dn_outPortDn_taggedReg
  reg [21 : 0] nodeVector_0_crossbar_level0Dn_outPortDn_taggedReg;
  wire [21 : 0] nodeVector_0_crossbar_level0Dn_outPortDn_taggedReg$D_IN;
  wire nodeVector_0_crossbar_level0Dn_outPortDn_taggedReg$EN;

  // register nodeVector_0_crossbar_level0Dn_outPortUp_taggedReg
  reg [21 : 0] nodeVector_0_crossbar_level0Dn_outPortUp_taggedReg;
  wire [21 : 0] nodeVector_0_crossbar_level0Dn_outPortUp_taggedReg$D_IN;
  wire nodeVector_0_crossbar_level0Dn_outPortUp_taggedReg$EN;

  // register nodeVector_0_crossbar_level0Dn_portSelect
  reg nodeVector_0_crossbar_level0Dn_portSelect;
  wire nodeVector_0_crossbar_level0Dn_portSelect$D_IN,
       nodeVector_0_crossbar_level0Dn_portSelect$EN;

  // register nodeVector_0_crossbar_level0Up_inPortDn_taggedReg
  reg [21 : 0] nodeVector_0_crossbar_level0Up_inPortDn_taggedReg;
  wire [21 : 0] nodeVector_0_crossbar_level0Up_inPortDn_taggedReg$D_IN;
  wire nodeVector_0_crossbar_level0Up_inPortDn_taggedReg$EN;

  // register nodeVector_0_crossbar_level0Up_inPortUp_taggedReg
  reg [21 : 0] nodeVector_0_crossbar_level0Up_inPortUp_taggedReg;
  wire [21 : 0] nodeVector_0_crossbar_level0Up_inPortUp_taggedReg$D_IN;
  wire nodeVector_0_crossbar_level0Up_inPortUp_taggedReg$EN;

  // register nodeVector_0_crossbar_level0Up_outPortDn_taggedReg
  reg [21 : 0] nodeVector_0_crossbar_level0Up_outPortDn_taggedReg;
  wire [21 : 0] nodeVector_0_crossbar_level0Up_outPortDn_taggedReg$D_IN;
  wire nodeVector_0_crossbar_level0Up_outPortDn_taggedReg$EN;

  // register nodeVector_0_crossbar_level0Up_outPortUp_taggedReg
  reg [21 : 0] nodeVector_0_crossbar_level0Up_outPortUp_taggedReg;
  wire [21 : 0] nodeVector_0_crossbar_level0Up_outPortUp_taggedReg$D_IN;
  wire nodeVector_0_crossbar_level0Up_outPortUp_taggedReg$EN;

  // register nodeVector_0_crossbar_level0Up_portSelect
  reg nodeVector_0_crossbar_level0Up_portSelect;
  wire nodeVector_0_crossbar_level0Up_portSelect$D_IN,
       nodeVector_0_crossbar_level0Up_portSelect$EN;

  // register nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg
  reg [21 : 0] nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg;
  wire [21 : 0] nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg$D_IN;
  wire nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg$EN;

  // register nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg
  reg [21 : 0] nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg;
  wire [21 : 0] nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg$D_IN;
  wire nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg$EN;

  // register nodeVector_0_crossbar_level1Dn_outPortDn_taggedReg
  reg [21 : 0] nodeVector_0_crossbar_level1Dn_outPortDn_taggedReg;
  wire [21 : 0] nodeVector_0_crossbar_level1Dn_outPortDn_taggedReg$D_IN;
  wire nodeVector_0_crossbar_level1Dn_outPortDn_taggedReg$EN;

  // register nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg
  reg [21 : 0] nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg;
  wire [21 : 0] nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg$D_IN;
  wire nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg$EN;

  // register nodeVector_0_crossbar_level1Dn_portSelect
  reg nodeVector_0_crossbar_level1Dn_portSelect;
  wire nodeVector_0_crossbar_level1Dn_portSelect$D_IN,
       nodeVector_0_crossbar_level1Dn_portSelect$EN;

  // register nodeVector_0_crossbar_level1Up_inPortDn_taggedReg
  reg [21 : 0] nodeVector_0_crossbar_level1Up_inPortDn_taggedReg;
  wire [21 : 0] nodeVector_0_crossbar_level1Up_inPortDn_taggedReg$D_IN;
  wire nodeVector_0_crossbar_level1Up_inPortDn_taggedReg$EN;

  // register nodeVector_0_crossbar_level1Up_inPortUp_taggedReg
  reg [21 : 0] nodeVector_0_crossbar_level1Up_inPortUp_taggedReg;
  wire [21 : 0] nodeVector_0_crossbar_level1Up_inPortUp_taggedReg$D_IN;
  wire nodeVector_0_crossbar_level1Up_inPortUp_taggedReg$EN;

  // register nodeVector_0_crossbar_level1Up_outPortDn_taggedReg
  reg [21 : 0] nodeVector_0_crossbar_level1Up_outPortDn_taggedReg;
  wire [21 : 0] nodeVector_0_crossbar_level1Up_outPortDn_taggedReg$D_IN;
  wire nodeVector_0_crossbar_level1Up_outPortDn_taggedReg$EN;

  // register nodeVector_0_crossbar_level1Up_outPortUp_taggedReg
  reg [21 : 0] nodeVector_0_crossbar_level1Up_outPortUp_taggedReg;
  wire [21 : 0] nodeVector_0_crossbar_level1Up_outPortUp_taggedReg$D_IN;
  wire nodeVector_0_crossbar_level1Up_outPortUp_taggedReg$EN;

  // register nodeVector_0_crossbar_level1Up_portSelect
  reg nodeVector_0_crossbar_level1Up_portSelect;
  wire nodeVector_0_crossbar_level1Up_portSelect$D_IN,
       nodeVector_0_crossbar_level1Up_portSelect$EN;

  // register nodeVector_0_downRingVcFifo_arbiter_priority_vector
  reg [1 : 0] nodeVector_0_downRingVcFifo_arbiter_priority_vector;
  wire [1 : 0] nodeVector_0_downRingVcFifo_arbiter_priority_vector$D_IN;
  wire nodeVector_0_downRingVcFifo_arbiter_priority_vector$EN;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_0_data
  reg [18 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_0_data;
  wire [18 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_0_data$D_IN;
  wire nodeVector_0_downRingVcFifo_vcFifoArr_0_data$EN;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1
  reg [18 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1;
  wire [18 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1$D_IN;
  wire nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1$EN;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2
  reg [18 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2;
  wire [18 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2$D_IN;
  wire nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2$EN;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3
  reg [18 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3;
  wire [18 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3$D_IN;
  wire nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3$EN;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_r
  reg nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_r;
  wire nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_r$D_IN,
       nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_r$EN;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r
  reg [3 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r;
  wire [3 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r$D_IN;
  wire nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r$EN;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_r
  reg nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_r;
  wire nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_r$D_IN,
       nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_r$EN;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_r
  reg [3 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_r;
  wire [3 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_r$D_IN;
  wire nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_r$EN;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_0_tempData_r
  reg [18 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_0_tempData_r;
  wire [18 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_0_tempData_r$D_IN;
  wire nodeVector_0_downRingVcFifo_vcFifoArr_0_tempData_r$EN;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_r
  reg [4 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_r;
  wire [4 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
  wire nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_r$EN;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_1_data
  reg [18 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_1_data;
  wire [18 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_1_data$D_IN;
  wire nodeVector_0_downRingVcFifo_vcFifoArr_1_data$EN;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1
  reg [18 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1;
  wire [18 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1$D_IN;
  wire nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1$EN;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2
  reg [18 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2;
  wire [18 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2$D_IN;
  wire nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2$EN;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3
  reg [18 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3;
  wire [18 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3$D_IN;
  wire nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3$EN;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_r
  reg nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_r;
  wire nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_r$D_IN,
       nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_r$EN;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r
  reg [3 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r;
  wire [3 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r$D_IN;
  wire nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r$EN;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_r
  reg nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_r;
  wire nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_r$D_IN,
       nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_r$EN;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_r
  reg [3 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_r;
  wire [3 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_r$D_IN;
  wire nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_r$EN;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_1_tempData_r
  reg [18 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_1_tempData_r;
  wire [18 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_1_tempData_r$D_IN;
  wire nodeVector_0_downRingVcFifo_vcFifoArr_1_tempData_r$EN;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_r
  reg [4 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_r;
  wire [4 : 0] nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
  wire nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_r$EN;

  // register nodeVector_0_flitToPacket_cam_r
  reg [5 : 0] nodeVector_0_flitToPacket_cam_r;
  wire [5 : 0] nodeVector_0_flitToPacket_cam_r$D_IN;
  wire nodeVector_0_flitToPacket_cam_r$EN;

  // register nodeVector_0_flitToPacket_cam_r_1
  reg [5 : 0] nodeVector_0_flitToPacket_cam_r_1;
  wire [5 : 0] nodeVector_0_flitToPacket_cam_r_1$D_IN;
  wire nodeVector_0_flitToPacket_cam_r_1$EN;

  // register nodeVector_0_flitToPacket_cam_r_2
  reg [5 : 0] nodeVector_0_flitToPacket_cam_r_2;
  wire [5 : 0] nodeVector_0_flitToPacket_cam_r_2$D_IN;
  wire nodeVector_0_flitToPacket_cam_r_2$EN;

  // register nodeVector_0_flitToPacket_cam_r_3
  reg [5 : 0] nodeVector_0_flitToPacket_cam_r_3;
  wire [5 : 0] nodeVector_0_flitToPacket_cam_r_3$D_IN;
  wire nodeVector_0_flitToPacket_cam_r_3$EN;

  // register nodeVector_0_flitToPacket_cam_r_4
  reg [5 : 0] nodeVector_0_flitToPacket_cam_r_4;
  wire [5 : 0] nodeVector_0_flitToPacket_cam_r_4$D_IN;
  wire nodeVector_0_flitToPacket_cam_r_4$EN;

  // register nodeVector_0_flitToPacket_cam_r_5
  reg [5 : 0] nodeVector_0_flitToPacket_cam_r_5;
  wire [5 : 0] nodeVector_0_flitToPacket_cam_r_5$D_IN;
  wire nodeVector_0_flitToPacket_cam_r_5$EN;

  // register nodeVector_0_flitToPacket_cam_r_6
  reg [5 : 0] nodeVector_0_flitToPacket_cam_r_6;
  wire [5 : 0] nodeVector_0_flitToPacket_cam_r_6$D_IN;
  wire nodeVector_0_flitToPacket_cam_r_6$EN;

  // register nodeVector_0_flitToPacket_cam_r_7
  reg [5 : 0] nodeVector_0_flitToPacket_cam_r_7;
  wire [5 : 0] nodeVector_0_flitToPacket_cam_r_7$D_IN;
  wire nodeVector_0_flitToPacket_cam_r_7$EN;

  // register nodeVector_0_flitToPacket_flitsCounter_counter
  reg [1 : 0] nodeVector_0_flitToPacket_flitsCounter_counter;
  wire [1 : 0] nodeVector_0_flitToPacket_flitsCounter_counter$D_IN;
  wire nodeVector_0_flitToPacket_flitsCounter_counter$EN;

  // register nodeVector_0_flitToPacket_flitsCounter_counter_1
  reg [1 : 0] nodeVector_0_flitToPacket_flitsCounter_counter_1;
  wire [1 : 0] nodeVector_0_flitToPacket_flitsCounter_counter_1$D_IN;
  wire nodeVector_0_flitToPacket_flitsCounter_counter_1$EN;

  // register nodeVector_0_flitToPacket_flitsCounter_counter_2
  reg [1 : 0] nodeVector_0_flitToPacket_flitsCounter_counter_2;
  wire [1 : 0] nodeVector_0_flitToPacket_flitsCounter_counter_2$D_IN;
  wire nodeVector_0_flitToPacket_flitsCounter_counter_2$EN;

  // register nodeVector_0_flitToPacket_flitsCounter_counter_3
  reg [1 : 0] nodeVector_0_flitToPacket_flitsCounter_counter_3;
  wire [1 : 0] nodeVector_0_flitToPacket_flitsCounter_counter_3$D_IN;
  wire nodeVector_0_flitToPacket_flitsCounter_counter_3$EN;

  // register nodeVector_0_flitToPacket_flitsCounter_counter_4
  reg [1 : 0] nodeVector_0_flitToPacket_flitsCounter_counter_4;
  wire [1 : 0] nodeVector_0_flitToPacket_flitsCounter_counter_4$D_IN;
  wire nodeVector_0_flitToPacket_flitsCounter_counter_4$EN;

  // register nodeVector_0_flitToPacket_flitsCounter_counter_5
  reg [1 : 0] nodeVector_0_flitToPacket_flitsCounter_counter_5;
  wire [1 : 0] nodeVector_0_flitToPacket_flitsCounter_counter_5$D_IN;
  wire nodeVector_0_flitToPacket_flitsCounter_counter_5$EN;

  // register nodeVector_0_flitToPacket_flitsCounter_counter_6
  reg [1 : 0] nodeVector_0_flitToPacket_flitsCounter_counter_6;
  wire [1 : 0] nodeVector_0_flitToPacket_flitsCounter_counter_6$D_IN;
  wire nodeVector_0_flitToPacket_flitsCounter_counter_6$EN;

  // register nodeVector_0_flitToPacket_flitsCounter_counter_7
  reg [1 : 0] nodeVector_0_flitToPacket_flitsCounter_counter_7;
  wire [1 : 0] nodeVector_0_flitToPacket_flitsCounter_counter_7$D_IN;
  wire nodeVector_0_flitToPacket_flitsCounter_counter_7$EN;

  // register nodeVector_0_flitToPacket_indexPool_ii
  reg [2 : 0] nodeVector_0_flitToPacket_indexPool_ii;
  wire [2 : 0] nodeVector_0_flitToPacket_indexPool_ii$D_IN;
  wire nodeVector_0_flitToPacket_indexPool_ii$EN;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_data
  reg [2 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_data;
  wire [2 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_data$D_IN;
  wire nodeVector_0_flitToPacket_indexPool_indexFifo_data$EN;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_data_1
  reg [2 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_data_1;
  wire [2 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_data_1$D_IN;
  wire nodeVector_0_flitToPacket_indexPool_indexFifo_data_1$EN;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_data_2
  reg [2 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_data_2;
  wire [2 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_data_2$D_IN;
  wire nodeVector_0_flitToPacket_indexPool_indexFifo_data_2$EN;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_data_3
  reg [2 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_data_3;
  wire [2 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_data_3$D_IN;
  wire nodeVector_0_flitToPacket_indexPool_indexFifo_data_3$EN;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_data_4
  reg [2 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_data_4;
  wire [2 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_data_4$D_IN;
  wire nodeVector_0_flitToPacket_indexPool_indexFifo_data_4$EN;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_data_5
  reg [2 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_data_5;
  wire [2 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_data_5$D_IN;
  wire nodeVector_0_flitToPacket_indexPool_indexFifo_data_5$EN;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_data_6
  reg [2 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_data_6;
  wire [2 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_data_6$D_IN;
  wire nodeVector_0_flitToPacket_indexPool_indexFifo_data_6$EN;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_data_7
  reg [2 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_data_7;
  wire [2 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_data_7$D_IN;
  wire nodeVector_0_flitToPacket_indexPool_indexFifo_data_7$EN;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_r
  reg nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_r;
  wire nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_r$D_IN,
       nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_r$EN;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_r
  reg [4 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_r;
  wire [4 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_r$D_IN;
  wire nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_r$EN;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_r
  reg nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_r;
  wire nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_r$D_IN,
       nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_r$EN;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_r
  reg [4 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_r;
  wire [4 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_r$D_IN;
  wire nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_r$EN;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_tempData_r
  reg [2 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_tempData_r;
  wire [2 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_tempData_r$D_IN;
  wire nodeVector_0_flitToPacket_indexPool_indexFifo_tempData_r$EN;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_r
  reg [5 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_r;
  wire [5 : 0] nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_r$D_IN;
  wire nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_r$EN;

  // register nodeVector_0_flitToPacket_indexPool_isInitDone
  reg nodeVector_0_flitToPacket_indexPool_isInitDone;
  wire nodeVector_0_flitToPacket_indexPool_isInitDone$D_IN,
       nodeVector_0_flitToPacket_indexPool_isInitDone$EN;

  // register nodeVector_0_flitToPacket_packetFifo_ageCount
  reg [31 : 0] nodeVector_0_flitToPacket_packetFifo_ageCount;
  wire [31 : 0] nodeVector_0_flitToPacket_packetFifo_ageCount$D_IN;
  wire nodeVector_0_flitToPacket_packetFifo_ageCount$EN;

  // register nodeVector_0_flitToPacket_packetFifo_fifo_data
  reg [33 : 0] nodeVector_0_flitToPacket_packetFifo_fifo_data;
  wire [33 : 0] nodeVector_0_flitToPacket_packetFifo_fifo_data$D_IN;
  wire nodeVector_0_flitToPacket_packetFifo_fifo_data$EN;

  // register nodeVector_0_flitToPacket_packetFifo_fifo_data_1
  reg [33 : 0] nodeVector_0_flitToPacket_packetFifo_fifo_data_1;
  wire [33 : 0] nodeVector_0_flitToPacket_packetFifo_fifo_data_1$D_IN;
  wire nodeVector_0_flitToPacket_packetFifo_fifo_data_1$EN;

  // register nodeVector_0_flitToPacket_packetFifo_fifo_data_2
  reg [33 : 0] nodeVector_0_flitToPacket_packetFifo_fifo_data_2;
  wire [33 : 0] nodeVector_0_flitToPacket_packetFifo_fifo_data_2$D_IN;
  wire nodeVector_0_flitToPacket_packetFifo_fifo_data_2$EN;

  // register nodeVector_0_flitToPacket_packetFifo_fifo_data_3
  reg [33 : 0] nodeVector_0_flitToPacket_packetFifo_fifo_data_3;
  wire [33 : 0] nodeVector_0_flitToPacket_packetFifo_fifo_data_3$D_IN;
  wire nodeVector_0_flitToPacket_packetFifo_fifo_data_3$EN;

  // register nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r
  reg [3 : 0] nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r;
  wire [3 : 0] nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r$D_IN;
  wire nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r$EN;

  // register nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r
  reg [3 : 0] nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r;
  wire [3 : 0] nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r$D_IN;
  wire nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r$EN;

  // register nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt
  reg [2 : 0] nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt;
  wire [2 : 0] nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt$D_IN;
  wire nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt$EN;

  // register nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1
  reg [1 : 0] nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1;
  wire [1 : 0] nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1$D_IN;
  wire nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1$EN;

  // register nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt
  reg [2 : 0] nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt;
  wire [2 : 0] nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt$D_IN;
  wire nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt$EN;

  // register nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1
  reg [1 : 0] nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1;
  wire [1 : 0] nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1$D_IN;
  wire nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1$EN;

  // register nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt
  reg [2 : 0] nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt;
  wire [2 : 0] nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt$D_IN;
  wire nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt$EN;

  // register nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1
  reg [1 : 0] nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1;
  wire [1 : 0] nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1$D_IN;
  wire nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1$EN;

  // register nodeVector_0_flitToPacket_validEntry_r
  reg nodeVector_0_flitToPacket_validEntry_r;
  wire nodeVector_0_flitToPacket_validEntry_r$D_IN,
       nodeVector_0_flitToPacket_validEntry_r$EN;

  // register nodeVector_0_flitToPacket_validEntry_r_1
  reg nodeVector_0_flitToPacket_validEntry_r_1;
  wire nodeVector_0_flitToPacket_validEntry_r_1$D_IN,
       nodeVector_0_flitToPacket_validEntry_r_1$EN;

  // register nodeVector_0_flitToPacket_validEntry_r_2
  reg nodeVector_0_flitToPacket_validEntry_r_2;
  wire nodeVector_0_flitToPacket_validEntry_r_2$D_IN,
       nodeVector_0_flitToPacket_validEntry_r_2$EN;

  // register nodeVector_0_flitToPacket_validEntry_r_3
  reg nodeVector_0_flitToPacket_validEntry_r_3;
  wire nodeVector_0_flitToPacket_validEntry_r_3$D_IN,
       nodeVector_0_flitToPacket_validEntry_r_3$EN;

  // register nodeVector_0_flitToPacket_validEntry_r_4
  reg nodeVector_0_flitToPacket_validEntry_r_4;
  wire nodeVector_0_flitToPacket_validEntry_r_4$D_IN,
       nodeVector_0_flitToPacket_validEntry_r_4$EN;

  // register nodeVector_0_flitToPacket_validEntry_r_5
  reg nodeVector_0_flitToPacket_validEntry_r_5;
  wire nodeVector_0_flitToPacket_validEntry_r_5$D_IN,
       nodeVector_0_flitToPacket_validEntry_r_5$EN;

  // register nodeVector_0_flitToPacket_validEntry_r_6
  reg nodeVector_0_flitToPacket_validEntry_r_6;
  wire nodeVector_0_flitToPacket_validEntry_r_6$D_IN,
       nodeVector_0_flitToPacket_validEntry_r_6$EN;

  // register nodeVector_0_flitToPacket_validEntry_r_7
  reg nodeVector_0_flitToPacket_validEntry_r_7;
  wire nodeVector_0_flitToPacket_validEntry_r_7$D_IN,
       nodeVector_0_flitToPacket_validEntry_r_7$EN;

  // register nodeVector_0_packetToFlit_flitFifo_data
  reg [18 : 0] nodeVector_0_packetToFlit_flitFifo_data;
  wire [18 : 0] nodeVector_0_packetToFlit_flitFifo_data$D_IN;
  wire nodeVector_0_packetToFlit_flitFifo_data$EN;

  // register nodeVector_0_packetToFlit_flitFifo_data_1
  reg [18 : 0] nodeVector_0_packetToFlit_flitFifo_data_1;
  wire [18 : 0] nodeVector_0_packetToFlit_flitFifo_data_1$D_IN;
  wire nodeVector_0_packetToFlit_flitFifo_data_1$EN;

  // register nodeVector_0_packetToFlit_flitFifo_data_2
  reg [18 : 0] nodeVector_0_packetToFlit_flitFifo_data_2;
  wire [18 : 0] nodeVector_0_packetToFlit_flitFifo_data_2$D_IN;
  wire nodeVector_0_packetToFlit_flitFifo_data_2$EN;

  // register nodeVector_0_packetToFlit_flitFifo_data_3
  reg [18 : 0] nodeVector_0_packetToFlit_flitFifo_data_3;
  wire [18 : 0] nodeVector_0_packetToFlit_flitFifo_data_3$D_IN;
  wire nodeVector_0_packetToFlit_flitFifo_data_3$EN;

  // register nodeVector_0_packetToFlit_flitFifo_deqP_r
  reg [3 : 0] nodeVector_0_packetToFlit_flitFifo_deqP_r;
  wire [3 : 0] nodeVector_0_packetToFlit_flitFifo_deqP_r$D_IN;
  wire nodeVector_0_packetToFlit_flitFifo_deqP_r$EN;

  // register nodeVector_0_packetToFlit_flitFifo_enqP_r
  reg [3 : 0] nodeVector_0_packetToFlit_flitFifo_enqP_r;
  wire [3 : 0] nodeVector_0_packetToFlit_flitFifo_enqP_r$D_IN;
  wire nodeVector_0_packetToFlit_flitFifo_enqP_r$EN;

  // register nodeVector_0_packetToFlit_fltCount_counter
  reg [1 : 0] nodeVector_0_packetToFlit_fltCount_counter;
  wire [1 : 0] nodeVector_0_packetToFlit_fltCount_counter$D_IN;
  wire nodeVector_0_packetToFlit_fltCount_counter$EN;

  // register nodeVector_0_packetToFlit_packetFifo_taggedReg
  reg [34 : 0] nodeVector_0_packetToFlit_packetFifo_taggedReg;
  wire [34 : 0] nodeVector_0_packetToFlit_packetFifo_taggedReg$D_IN;
  wire nodeVector_0_packetToFlit_packetFifo_taggedReg$EN;

  // register nodeVector_0_packetToFlit_pktCount_counter
  reg [3 : 0] nodeVector_0_packetToFlit_pktCount_counter;
  wire [3 : 0] nodeVector_0_packetToFlit_pktCount_counter$D_IN;
  wire nodeVector_0_packetToFlit_pktCount_counter$EN;

  // register nodeVector_0_packetToFlit_vcCount_counter
  reg nodeVector_0_packetToFlit_vcCount_counter;
  wire nodeVector_0_packetToFlit_vcCount_counter$D_IN,
       nodeVector_0_packetToFlit_vcCount_counter$EN;

  // register nodeVector_0_upRingVcFifo_arbiter_priority_vector
  reg [1 : 0] nodeVector_0_upRingVcFifo_arbiter_priority_vector;
  wire [1 : 0] nodeVector_0_upRingVcFifo_arbiter_priority_vector$D_IN;
  wire nodeVector_0_upRingVcFifo_arbiter_priority_vector$EN;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_0_data
  reg [18 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_0_data;
  wire [18 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_0_data$D_IN;
  wire nodeVector_0_upRingVcFifo_vcFifoArr_0_data$EN;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1
  reg [18 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1;
  wire [18 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1$D_IN;
  wire nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1$EN;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2
  reg [18 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2;
  wire [18 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2$D_IN;
  wire nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2$EN;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3
  reg [18 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3;
  wire [18 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3$D_IN;
  wire nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3$EN;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_r
  reg nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_r;
  wire nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_r$D_IN,
       nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_r$EN;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r
  reg [3 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r;
  wire [3 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r$D_IN;
  wire nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r$EN;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_r
  reg nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_r;
  wire nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_r$D_IN,
       nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_r$EN;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_r
  reg [3 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_r;
  wire [3 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_r$D_IN;
  wire nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_r$EN;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_0_tempData_r
  reg [18 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_0_tempData_r;
  wire [18 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_0_tempData_r$D_IN;
  wire nodeVector_0_upRingVcFifo_vcFifoArr_0_tempData_r$EN;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_r
  reg [4 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_r;
  wire [4 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
  wire nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_r$EN;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_1_data
  reg [18 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_1_data;
  wire [18 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_1_data$D_IN;
  wire nodeVector_0_upRingVcFifo_vcFifoArr_1_data$EN;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1
  reg [18 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1;
  wire [18 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1$D_IN;
  wire nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1$EN;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2
  reg [18 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2;
  wire [18 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2$D_IN;
  wire nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2$EN;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3
  reg [18 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3;
  wire [18 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3$D_IN;
  wire nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3$EN;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_r
  reg nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_r;
  wire nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_r$D_IN,
       nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_r$EN;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r
  reg [3 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r;
  wire [3 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r$D_IN;
  wire nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r$EN;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_r
  reg nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_r;
  wire nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_r$D_IN,
       nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_r$EN;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_r
  reg [3 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_r;
  wire [3 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_r$D_IN;
  wire nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_r$EN;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_1_tempData_r
  reg [18 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_1_tempData_r;
  wire [18 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_1_tempData_r$D_IN;
  wire nodeVector_0_upRingVcFifo_vcFifoArr_1_tempData_r$EN;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_r
  reg [4 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_r;
  wire [4 : 0] nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
  wire nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_r$EN;

  // register nodeVector_1_clientVcFifo_arbiter_priority_vector
  reg [1 : 0] nodeVector_1_clientVcFifo_arbiter_priority_vector;
  wire [1 : 0] nodeVector_1_clientVcFifo_arbiter_priority_vector$D_IN;
  wire nodeVector_1_clientVcFifo_arbiter_priority_vector$EN;

  // register nodeVector_1_clientVcFifo_vcFifoArr_0_data
  reg [18 : 0] nodeVector_1_clientVcFifo_vcFifoArr_0_data;
  wire [18 : 0] nodeVector_1_clientVcFifo_vcFifoArr_0_data$D_IN;
  wire nodeVector_1_clientVcFifo_vcFifoArr_0_data$EN;

  // register nodeVector_1_clientVcFifo_vcFifoArr_0_data_1
  reg [18 : 0] nodeVector_1_clientVcFifo_vcFifoArr_0_data_1;
  wire [18 : 0] nodeVector_1_clientVcFifo_vcFifoArr_0_data_1$D_IN;
  wire nodeVector_1_clientVcFifo_vcFifoArr_0_data_1$EN;

  // register nodeVector_1_clientVcFifo_vcFifoArr_0_data_2
  reg [18 : 0] nodeVector_1_clientVcFifo_vcFifoArr_0_data_2;
  wire [18 : 0] nodeVector_1_clientVcFifo_vcFifoArr_0_data_2$D_IN;
  wire nodeVector_1_clientVcFifo_vcFifoArr_0_data_2$EN;

  // register nodeVector_1_clientVcFifo_vcFifoArr_0_data_3
  reg [18 : 0] nodeVector_1_clientVcFifo_vcFifoArr_0_data_3;
  wire [18 : 0] nodeVector_1_clientVcFifo_vcFifoArr_0_data_3$D_IN;
  wire nodeVector_1_clientVcFifo_vcFifoArr_0_data_3$EN;

  // register nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_r
  reg nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_r;
  wire nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_r$D_IN,
       nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_r$EN;

  // register nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r
  reg [3 : 0] nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r;
  wire [3 : 0] nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r$D_IN;
  wire nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r$EN;

  // register nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_r
  reg nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_r;
  wire nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_r$D_IN,
       nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_r$EN;

  // register nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_r
  reg [3 : 0] nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_r;
  wire [3 : 0] nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_r$D_IN;
  wire nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_r$EN;

  // register nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_r
  reg [18 : 0] nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_r;
  wire [18 : 0] nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_r$D_IN;
  wire nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_r$EN;

  // register nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_r
  reg [4 : 0] nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_r;
  wire [4 : 0] nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
  wire nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_r$EN;

  // register nodeVector_1_clientVcFifo_vcFifoArr_1_data
  reg [18 : 0] nodeVector_1_clientVcFifo_vcFifoArr_1_data;
  wire [18 : 0] nodeVector_1_clientVcFifo_vcFifoArr_1_data$D_IN;
  wire nodeVector_1_clientVcFifo_vcFifoArr_1_data$EN;

  // register nodeVector_1_clientVcFifo_vcFifoArr_1_data_1
  reg [18 : 0] nodeVector_1_clientVcFifo_vcFifoArr_1_data_1;
  wire [18 : 0] nodeVector_1_clientVcFifo_vcFifoArr_1_data_1$D_IN;
  wire nodeVector_1_clientVcFifo_vcFifoArr_1_data_1$EN;

  // register nodeVector_1_clientVcFifo_vcFifoArr_1_data_2
  reg [18 : 0] nodeVector_1_clientVcFifo_vcFifoArr_1_data_2;
  wire [18 : 0] nodeVector_1_clientVcFifo_vcFifoArr_1_data_2$D_IN;
  wire nodeVector_1_clientVcFifo_vcFifoArr_1_data_2$EN;

  // register nodeVector_1_clientVcFifo_vcFifoArr_1_data_3
  reg [18 : 0] nodeVector_1_clientVcFifo_vcFifoArr_1_data_3;
  wire [18 : 0] nodeVector_1_clientVcFifo_vcFifoArr_1_data_3$D_IN;
  wire nodeVector_1_clientVcFifo_vcFifoArr_1_data_3$EN;

  // register nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_r
  reg nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_r;
  wire nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_r$D_IN,
       nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_r$EN;

  // register nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r
  reg [3 : 0] nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r;
  wire [3 : 0] nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r$D_IN;
  wire nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r$EN;

  // register nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_r
  reg nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_r;
  wire nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_r$D_IN,
       nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_r$EN;

  // register nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_r
  reg [3 : 0] nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_r;
  wire [3 : 0] nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_r$D_IN;
  wire nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_r$EN;

  // register nodeVector_1_clientVcFifo_vcFifoArr_1_tempData_r
  reg [18 : 0] nodeVector_1_clientVcFifo_vcFifoArr_1_tempData_r;
  wire [18 : 0] nodeVector_1_clientVcFifo_vcFifoArr_1_tempData_r$D_IN;
  wire nodeVector_1_clientVcFifo_vcFifoArr_1_tempData_r$EN;

  // register nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_r
  reg [4 : 0] nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_r;
  wire [4 : 0] nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
  wire nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_r$EN;

  // register nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg
  reg [21 : 0] nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg;
  wire [21 : 0] nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg$D_IN;
  wire nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg$EN;

  // register nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg
  reg [21 : 0] nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg;
  wire [21 : 0] nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg$D_IN;
  wire nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg$EN;

  // register nodeVector_1_crossbar_level0Dn_outPortDn_taggedReg
  reg [21 : 0] nodeVector_1_crossbar_level0Dn_outPortDn_taggedReg;
  wire [21 : 0] nodeVector_1_crossbar_level0Dn_outPortDn_taggedReg$D_IN;
  wire nodeVector_1_crossbar_level0Dn_outPortDn_taggedReg$EN;

  // register nodeVector_1_crossbar_level0Dn_outPortUp_taggedReg
  reg [21 : 0] nodeVector_1_crossbar_level0Dn_outPortUp_taggedReg;
  wire [21 : 0] nodeVector_1_crossbar_level0Dn_outPortUp_taggedReg$D_IN;
  wire nodeVector_1_crossbar_level0Dn_outPortUp_taggedReg$EN;

  // register nodeVector_1_crossbar_level0Dn_portSelect
  reg nodeVector_1_crossbar_level0Dn_portSelect;
  wire nodeVector_1_crossbar_level0Dn_portSelect$D_IN,
       nodeVector_1_crossbar_level0Dn_portSelect$EN;

  // register nodeVector_1_crossbar_level0Up_inPortDn_taggedReg
  reg [21 : 0] nodeVector_1_crossbar_level0Up_inPortDn_taggedReg;
  wire [21 : 0] nodeVector_1_crossbar_level0Up_inPortDn_taggedReg$D_IN;
  wire nodeVector_1_crossbar_level0Up_inPortDn_taggedReg$EN;

  // register nodeVector_1_crossbar_level0Up_inPortUp_taggedReg
  reg [21 : 0] nodeVector_1_crossbar_level0Up_inPortUp_taggedReg;
  wire [21 : 0] nodeVector_1_crossbar_level0Up_inPortUp_taggedReg$D_IN;
  wire nodeVector_1_crossbar_level0Up_inPortUp_taggedReg$EN;

  // register nodeVector_1_crossbar_level0Up_outPortDn_taggedReg
  reg [21 : 0] nodeVector_1_crossbar_level0Up_outPortDn_taggedReg;
  wire [21 : 0] nodeVector_1_crossbar_level0Up_outPortDn_taggedReg$D_IN;
  wire nodeVector_1_crossbar_level0Up_outPortDn_taggedReg$EN;

  // register nodeVector_1_crossbar_level0Up_outPortUp_taggedReg
  reg [21 : 0] nodeVector_1_crossbar_level0Up_outPortUp_taggedReg;
  wire [21 : 0] nodeVector_1_crossbar_level0Up_outPortUp_taggedReg$D_IN;
  wire nodeVector_1_crossbar_level0Up_outPortUp_taggedReg$EN;

  // register nodeVector_1_crossbar_level0Up_portSelect
  reg nodeVector_1_crossbar_level0Up_portSelect;
  wire nodeVector_1_crossbar_level0Up_portSelect$D_IN,
       nodeVector_1_crossbar_level0Up_portSelect$EN;

  // register nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg
  reg [21 : 0] nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg;
  wire [21 : 0] nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg$D_IN;
  wire nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg$EN;

  // register nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg
  reg [21 : 0] nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg;
  wire [21 : 0] nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg$D_IN;
  wire nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg$EN;

  // register nodeVector_1_crossbar_level1Dn_outPortDn_taggedReg
  reg [21 : 0] nodeVector_1_crossbar_level1Dn_outPortDn_taggedReg;
  wire [21 : 0] nodeVector_1_crossbar_level1Dn_outPortDn_taggedReg$D_IN;
  wire nodeVector_1_crossbar_level1Dn_outPortDn_taggedReg$EN;

  // register nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg
  reg [21 : 0] nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg;
  wire [21 : 0] nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg$D_IN;
  wire nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg$EN;

  // register nodeVector_1_crossbar_level1Dn_portSelect
  reg nodeVector_1_crossbar_level1Dn_portSelect;
  wire nodeVector_1_crossbar_level1Dn_portSelect$D_IN,
       nodeVector_1_crossbar_level1Dn_portSelect$EN;

  // register nodeVector_1_crossbar_level1Up_inPortDn_taggedReg
  reg [21 : 0] nodeVector_1_crossbar_level1Up_inPortDn_taggedReg;
  wire [21 : 0] nodeVector_1_crossbar_level1Up_inPortDn_taggedReg$D_IN;
  wire nodeVector_1_crossbar_level1Up_inPortDn_taggedReg$EN;

  // register nodeVector_1_crossbar_level1Up_inPortUp_taggedReg
  reg [21 : 0] nodeVector_1_crossbar_level1Up_inPortUp_taggedReg;
  wire [21 : 0] nodeVector_1_crossbar_level1Up_inPortUp_taggedReg$D_IN;
  wire nodeVector_1_crossbar_level1Up_inPortUp_taggedReg$EN;

  // register nodeVector_1_crossbar_level1Up_outPortDn_taggedReg
  reg [21 : 0] nodeVector_1_crossbar_level1Up_outPortDn_taggedReg;
  wire [21 : 0] nodeVector_1_crossbar_level1Up_outPortDn_taggedReg$D_IN;
  wire nodeVector_1_crossbar_level1Up_outPortDn_taggedReg$EN;

  // register nodeVector_1_crossbar_level1Up_outPortUp_taggedReg
  reg [21 : 0] nodeVector_1_crossbar_level1Up_outPortUp_taggedReg;
  wire [21 : 0] nodeVector_1_crossbar_level1Up_outPortUp_taggedReg$D_IN;
  wire nodeVector_1_crossbar_level1Up_outPortUp_taggedReg$EN;

  // register nodeVector_1_crossbar_level1Up_portSelect
  reg nodeVector_1_crossbar_level1Up_portSelect;
  wire nodeVector_1_crossbar_level1Up_portSelect$D_IN,
       nodeVector_1_crossbar_level1Up_portSelect$EN;

  // register nodeVector_1_downRingVcFifo_arbiter_priority_vector
  reg [1 : 0] nodeVector_1_downRingVcFifo_arbiter_priority_vector;
  wire [1 : 0] nodeVector_1_downRingVcFifo_arbiter_priority_vector$D_IN;
  wire nodeVector_1_downRingVcFifo_arbiter_priority_vector$EN;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_0_data
  reg [18 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_0_data;
  wire [18 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_0_data$D_IN;
  wire nodeVector_1_downRingVcFifo_vcFifoArr_0_data$EN;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1
  reg [18 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1;
  wire [18 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1$D_IN;
  wire nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1$EN;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2
  reg [18 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2;
  wire [18 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2$D_IN;
  wire nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2$EN;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3
  reg [18 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3;
  wire [18 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3$D_IN;
  wire nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3$EN;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_r
  reg nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_r;
  wire nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_r$D_IN,
       nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_r$EN;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r
  reg [3 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r;
  wire [3 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r$D_IN;
  wire nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r$EN;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_r
  reg nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_r;
  wire nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_r$D_IN,
       nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_r$EN;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_r
  reg [3 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_r;
  wire [3 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_r$D_IN;
  wire nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_r$EN;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_0_tempData_r
  reg [18 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_0_tempData_r;
  wire [18 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_0_tempData_r$D_IN;
  wire nodeVector_1_downRingVcFifo_vcFifoArr_0_tempData_r$EN;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_r
  reg [4 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_r;
  wire [4 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
  wire nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_r$EN;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_1_data
  reg [18 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_1_data;
  wire [18 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_1_data$D_IN;
  wire nodeVector_1_downRingVcFifo_vcFifoArr_1_data$EN;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1
  reg [18 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1;
  wire [18 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1$D_IN;
  wire nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1$EN;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2
  reg [18 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2;
  wire [18 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2$D_IN;
  wire nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2$EN;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3
  reg [18 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3;
  wire [18 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3$D_IN;
  wire nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3$EN;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_r
  reg nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_r;
  wire nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_r$D_IN,
       nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_r$EN;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r
  reg [3 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r;
  wire [3 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r$D_IN;
  wire nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r$EN;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_r
  reg nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_r;
  wire nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_r$D_IN,
       nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_r$EN;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_r
  reg [3 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_r;
  wire [3 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_r$D_IN;
  wire nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_r$EN;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_1_tempData_r
  reg [18 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_1_tempData_r;
  wire [18 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_1_tempData_r$D_IN;
  wire nodeVector_1_downRingVcFifo_vcFifoArr_1_tempData_r$EN;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_r
  reg [4 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_r;
  wire [4 : 0] nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
  wire nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_r$EN;

  // register nodeVector_1_flitToPacket_cam_r
  reg [5 : 0] nodeVector_1_flitToPacket_cam_r;
  wire [5 : 0] nodeVector_1_flitToPacket_cam_r$D_IN;
  wire nodeVector_1_flitToPacket_cam_r$EN;

  // register nodeVector_1_flitToPacket_cam_r_1
  reg [5 : 0] nodeVector_1_flitToPacket_cam_r_1;
  wire [5 : 0] nodeVector_1_flitToPacket_cam_r_1$D_IN;
  wire nodeVector_1_flitToPacket_cam_r_1$EN;

  // register nodeVector_1_flitToPacket_cam_r_2
  reg [5 : 0] nodeVector_1_flitToPacket_cam_r_2;
  wire [5 : 0] nodeVector_1_flitToPacket_cam_r_2$D_IN;
  wire nodeVector_1_flitToPacket_cam_r_2$EN;

  // register nodeVector_1_flitToPacket_cam_r_3
  reg [5 : 0] nodeVector_1_flitToPacket_cam_r_3;
  wire [5 : 0] nodeVector_1_flitToPacket_cam_r_3$D_IN;
  wire nodeVector_1_flitToPacket_cam_r_3$EN;

  // register nodeVector_1_flitToPacket_cam_r_4
  reg [5 : 0] nodeVector_1_flitToPacket_cam_r_4;
  wire [5 : 0] nodeVector_1_flitToPacket_cam_r_4$D_IN;
  wire nodeVector_1_flitToPacket_cam_r_4$EN;

  // register nodeVector_1_flitToPacket_cam_r_5
  reg [5 : 0] nodeVector_1_flitToPacket_cam_r_5;
  wire [5 : 0] nodeVector_1_flitToPacket_cam_r_5$D_IN;
  wire nodeVector_1_flitToPacket_cam_r_5$EN;

  // register nodeVector_1_flitToPacket_cam_r_6
  reg [5 : 0] nodeVector_1_flitToPacket_cam_r_6;
  wire [5 : 0] nodeVector_1_flitToPacket_cam_r_6$D_IN;
  wire nodeVector_1_flitToPacket_cam_r_6$EN;

  // register nodeVector_1_flitToPacket_cam_r_7
  reg [5 : 0] nodeVector_1_flitToPacket_cam_r_7;
  wire [5 : 0] nodeVector_1_flitToPacket_cam_r_7$D_IN;
  wire nodeVector_1_flitToPacket_cam_r_7$EN;

  // register nodeVector_1_flitToPacket_flitsCounter_counter
  reg [1 : 0] nodeVector_1_flitToPacket_flitsCounter_counter;
  wire [1 : 0] nodeVector_1_flitToPacket_flitsCounter_counter$D_IN;
  wire nodeVector_1_flitToPacket_flitsCounter_counter$EN;

  // register nodeVector_1_flitToPacket_flitsCounter_counter_1
  reg [1 : 0] nodeVector_1_flitToPacket_flitsCounter_counter_1;
  wire [1 : 0] nodeVector_1_flitToPacket_flitsCounter_counter_1$D_IN;
  wire nodeVector_1_flitToPacket_flitsCounter_counter_1$EN;

  // register nodeVector_1_flitToPacket_flitsCounter_counter_2
  reg [1 : 0] nodeVector_1_flitToPacket_flitsCounter_counter_2;
  wire [1 : 0] nodeVector_1_flitToPacket_flitsCounter_counter_2$D_IN;
  wire nodeVector_1_flitToPacket_flitsCounter_counter_2$EN;

  // register nodeVector_1_flitToPacket_flitsCounter_counter_3
  reg [1 : 0] nodeVector_1_flitToPacket_flitsCounter_counter_3;
  wire [1 : 0] nodeVector_1_flitToPacket_flitsCounter_counter_3$D_IN;
  wire nodeVector_1_flitToPacket_flitsCounter_counter_3$EN;

  // register nodeVector_1_flitToPacket_flitsCounter_counter_4
  reg [1 : 0] nodeVector_1_flitToPacket_flitsCounter_counter_4;
  wire [1 : 0] nodeVector_1_flitToPacket_flitsCounter_counter_4$D_IN;
  wire nodeVector_1_flitToPacket_flitsCounter_counter_4$EN;

  // register nodeVector_1_flitToPacket_flitsCounter_counter_5
  reg [1 : 0] nodeVector_1_flitToPacket_flitsCounter_counter_5;
  wire [1 : 0] nodeVector_1_flitToPacket_flitsCounter_counter_5$D_IN;
  wire nodeVector_1_flitToPacket_flitsCounter_counter_5$EN;

  // register nodeVector_1_flitToPacket_flitsCounter_counter_6
  reg [1 : 0] nodeVector_1_flitToPacket_flitsCounter_counter_6;
  wire [1 : 0] nodeVector_1_flitToPacket_flitsCounter_counter_6$D_IN;
  wire nodeVector_1_flitToPacket_flitsCounter_counter_6$EN;

  // register nodeVector_1_flitToPacket_flitsCounter_counter_7
  reg [1 : 0] nodeVector_1_flitToPacket_flitsCounter_counter_7;
  wire [1 : 0] nodeVector_1_flitToPacket_flitsCounter_counter_7$D_IN;
  wire nodeVector_1_flitToPacket_flitsCounter_counter_7$EN;

  // register nodeVector_1_flitToPacket_indexPool_ii
  reg [2 : 0] nodeVector_1_flitToPacket_indexPool_ii;
  wire [2 : 0] nodeVector_1_flitToPacket_indexPool_ii$D_IN;
  wire nodeVector_1_flitToPacket_indexPool_ii$EN;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_data
  reg [2 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_data;
  wire [2 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_data$D_IN;
  wire nodeVector_1_flitToPacket_indexPool_indexFifo_data$EN;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_data_1
  reg [2 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_data_1;
  wire [2 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_data_1$D_IN;
  wire nodeVector_1_flitToPacket_indexPool_indexFifo_data_1$EN;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_data_2
  reg [2 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_data_2;
  wire [2 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_data_2$D_IN;
  wire nodeVector_1_flitToPacket_indexPool_indexFifo_data_2$EN;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_data_3
  reg [2 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_data_3;
  wire [2 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_data_3$D_IN;
  wire nodeVector_1_flitToPacket_indexPool_indexFifo_data_3$EN;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_data_4
  reg [2 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_data_4;
  wire [2 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_data_4$D_IN;
  wire nodeVector_1_flitToPacket_indexPool_indexFifo_data_4$EN;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_data_5
  reg [2 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_data_5;
  wire [2 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_data_5$D_IN;
  wire nodeVector_1_flitToPacket_indexPool_indexFifo_data_5$EN;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_data_6
  reg [2 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_data_6;
  wire [2 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_data_6$D_IN;
  wire nodeVector_1_flitToPacket_indexPool_indexFifo_data_6$EN;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_data_7
  reg [2 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_data_7;
  wire [2 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_data_7$D_IN;
  wire nodeVector_1_flitToPacket_indexPool_indexFifo_data_7$EN;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_r
  reg nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_r;
  wire nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_r$D_IN,
       nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_r$EN;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_r
  reg [4 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_r;
  wire [4 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_r$D_IN;
  wire nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_r$EN;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_r
  reg nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_r;
  wire nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_r$D_IN,
       nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_r$EN;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_r
  reg [4 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_r;
  wire [4 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_r$D_IN;
  wire nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_r$EN;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_tempData_r
  reg [2 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_tempData_r;
  wire [2 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_tempData_r$D_IN;
  wire nodeVector_1_flitToPacket_indexPool_indexFifo_tempData_r$EN;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_r
  reg [5 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_r;
  wire [5 : 0] nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_r$D_IN;
  wire nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_r$EN;

  // register nodeVector_1_flitToPacket_indexPool_isInitDone
  reg nodeVector_1_flitToPacket_indexPool_isInitDone;
  wire nodeVector_1_flitToPacket_indexPool_isInitDone$D_IN,
       nodeVector_1_flitToPacket_indexPool_isInitDone$EN;

  // register nodeVector_1_flitToPacket_packetFifo_ageCount
  reg [31 : 0] nodeVector_1_flitToPacket_packetFifo_ageCount;
  wire [31 : 0] nodeVector_1_flitToPacket_packetFifo_ageCount$D_IN;
  wire nodeVector_1_flitToPacket_packetFifo_ageCount$EN;

  // register nodeVector_1_flitToPacket_packetFifo_fifo_data
  reg [33 : 0] nodeVector_1_flitToPacket_packetFifo_fifo_data;
  wire [33 : 0] nodeVector_1_flitToPacket_packetFifo_fifo_data$D_IN;
  wire nodeVector_1_flitToPacket_packetFifo_fifo_data$EN;

  // register nodeVector_1_flitToPacket_packetFifo_fifo_data_1
  reg [33 : 0] nodeVector_1_flitToPacket_packetFifo_fifo_data_1;
  wire [33 : 0] nodeVector_1_flitToPacket_packetFifo_fifo_data_1$D_IN;
  wire nodeVector_1_flitToPacket_packetFifo_fifo_data_1$EN;

  // register nodeVector_1_flitToPacket_packetFifo_fifo_data_2
  reg [33 : 0] nodeVector_1_flitToPacket_packetFifo_fifo_data_2;
  wire [33 : 0] nodeVector_1_flitToPacket_packetFifo_fifo_data_2$D_IN;
  wire nodeVector_1_flitToPacket_packetFifo_fifo_data_2$EN;

  // register nodeVector_1_flitToPacket_packetFifo_fifo_data_3
  reg [33 : 0] nodeVector_1_flitToPacket_packetFifo_fifo_data_3;
  wire [33 : 0] nodeVector_1_flitToPacket_packetFifo_fifo_data_3$D_IN;
  wire nodeVector_1_flitToPacket_packetFifo_fifo_data_3$EN;

  // register nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r
  reg [3 : 0] nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r;
  wire [3 : 0] nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r$D_IN;
  wire nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r$EN;

  // register nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r
  reg [3 : 0] nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r;
  wire [3 : 0] nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r$D_IN;
  wire nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r$EN;

  // register nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt
  reg [2 : 0] nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt;
  wire [2 : 0] nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt$D_IN;
  wire nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt$EN;

  // register nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1
  reg [1 : 0] nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1;
  wire [1 : 0] nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1$D_IN;
  wire nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1$EN;

  // register nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt
  reg [2 : 0] nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt;
  wire [2 : 0] nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt$D_IN;
  wire nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt$EN;

  // register nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1
  reg [1 : 0] nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1;
  wire [1 : 0] nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1$D_IN;
  wire nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1$EN;

  // register nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt
  reg [2 : 0] nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt;
  wire [2 : 0] nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt$D_IN;
  wire nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt$EN;

  // register nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1
  reg [1 : 0] nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1;
  wire [1 : 0] nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1$D_IN;
  wire nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1$EN;

  // register nodeVector_1_flitToPacket_validEntry_r
  reg nodeVector_1_flitToPacket_validEntry_r;
  wire nodeVector_1_flitToPacket_validEntry_r$D_IN,
       nodeVector_1_flitToPacket_validEntry_r$EN;

  // register nodeVector_1_flitToPacket_validEntry_r_1
  reg nodeVector_1_flitToPacket_validEntry_r_1;
  wire nodeVector_1_flitToPacket_validEntry_r_1$D_IN,
       nodeVector_1_flitToPacket_validEntry_r_1$EN;

  // register nodeVector_1_flitToPacket_validEntry_r_2
  reg nodeVector_1_flitToPacket_validEntry_r_2;
  wire nodeVector_1_flitToPacket_validEntry_r_2$D_IN,
       nodeVector_1_flitToPacket_validEntry_r_2$EN;

  // register nodeVector_1_flitToPacket_validEntry_r_3
  reg nodeVector_1_flitToPacket_validEntry_r_3;
  wire nodeVector_1_flitToPacket_validEntry_r_3$D_IN,
       nodeVector_1_flitToPacket_validEntry_r_3$EN;

  // register nodeVector_1_flitToPacket_validEntry_r_4
  reg nodeVector_1_flitToPacket_validEntry_r_4;
  wire nodeVector_1_flitToPacket_validEntry_r_4$D_IN,
       nodeVector_1_flitToPacket_validEntry_r_4$EN;

  // register nodeVector_1_flitToPacket_validEntry_r_5
  reg nodeVector_1_flitToPacket_validEntry_r_5;
  wire nodeVector_1_flitToPacket_validEntry_r_5$D_IN,
       nodeVector_1_flitToPacket_validEntry_r_5$EN;

  // register nodeVector_1_flitToPacket_validEntry_r_6
  reg nodeVector_1_flitToPacket_validEntry_r_6;
  wire nodeVector_1_flitToPacket_validEntry_r_6$D_IN,
       nodeVector_1_flitToPacket_validEntry_r_6$EN;

  // register nodeVector_1_flitToPacket_validEntry_r_7
  reg nodeVector_1_flitToPacket_validEntry_r_7;
  wire nodeVector_1_flitToPacket_validEntry_r_7$D_IN,
       nodeVector_1_flitToPacket_validEntry_r_7$EN;

  // register nodeVector_1_packetToFlit_flitFifo_data
  reg [18 : 0] nodeVector_1_packetToFlit_flitFifo_data;
  wire [18 : 0] nodeVector_1_packetToFlit_flitFifo_data$D_IN;
  wire nodeVector_1_packetToFlit_flitFifo_data$EN;

  // register nodeVector_1_packetToFlit_flitFifo_data_1
  reg [18 : 0] nodeVector_1_packetToFlit_flitFifo_data_1;
  wire [18 : 0] nodeVector_1_packetToFlit_flitFifo_data_1$D_IN;
  wire nodeVector_1_packetToFlit_flitFifo_data_1$EN;

  // register nodeVector_1_packetToFlit_flitFifo_data_2
  reg [18 : 0] nodeVector_1_packetToFlit_flitFifo_data_2;
  wire [18 : 0] nodeVector_1_packetToFlit_flitFifo_data_2$D_IN;
  wire nodeVector_1_packetToFlit_flitFifo_data_2$EN;

  // register nodeVector_1_packetToFlit_flitFifo_data_3
  reg [18 : 0] nodeVector_1_packetToFlit_flitFifo_data_3;
  wire [18 : 0] nodeVector_1_packetToFlit_flitFifo_data_3$D_IN;
  wire nodeVector_1_packetToFlit_flitFifo_data_3$EN;

  // register nodeVector_1_packetToFlit_flitFifo_deqP_r
  reg [3 : 0] nodeVector_1_packetToFlit_flitFifo_deqP_r;
  wire [3 : 0] nodeVector_1_packetToFlit_flitFifo_deqP_r$D_IN;
  wire nodeVector_1_packetToFlit_flitFifo_deqP_r$EN;

  // register nodeVector_1_packetToFlit_flitFifo_enqP_r
  reg [3 : 0] nodeVector_1_packetToFlit_flitFifo_enqP_r;
  wire [3 : 0] nodeVector_1_packetToFlit_flitFifo_enqP_r$D_IN;
  wire nodeVector_1_packetToFlit_flitFifo_enqP_r$EN;

  // register nodeVector_1_packetToFlit_fltCount_counter
  reg [1 : 0] nodeVector_1_packetToFlit_fltCount_counter;
  wire [1 : 0] nodeVector_1_packetToFlit_fltCount_counter$D_IN;
  wire nodeVector_1_packetToFlit_fltCount_counter$EN;

  // register nodeVector_1_packetToFlit_packetFifo_taggedReg
  reg [34 : 0] nodeVector_1_packetToFlit_packetFifo_taggedReg;
  wire [34 : 0] nodeVector_1_packetToFlit_packetFifo_taggedReg$D_IN;
  wire nodeVector_1_packetToFlit_packetFifo_taggedReg$EN;

  // register nodeVector_1_packetToFlit_pktCount_counter
  reg [3 : 0] nodeVector_1_packetToFlit_pktCount_counter;
  wire [3 : 0] nodeVector_1_packetToFlit_pktCount_counter$D_IN;
  wire nodeVector_1_packetToFlit_pktCount_counter$EN;

  // register nodeVector_1_packetToFlit_vcCount_counter
  reg nodeVector_1_packetToFlit_vcCount_counter;
  wire nodeVector_1_packetToFlit_vcCount_counter$D_IN,
       nodeVector_1_packetToFlit_vcCount_counter$EN;

  // register nodeVector_1_upRingVcFifo_arbiter_priority_vector
  reg [1 : 0] nodeVector_1_upRingVcFifo_arbiter_priority_vector;
  wire [1 : 0] nodeVector_1_upRingVcFifo_arbiter_priority_vector$D_IN;
  wire nodeVector_1_upRingVcFifo_arbiter_priority_vector$EN;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_0_data
  reg [18 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_0_data;
  wire [18 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_0_data$D_IN;
  wire nodeVector_1_upRingVcFifo_vcFifoArr_0_data$EN;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1
  reg [18 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1;
  wire [18 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1$D_IN;
  wire nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1$EN;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2
  reg [18 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2;
  wire [18 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2$D_IN;
  wire nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2$EN;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3
  reg [18 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3;
  wire [18 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3$D_IN;
  wire nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3$EN;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_r
  reg nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_r;
  wire nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_r$D_IN,
       nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_r$EN;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r
  reg [3 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r;
  wire [3 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r$D_IN;
  wire nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r$EN;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_r
  reg nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_r;
  wire nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_r$D_IN,
       nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_r$EN;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_r
  reg [3 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_r;
  wire [3 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_r$D_IN;
  wire nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_r$EN;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_0_tempData_r
  reg [18 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_0_tempData_r;
  wire [18 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_0_tempData_r$D_IN;
  wire nodeVector_1_upRingVcFifo_vcFifoArr_0_tempData_r$EN;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_r
  reg [4 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_r;
  wire [4 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
  wire nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_r$EN;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_1_data
  reg [18 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_1_data;
  wire [18 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_1_data$D_IN;
  wire nodeVector_1_upRingVcFifo_vcFifoArr_1_data$EN;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1
  reg [18 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1;
  wire [18 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1$D_IN;
  wire nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1$EN;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2
  reg [18 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2;
  wire [18 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2$D_IN;
  wire nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2$EN;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3
  reg [18 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3;
  wire [18 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3$D_IN;
  wire nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3$EN;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_r
  reg nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_r;
  wire nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_r$D_IN,
       nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_r$EN;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r
  reg [3 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r;
  wire [3 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r$D_IN;
  wire nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r$EN;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_r
  reg nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_r;
  wire nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_r$D_IN,
       nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_r$EN;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_r
  reg [3 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_r;
  wire [3 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_r$D_IN;
  wire nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_r$EN;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_1_tempData_r
  reg [18 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_1_tempData_r;
  wire [18 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_1_tempData_r$D_IN;
  wire nodeVector_1_upRingVcFifo_vcFifoArr_1_tempData_r$EN;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_r
  reg [4 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_r;
  wire [4 : 0] nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
  wire nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_r$EN;

  // register nodeVector_2_clientVcFifo_arbiter_priority_vector
  reg [1 : 0] nodeVector_2_clientVcFifo_arbiter_priority_vector;
  wire [1 : 0] nodeVector_2_clientVcFifo_arbiter_priority_vector$D_IN;
  wire nodeVector_2_clientVcFifo_arbiter_priority_vector$EN;

  // register nodeVector_2_clientVcFifo_vcFifoArr_0_data
  reg [18 : 0] nodeVector_2_clientVcFifo_vcFifoArr_0_data;
  wire [18 : 0] nodeVector_2_clientVcFifo_vcFifoArr_0_data$D_IN;
  wire nodeVector_2_clientVcFifo_vcFifoArr_0_data$EN;

  // register nodeVector_2_clientVcFifo_vcFifoArr_0_data_1
  reg [18 : 0] nodeVector_2_clientVcFifo_vcFifoArr_0_data_1;
  wire [18 : 0] nodeVector_2_clientVcFifo_vcFifoArr_0_data_1$D_IN;
  wire nodeVector_2_clientVcFifo_vcFifoArr_0_data_1$EN;

  // register nodeVector_2_clientVcFifo_vcFifoArr_0_data_2
  reg [18 : 0] nodeVector_2_clientVcFifo_vcFifoArr_0_data_2;
  wire [18 : 0] nodeVector_2_clientVcFifo_vcFifoArr_0_data_2$D_IN;
  wire nodeVector_2_clientVcFifo_vcFifoArr_0_data_2$EN;

  // register nodeVector_2_clientVcFifo_vcFifoArr_0_data_3
  reg [18 : 0] nodeVector_2_clientVcFifo_vcFifoArr_0_data_3;
  wire [18 : 0] nodeVector_2_clientVcFifo_vcFifoArr_0_data_3$D_IN;
  wire nodeVector_2_clientVcFifo_vcFifoArr_0_data_3$EN;

  // register nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_r
  reg nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_r;
  wire nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_r$D_IN,
       nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_r$EN;

  // register nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r
  reg [3 : 0] nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r;
  wire [3 : 0] nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r$D_IN;
  wire nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r$EN;

  // register nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_r
  reg nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_r;
  wire nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_r$D_IN,
       nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_r$EN;

  // register nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_r
  reg [3 : 0] nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_r;
  wire [3 : 0] nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_r$D_IN;
  wire nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_r$EN;

  // register nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_r
  reg [18 : 0] nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_r;
  wire [18 : 0] nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_r$D_IN;
  wire nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_r$EN;

  // register nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_r
  reg [4 : 0] nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_r;
  wire [4 : 0] nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
  wire nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_r$EN;

  // register nodeVector_2_clientVcFifo_vcFifoArr_1_data
  reg [18 : 0] nodeVector_2_clientVcFifo_vcFifoArr_1_data;
  wire [18 : 0] nodeVector_2_clientVcFifo_vcFifoArr_1_data$D_IN;
  wire nodeVector_2_clientVcFifo_vcFifoArr_1_data$EN;

  // register nodeVector_2_clientVcFifo_vcFifoArr_1_data_1
  reg [18 : 0] nodeVector_2_clientVcFifo_vcFifoArr_1_data_1;
  wire [18 : 0] nodeVector_2_clientVcFifo_vcFifoArr_1_data_1$D_IN;
  wire nodeVector_2_clientVcFifo_vcFifoArr_1_data_1$EN;

  // register nodeVector_2_clientVcFifo_vcFifoArr_1_data_2
  reg [18 : 0] nodeVector_2_clientVcFifo_vcFifoArr_1_data_2;
  wire [18 : 0] nodeVector_2_clientVcFifo_vcFifoArr_1_data_2$D_IN;
  wire nodeVector_2_clientVcFifo_vcFifoArr_1_data_2$EN;

  // register nodeVector_2_clientVcFifo_vcFifoArr_1_data_3
  reg [18 : 0] nodeVector_2_clientVcFifo_vcFifoArr_1_data_3;
  wire [18 : 0] nodeVector_2_clientVcFifo_vcFifoArr_1_data_3$D_IN;
  wire nodeVector_2_clientVcFifo_vcFifoArr_1_data_3$EN;

  // register nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_r
  reg nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_r;
  wire nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_r$D_IN,
       nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_r$EN;

  // register nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r
  reg [3 : 0] nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r;
  wire [3 : 0] nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r$D_IN;
  wire nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r$EN;

  // register nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_r
  reg nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_r;
  wire nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_r$D_IN,
       nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_r$EN;

  // register nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_r
  reg [3 : 0] nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_r;
  wire [3 : 0] nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_r$D_IN;
  wire nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_r$EN;

  // register nodeVector_2_clientVcFifo_vcFifoArr_1_tempData_r
  reg [18 : 0] nodeVector_2_clientVcFifo_vcFifoArr_1_tempData_r;
  wire [18 : 0] nodeVector_2_clientVcFifo_vcFifoArr_1_tempData_r$D_IN;
  wire nodeVector_2_clientVcFifo_vcFifoArr_1_tempData_r$EN;

  // register nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_r
  reg [4 : 0] nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_r;
  wire [4 : 0] nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
  wire nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_r$EN;

  // register nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg
  reg [21 : 0] nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg;
  wire [21 : 0] nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg$D_IN;
  wire nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg$EN;

  // register nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg
  reg [21 : 0] nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg;
  wire [21 : 0] nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg$D_IN;
  wire nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg$EN;

  // register nodeVector_2_crossbar_level0Dn_outPortDn_taggedReg
  reg [21 : 0] nodeVector_2_crossbar_level0Dn_outPortDn_taggedReg;
  wire [21 : 0] nodeVector_2_crossbar_level0Dn_outPortDn_taggedReg$D_IN;
  wire nodeVector_2_crossbar_level0Dn_outPortDn_taggedReg$EN;

  // register nodeVector_2_crossbar_level0Dn_outPortUp_taggedReg
  reg [21 : 0] nodeVector_2_crossbar_level0Dn_outPortUp_taggedReg;
  wire [21 : 0] nodeVector_2_crossbar_level0Dn_outPortUp_taggedReg$D_IN;
  wire nodeVector_2_crossbar_level0Dn_outPortUp_taggedReg$EN;

  // register nodeVector_2_crossbar_level0Dn_portSelect
  reg nodeVector_2_crossbar_level0Dn_portSelect;
  wire nodeVector_2_crossbar_level0Dn_portSelect$D_IN,
       nodeVector_2_crossbar_level0Dn_portSelect$EN;

  // register nodeVector_2_crossbar_level0Up_inPortDn_taggedReg
  reg [21 : 0] nodeVector_2_crossbar_level0Up_inPortDn_taggedReg;
  wire [21 : 0] nodeVector_2_crossbar_level0Up_inPortDn_taggedReg$D_IN;
  wire nodeVector_2_crossbar_level0Up_inPortDn_taggedReg$EN;

  // register nodeVector_2_crossbar_level0Up_inPortUp_taggedReg
  reg [21 : 0] nodeVector_2_crossbar_level0Up_inPortUp_taggedReg;
  wire [21 : 0] nodeVector_2_crossbar_level0Up_inPortUp_taggedReg$D_IN;
  wire nodeVector_2_crossbar_level0Up_inPortUp_taggedReg$EN;

  // register nodeVector_2_crossbar_level0Up_outPortDn_taggedReg
  reg [21 : 0] nodeVector_2_crossbar_level0Up_outPortDn_taggedReg;
  wire [21 : 0] nodeVector_2_crossbar_level0Up_outPortDn_taggedReg$D_IN;
  wire nodeVector_2_crossbar_level0Up_outPortDn_taggedReg$EN;

  // register nodeVector_2_crossbar_level0Up_outPortUp_taggedReg
  reg [21 : 0] nodeVector_2_crossbar_level0Up_outPortUp_taggedReg;
  wire [21 : 0] nodeVector_2_crossbar_level0Up_outPortUp_taggedReg$D_IN;
  wire nodeVector_2_crossbar_level0Up_outPortUp_taggedReg$EN;

  // register nodeVector_2_crossbar_level0Up_portSelect
  reg nodeVector_2_crossbar_level0Up_portSelect;
  wire nodeVector_2_crossbar_level0Up_portSelect$D_IN,
       nodeVector_2_crossbar_level0Up_portSelect$EN;

  // register nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg
  reg [21 : 0] nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg;
  wire [21 : 0] nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg$D_IN;
  wire nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg$EN;

  // register nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg
  reg [21 : 0] nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg;
  wire [21 : 0] nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg$D_IN;
  wire nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg$EN;

  // register nodeVector_2_crossbar_level1Dn_outPortDn_taggedReg
  reg [21 : 0] nodeVector_2_crossbar_level1Dn_outPortDn_taggedReg;
  wire [21 : 0] nodeVector_2_crossbar_level1Dn_outPortDn_taggedReg$D_IN;
  wire nodeVector_2_crossbar_level1Dn_outPortDn_taggedReg$EN;

  // register nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg
  reg [21 : 0] nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg;
  wire [21 : 0] nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg$D_IN;
  wire nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg$EN;

  // register nodeVector_2_crossbar_level1Dn_portSelect
  reg nodeVector_2_crossbar_level1Dn_portSelect;
  wire nodeVector_2_crossbar_level1Dn_portSelect$D_IN,
       nodeVector_2_crossbar_level1Dn_portSelect$EN;

  // register nodeVector_2_crossbar_level1Up_inPortDn_taggedReg
  reg [21 : 0] nodeVector_2_crossbar_level1Up_inPortDn_taggedReg;
  wire [21 : 0] nodeVector_2_crossbar_level1Up_inPortDn_taggedReg$D_IN;
  wire nodeVector_2_crossbar_level1Up_inPortDn_taggedReg$EN;

  // register nodeVector_2_crossbar_level1Up_inPortUp_taggedReg
  reg [21 : 0] nodeVector_2_crossbar_level1Up_inPortUp_taggedReg;
  wire [21 : 0] nodeVector_2_crossbar_level1Up_inPortUp_taggedReg$D_IN;
  wire nodeVector_2_crossbar_level1Up_inPortUp_taggedReg$EN;

  // register nodeVector_2_crossbar_level1Up_outPortDn_taggedReg
  reg [21 : 0] nodeVector_2_crossbar_level1Up_outPortDn_taggedReg;
  wire [21 : 0] nodeVector_2_crossbar_level1Up_outPortDn_taggedReg$D_IN;
  wire nodeVector_2_crossbar_level1Up_outPortDn_taggedReg$EN;

  // register nodeVector_2_crossbar_level1Up_outPortUp_taggedReg
  reg [21 : 0] nodeVector_2_crossbar_level1Up_outPortUp_taggedReg;
  wire [21 : 0] nodeVector_2_crossbar_level1Up_outPortUp_taggedReg$D_IN;
  wire nodeVector_2_crossbar_level1Up_outPortUp_taggedReg$EN;

  // register nodeVector_2_crossbar_level1Up_portSelect
  reg nodeVector_2_crossbar_level1Up_portSelect;
  wire nodeVector_2_crossbar_level1Up_portSelect$D_IN,
       nodeVector_2_crossbar_level1Up_portSelect$EN;

  // register nodeVector_2_downRingVcFifo_arbiter_priority_vector
  reg [1 : 0] nodeVector_2_downRingVcFifo_arbiter_priority_vector;
  wire [1 : 0] nodeVector_2_downRingVcFifo_arbiter_priority_vector$D_IN;
  wire nodeVector_2_downRingVcFifo_arbiter_priority_vector$EN;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_0_data
  reg [18 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_0_data;
  wire [18 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_0_data$D_IN;
  wire nodeVector_2_downRingVcFifo_vcFifoArr_0_data$EN;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1
  reg [18 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1;
  wire [18 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1$D_IN;
  wire nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1$EN;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2
  reg [18 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2;
  wire [18 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2$D_IN;
  wire nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2$EN;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3
  reg [18 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3;
  wire [18 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3$D_IN;
  wire nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3$EN;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_r
  reg nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_r;
  wire nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_r$D_IN,
       nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_r$EN;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r
  reg [3 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r;
  wire [3 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r$D_IN;
  wire nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r$EN;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_r
  reg nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_r;
  wire nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_r$D_IN,
       nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_r$EN;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_r
  reg [3 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_r;
  wire [3 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_r$D_IN;
  wire nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_r$EN;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_0_tempData_r
  reg [18 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_0_tempData_r;
  wire [18 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_0_tempData_r$D_IN;
  wire nodeVector_2_downRingVcFifo_vcFifoArr_0_tempData_r$EN;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_r
  reg [4 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_r;
  wire [4 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
  wire nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_r$EN;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_1_data
  reg [18 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_1_data;
  wire [18 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_1_data$D_IN;
  wire nodeVector_2_downRingVcFifo_vcFifoArr_1_data$EN;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1
  reg [18 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1;
  wire [18 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1$D_IN;
  wire nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1$EN;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2
  reg [18 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2;
  wire [18 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2$D_IN;
  wire nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2$EN;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3
  reg [18 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3;
  wire [18 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3$D_IN;
  wire nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3$EN;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_r
  reg nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_r;
  wire nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_r$D_IN,
       nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_r$EN;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r
  reg [3 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r;
  wire [3 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r$D_IN;
  wire nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r$EN;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_r
  reg nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_r;
  wire nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_r$D_IN,
       nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_r$EN;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_r
  reg [3 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_r;
  wire [3 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_r$D_IN;
  wire nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_r$EN;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_1_tempData_r
  reg [18 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_1_tempData_r;
  wire [18 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_1_tempData_r$D_IN;
  wire nodeVector_2_downRingVcFifo_vcFifoArr_1_tempData_r$EN;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_r
  reg [4 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_r;
  wire [4 : 0] nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
  wire nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_r$EN;

  // register nodeVector_2_flitToPacket_cam_r
  reg [5 : 0] nodeVector_2_flitToPacket_cam_r;
  wire [5 : 0] nodeVector_2_flitToPacket_cam_r$D_IN;
  wire nodeVector_2_flitToPacket_cam_r$EN;

  // register nodeVector_2_flitToPacket_cam_r_1
  reg [5 : 0] nodeVector_2_flitToPacket_cam_r_1;
  wire [5 : 0] nodeVector_2_flitToPacket_cam_r_1$D_IN;
  wire nodeVector_2_flitToPacket_cam_r_1$EN;

  // register nodeVector_2_flitToPacket_cam_r_2
  reg [5 : 0] nodeVector_2_flitToPacket_cam_r_2;
  wire [5 : 0] nodeVector_2_flitToPacket_cam_r_2$D_IN;
  wire nodeVector_2_flitToPacket_cam_r_2$EN;

  // register nodeVector_2_flitToPacket_cam_r_3
  reg [5 : 0] nodeVector_2_flitToPacket_cam_r_3;
  wire [5 : 0] nodeVector_2_flitToPacket_cam_r_3$D_IN;
  wire nodeVector_2_flitToPacket_cam_r_3$EN;

  // register nodeVector_2_flitToPacket_cam_r_4
  reg [5 : 0] nodeVector_2_flitToPacket_cam_r_4;
  wire [5 : 0] nodeVector_2_flitToPacket_cam_r_4$D_IN;
  wire nodeVector_2_flitToPacket_cam_r_4$EN;

  // register nodeVector_2_flitToPacket_cam_r_5
  reg [5 : 0] nodeVector_2_flitToPacket_cam_r_5;
  wire [5 : 0] nodeVector_2_flitToPacket_cam_r_5$D_IN;
  wire nodeVector_2_flitToPacket_cam_r_5$EN;

  // register nodeVector_2_flitToPacket_cam_r_6
  reg [5 : 0] nodeVector_2_flitToPacket_cam_r_6;
  wire [5 : 0] nodeVector_2_flitToPacket_cam_r_6$D_IN;
  wire nodeVector_2_flitToPacket_cam_r_6$EN;

  // register nodeVector_2_flitToPacket_cam_r_7
  reg [5 : 0] nodeVector_2_flitToPacket_cam_r_7;
  wire [5 : 0] nodeVector_2_flitToPacket_cam_r_7$D_IN;
  wire nodeVector_2_flitToPacket_cam_r_7$EN;

  // register nodeVector_2_flitToPacket_flitsCounter_counter
  reg [1 : 0] nodeVector_2_flitToPacket_flitsCounter_counter;
  wire [1 : 0] nodeVector_2_flitToPacket_flitsCounter_counter$D_IN;
  wire nodeVector_2_flitToPacket_flitsCounter_counter$EN;

  // register nodeVector_2_flitToPacket_flitsCounter_counter_1
  reg [1 : 0] nodeVector_2_flitToPacket_flitsCounter_counter_1;
  wire [1 : 0] nodeVector_2_flitToPacket_flitsCounter_counter_1$D_IN;
  wire nodeVector_2_flitToPacket_flitsCounter_counter_1$EN;

  // register nodeVector_2_flitToPacket_flitsCounter_counter_2
  reg [1 : 0] nodeVector_2_flitToPacket_flitsCounter_counter_2;
  wire [1 : 0] nodeVector_2_flitToPacket_flitsCounter_counter_2$D_IN;
  wire nodeVector_2_flitToPacket_flitsCounter_counter_2$EN;

  // register nodeVector_2_flitToPacket_flitsCounter_counter_3
  reg [1 : 0] nodeVector_2_flitToPacket_flitsCounter_counter_3;
  wire [1 : 0] nodeVector_2_flitToPacket_flitsCounter_counter_3$D_IN;
  wire nodeVector_2_flitToPacket_flitsCounter_counter_3$EN;

  // register nodeVector_2_flitToPacket_flitsCounter_counter_4
  reg [1 : 0] nodeVector_2_flitToPacket_flitsCounter_counter_4;
  wire [1 : 0] nodeVector_2_flitToPacket_flitsCounter_counter_4$D_IN;
  wire nodeVector_2_flitToPacket_flitsCounter_counter_4$EN;

  // register nodeVector_2_flitToPacket_flitsCounter_counter_5
  reg [1 : 0] nodeVector_2_flitToPacket_flitsCounter_counter_5;
  wire [1 : 0] nodeVector_2_flitToPacket_flitsCounter_counter_5$D_IN;
  wire nodeVector_2_flitToPacket_flitsCounter_counter_5$EN;

  // register nodeVector_2_flitToPacket_flitsCounter_counter_6
  reg [1 : 0] nodeVector_2_flitToPacket_flitsCounter_counter_6;
  wire [1 : 0] nodeVector_2_flitToPacket_flitsCounter_counter_6$D_IN;
  wire nodeVector_2_flitToPacket_flitsCounter_counter_6$EN;

  // register nodeVector_2_flitToPacket_flitsCounter_counter_7
  reg [1 : 0] nodeVector_2_flitToPacket_flitsCounter_counter_7;
  wire [1 : 0] nodeVector_2_flitToPacket_flitsCounter_counter_7$D_IN;
  wire nodeVector_2_flitToPacket_flitsCounter_counter_7$EN;

  // register nodeVector_2_flitToPacket_indexPool_ii
  reg [2 : 0] nodeVector_2_flitToPacket_indexPool_ii;
  wire [2 : 0] nodeVector_2_flitToPacket_indexPool_ii$D_IN;
  wire nodeVector_2_flitToPacket_indexPool_ii$EN;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_data
  reg [2 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_data;
  wire [2 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_data$D_IN;
  wire nodeVector_2_flitToPacket_indexPool_indexFifo_data$EN;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_data_1
  reg [2 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_data_1;
  wire [2 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_data_1$D_IN;
  wire nodeVector_2_flitToPacket_indexPool_indexFifo_data_1$EN;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_data_2
  reg [2 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_data_2;
  wire [2 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_data_2$D_IN;
  wire nodeVector_2_flitToPacket_indexPool_indexFifo_data_2$EN;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_data_3
  reg [2 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_data_3;
  wire [2 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_data_3$D_IN;
  wire nodeVector_2_flitToPacket_indexPool_indexFifo_data_3$EN;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_data_4
  reg [2 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_data_4;
  wire [2 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_data_4$D_IN;
  wire nodeVector_2_flitToPacket_indexPool_indexFifo_data_4$EN;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_data_5
  reg [2 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_data_5;
  wire [2 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_data_5$D_IN;
  wire nodeVector_2_flitToPacket_indexPool_indexFifo_data_5$EN;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_data_6
  reg [2 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_data_6;
  wire [2 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_data_6$D_IN;
  wire nodeVector_2_flitToPacket_indexPool_indexFifo_data_6$EN;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_data_7
  reg [2 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_data_7;
  wire [2 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_data_7$D_IN;
  wire nodeVector_2_flitToPacket_indexPool_indexFifo_data_7$EN;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_r
  reg nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_r;
  wire nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_r$D_IN,
       nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_r$EN;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_r
  reg [4 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_r;
  wire [4 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_r$D_IN;
  wire nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_r$EN;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_r
  reg nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_r;
  wire nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_r$D_IN,
       nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_r$EN;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_r
  reg [4 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_r;
  wire [4 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_r$D_IN;
  wire nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_r$EN;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_tempData_r
  reg [2 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_tempData_r;
  wire [2 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_tempData_r$D_IN;
  wire nodeVector_2_flitToPacket_indexPool_indexFifo_tempData_r$EN;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_r
  reg [5 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_r;
  wire [5 : 0] nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_r$D_IN;
  wire nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_r$EN;

  // register nodeVector_2_flitToPacket_indexPool_isInitDone
  reg nodeVector_2_flitToPacket_indexPool_isInitDone;
  wire nodeVector_2_flitToPacket_indexPool_isInitDone$D_IN,
       nodeVector_2_flitToPacket_indexPool_isInitDone$EN;

  // register nodeVector_2_flitToPacket_packetFifo_ageCount
  reg [31 : 0] nodeVector_2_flitToPacket_packetFifo_ageCount;
  wire [31 : 0] nodeVector_2_flitToPacket_packetFifo_ageCount$D_IN;
  wire nodeVector_2_flitToPacket_packetFifo_ageCount$EN;

  // register nodeVector_2_flitToPacket_packetFifo_fifo_data
  reg [33 : 0] nodeVector_2_flitToPacket_packetFifo_fifo_data;
  wire [33 : 0] nodeVector_2_flitToPacket_packetFifo_fifo_data$D_IN;
  wire nodeVector_2_flitToPacket_packetFifo_fifo_data$EN;

  // register nodeVector_2_flitToPacket_packetFifo_fifo_data_1
  reg [33 : 0] nodeVector_2_flitToPacket_packetFifo_fifo_data_1;
  wire [33 : 0] nodeVector_2_flitToPacket_packetFifo_fifo_data_1$D_IN;
  wire nodeVector_2_flitToPacket_packetFifo_fifo_data_1$EN;

  // register nodeVector_2_flitToPacket_packetFifo_fifo_data_2
  reg [33 : 0] nodeVector_2_flitToPacket_packetFifo_fifo_data_2;
  wire [33 : 0] nodeVector_2_flitToPacket_packetFifo_fifo_data_2$D_IN;
  wire nodeVector_2_flitToPacket_packetFifo_fifo_data_2$EN;

  // register nodeVector_2_flitToPacket_packetFifo_fifo_data_3
  reg [33 : 0] nodeVector_2_flitToPacket_packetFifo_fifo_data_3;
  wire [33 : 0] nodeVector_2_flitToPacket_packetFifo_fifo_data_3$D_IN;
  wire nodeVector_2_flitToPacket_packetFifo_fifo_data_3$EN;

  // register nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r
  reg [3 : 0] nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r;
  wire [3 : 0] nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r$D_IN;
  wire nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r$EN;

  // register nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r
  reg [3 : 0] nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r;
  wire [3 : 0] nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r$D_IN;
  wire nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r$EN;

  // register nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt
  reg [2 : 0] nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt;
  wire [2 : 0] nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt$D_IN;
  wire nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt$EN;

  // register nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1
  reg [1 : 0] nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1;
  wire [1 : 0] nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1$D_IN;
  wire nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1$EN;

  // register nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt
  reg [2 : 0] nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt;
  wire [2 : 0] nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt$D_IN;
  wire nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt$EN;

  // register nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1
  reg [1 : 0] nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1;
  wire [1 : 0] nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1$D_IN;
  wire nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1$EN;

  // register nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt
  reg [2 : 0] nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt;
  wire [2 : 0] nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt$D_IN;
  wire nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt$EN;

  // register nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1
  reg [1 : 0] nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1;
  wire [1 : 0] nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1$D_IN;
  wire nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1$EN;

  // register nodeVector_2_flitToPacket_validEntry_r
  reg nodeVector_2_flitToPacket_validEntry_r;
  wire nodeVector_2_flitToPacket_validEntry_r$D_IN,
       nodeVector_2_flitToPacket_validEntry_r$EN;

  // register nodeVector_2_flitToPacket_validEntry_r_1
  reg nodeVector_2_flitToPacket_validEntry_r_1;
  wire nodeVector_2_flitToPacket_validEntry_r_1$D_IN,
       nodeVector_2_flitToPacket_validEntry_r_1$EN;

  // register nodeVector_2_flitToPacket_validEntry_r_2
  reg nodeVector_2_flitToPacket_validEntry_r_2;
  wire nodeVector_2_flitToPacket_validEntry_r_2$D_IN,
       nodeVector_2_flitToPacket_validEntry_r_2$EN;

  // register nodeVector_2_flitToPacket_validEntry_r_3
  reg nodeVector_2_flitToPacket_validEntry_r_3;
  wire nodeVector_2_flitToPacket_validEntry_r_3$D_IN,
       nodeVector_2_flitToPacket_validEntry_r_3$EN;

  // register nodeVector_2_flitToPacket_validEntry_r_4
  reg nodeVector_2_flitToPacket_validEntry_r_4;
  wire nodeVector_2_flitToPacket_validEntry_r_4$D_IN,
       nodeVector_2_flitToPacket_validEntry_r_4$EN;

  // register nodeVector_2_flitToPacket_validEntry_r_5
  reg nodeVector_2_flitToPacket_validEntry_r_5;
  wire nodeVector_2_flitToPacket_validEntry_r_5$D_IN,
       nodeVector_2_flitToPacket_validEntry_r_5$EN;

  // register nodeVector_2_flitToPacket_validEntry_r_6
  reg nodeVector_2_flitToPacket_validEntry_r_6;
  wire nodeVector_2_flitToPacket_validEntry_r_6$D_IN,
       nodeVector_2_flitToPacket_validEntry_r_6$EN;

  // register nodeVector_2_flitToPacket_validEntry_r_7
  reg nodeVector_2_flitToPacket_validEntry_r_7;
  wire nodeVector_2_flitToPacket_validEntry_r_7$D_IN,
       nodeVector_2_flitToPacket_validEntry_r_7$EN;

  // register nodeVector_2_packetToFlit_flitFifo_data
  reg [18 : 0] nodeVector_2_packetToFlit_flitFifo_data;
  wire [18 : 0] nodeVector_2_packetToFlit_flitFifo_data$D_IN;
  wire nodeVector_2_packetToFlit_flitFifo_data$EN;

  // register nodeVector_2_packetToFlit_flitFifo_data_1
  reg [18 : 0] nodeVector_2_packetToFlit_flitFifo_data_1;
  wire [18 : 0] nodeVector_2_packetToFlit_flitFifo_data_1$D_IN;
  wire nodeVector_2_packetToFlit_flitFifo_data_1$EN;

  // register nodeVector_2_packetToFlit_flitFifo_data_2
  reg [18 : 0] nodeVector_2_packetToFlit_flitFifo_data_2;
  wire [18 : 0] nodeVector_2_packetToFlit_flitFifo_data_2$D_IN;
  wire nodeVector_2_packetToFlit_flitFifo_data_2$EN;

  // register nodeVector_2_packetToFlit_flitFifo_data_3
  reg [18 : 0] nodeVector_2_packetToFlit_flitFifo_data_3;
  wire [18 : 0] nodeVector_2_packetToFlit_flitFifo_data_3$D_IN;
  wire nodeVector_2_packetToFlit_flitFifo_data_3$EN;

  // register nodeVector_2_packetToFlit_flitFifo_deqP_r
  reg [3 : 0] nodeVector_2_packetToFlit_flitFifo_deqP_r;
  wire [3 : 0] nodeVector_2_packetToFlit_flitFifo_deqP_r$D_IN;
  wire nodeVector_2_packetToFlit_flitFifo_deqP_r$EN;

  // register nodeVector_2_packetToFlit_flitFifo_enqP_r
  reg [3 : 0] nodeVector_2_packetToFlit_flitFifo_enqP_r;
  wire [3 : 0] nodeVector_2_packetToFlit_flitFifo_enqP_r$D_IN;
  wire nodeVector_2_packetToFlit_flitFifo_enqP_r$EN;

  // register nodeVector_2_packetToFlit_fltCount_counter
  reg [1 : 0] nodeVector_2_packetToFlit_fltCount_counter;
  wire [1 : 0] nodeVector_2_packetToFlit_fltCount_counter$D_IN;
  wire nodeVector_2_packetToFlit_fltCount_counter$EN;

  // register nodeVector_2_packetToFlit_packetFifo_taggedReg
  reg [34 : 0] nodeVector_2_packetToFlit_packetFifo_taggedReg;
  wire [34 : 0] nodeVector_2_packetToFlit_packetFifo_taggedReg$D_IN;
  wire nodeVector_2_packetToFlit_packetFifo_taggedReg$EN;

  // register nodeVector_2_packetToFlit_pktCount_counter
  reg [3 : 0] nodeVector_2_packetToFlit_pktCount_counter;
  wire [3 : 0] nodeVector_2_packetToFlit_pktCount_counter$D_IN;
  wire nodeVector_2_packetToFlit_pktCount_counter$EN;

  // register nodeVector_2_packetToFlit_vcCount_counter
  reg nodeVector_2_packetToFlit_vcCount_counter;
  wire nodeVector_2_packetToFlit_vcCount_counter$D_IN,
       nodeVector_2_packetToFlit_vcCount_counter$EN;

  // register nodeVector_2_upRingVcFifo_arbiter_priority_vector
  reg [1 : 0] nodeVector_2_upRingVcFifo_arbiter_priority_vector;
  wire [1 : 0] nodeVector_2_upRingVcFifo_arbiter_priority_vector$D_IN;
  wire nodeVector_2_upRingVcFifo_arbiter_priority_vector$EN;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_0_data
  reg [18 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_0_data;
  wire [18 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_0_data$D_IN;
  wire nodeVector_2_upRingVcFifo_vcFifoArr_0_data$EN;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1
  reg [18 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1;
  wire [18 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1$D_IN;
  wire nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1$EN;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2
  reg [18 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2;
  wire [18 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2$D_IN;
  wire nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2$EN;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3
  reg [18 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3;
  wire [18 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3$D_IN;
  wire nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3$EN;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_r
  reg nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_r;
  wire nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_r$D_IN,
       nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_r$EN;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r
  reg [3 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r;
  wire [3 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r$D_IN;
  wire nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r$EN;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_r
  reg nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_r;
  wire nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_r$D_IN,
       nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_r$EN;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_r
  reg [3 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_r;
  wire [3 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_r$D_IN;
  wire nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_r$EN;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_0_tempData_r
  reg [18 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_0_tempData_r;
  wire [18 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_0_tempData_r$D_IN;
  wire nodeVector_2_upRingVcFifo_vcFifoArr_0_tempData_r$EN;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_r
  reg [4 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_r;
  wire [4 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
  wire nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_r$EN;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_1_data
  reg [18 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_1_data;
  wire [18 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_1_data$D_IN;
  wire nodeVector_2_upRingVcFifo_vcFifoArr_1_data$EN;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1
  reg [18 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1;
  wire [18 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1$D_IN;
  wire nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1$EN;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2
  reg [18 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2;
  wire [18 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2$D_IN;
  wire nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2$EN;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3
  reg [18 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3;
  wire [18 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3$D_IN;
  wire nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3$EN;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_r
  reg nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_r;
  wire nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_r$D_IN,
       nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_r$EN;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r
  reg [3 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r;
  wire [3 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r$D_IN;
  wire nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r$EN;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_r
  reg nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_r;
  wire nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_r$D_IN,
       nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_r$EN;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_r
  reg [3 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_r;
  wire [3 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_r$D_IN;
  wire nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_r$EN;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_1_tempData_r
  reg [18 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_1_tempData_r;
  wire [18 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_1_tempData_r$D_IN;
  wire nodeVector_2_upRingVcFifo_vcFifoArr_1_tempData_r$EN;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_r
  reg [4 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_r;
  wire [4 : 0] nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
  wire nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_r$EN;

  // register nodeVector_3_clientVcFifo_arbiter_priority_vector
  reg [1 : 0] nodeVector_3_clientVcFifo_arbiter_priority_vector;
  wire [1 : 0] nodeVector_3_clientVcFifo_arbiter_priority_vector$D_IN;
  wire nodeVector_3_clientVcFifo_arbiter_priority_vector$EN;

  // register nodeVector_3_clientVcFifo_vcFifoArr_0_data
  reg [18 : 0] nodeVector_3_clientVcFifo_vcFifoArr_0_data;
  wire [18 : 0] nodeVector_3_clientVcFifo_vcFifoArr_0_data$D_IN;
  wire nodeVector_3_clientVcFifo_vcFifoArr_0_data$EN;

  // register nodeVector_3_clientVcFifo_vcFifoArr_0_data_1
  reg [18 : 0] nodeVector_3_clientVcFifo_vcFifoArr_0_data_1;
  wire [18 : 0] nodeVector_3_clientVcFifo_vcFifoArr_0_data_1$D_IN;
  wire nodeVector_3_clientVcFifo_vcFifoArr_0_data_1$EN;

  // register nodeVector_3_clientVcFifo_vcFifoArr_0_data_2
  reg [18 : 0] nodeVector_3_clientVcFifo_vcFifoArr_0_data_2;
  wire [18 : 0] nodeVector_3_clientVcFifo_vcFifoArr_0_data_2$D_IN;
  wire nodeVector_3_clientVcFifo_vcFifoArr_0_data_2$EN;

  // register nodeVector_3_clientVcFifo_vcFifoArr_0_data_3
  reg [18 : 0] nodeVector_3_clientVcFifo_vcFifoArr_0_data_3;
  wire [18 : 0] nodeVector_3_clientVcFifo_vcFifoArr_0_data_3$D_IN;
  wire nodeVector_3_clientVcFifo_vcFifoArr_0_data_3$EN;

  // register nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_r
  reg nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_r;
  wire nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_r$D_IN,
       nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_r$EN;

  // register nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r
  reg [3 : 0] nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r;
  wire [3 : 0] nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r$D_IN;
  wire nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r$EN;

  // register nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_r
  reg nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_r;
  wire nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_r$D_IN,
       nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_r$EN;

  // register nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_r
  reg [3 : 0] nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_r;
  wire [3 : 0] nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_r$D_IN;
  wire nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_r$EN;

  // register nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_r
  reg [18 : 0] nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_r;
  wire [18 : 0] nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_r$D_IN;
  wire nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_r$EN;

  // register nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_r
  reg [4 : 0] nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_r;
  wire [4 : 0] nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
  wire nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_r$EN;

  // register nodeVector_3_clientVcFifo_vcFifoArr_1_data
  reg [18 : 0] nodeVector_3_clientVcFifo_vcFifoArr_1_data;
  wire [18 : 0] nodeVector_3_clientVcFifo_vcFifoArr_1_data$D_IN;
  wire nodeVector_3_clientVcFifo_vcFifoArr_1_data$EN;

  // register nodeVector_3_clientVcFifo_vcFifoArr_1_data_1
  reg [18 : 0] nodeVector_3_clientVcFifo_vcFifoArr_1_data_1;
  wire [18 : 0] nodeVector_3_clientVcFifo_vcFifoArr_1_data_1$D_IN;
  wire nodeVector_3_clientVcFifo_vcFifoArr_1_data_1$EN;

  // register nodeVector_3_clientVcFifo_vcFifoArr_1_data_2
  reg [18 : 0] nodeVector_3_clientVcFifo_vcFifoArr_1_data_2;
  wire [18 : 0] nodeVector_3_clientVcFifo_vcFifoArr_1_data_2$D_IN;
  wire nodeVector_3_clientVcFifo_vcFifoArr_1_data_2$EN;

  // register nodeVector_3_clientVcFifo_vcFifoArr_1_data_3
  reg [18 : 0] nodeVector_3_clientVcFifo_vcFifoArr_1_data_3;
  wire [18 : 0] nodeVector_3_clientVcFifo_vcFifoArr_1_data_3$D_IN;
  wire nodeVector_3_clientVcFifo_vcFifoArr_1_data_3$EN;

  // register nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_r
  reg nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_r;
  wire nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_r$D_IN,
       nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_r$EN;

  // register nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r
  reg [3 : 0] nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r;
  wire [3 : 0] nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r$D_IN;
  wire nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r$EN;

  // register nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_r
  reg nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_r;
  wire nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_r$D_IN,
       nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_r$EN;

  // register nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_r
  reg [3 : 0] nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_r;
  wire [3 : 0] nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_r$D_IN;
  wire nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_r$EN;

  // register nodeVector_3_clientVcFifo_vcFifoArr_1_tempData_r
  reg [18 : 0] nodeVector_3_clientVcFifo_vcFifoArr_1_tempData_r;
  wire [18 : 0] nodeVector_3_clientVcFifo_vcFifoArr_1_tempData_r$D_IN;
  wire nodeVector_3_clientVcFifo_vcFifoArr_1_tempData_r$EN;

  // register nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_r
  reg [4 : 0] nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_r;
  wire [4 : 0] nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
  wire nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_r$EN;

  // register nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg
  reg [21 : 0] nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg;
  wire [21 : 0] nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg$D_IN;
  wire nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg$EN;

  // register nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg
  reg [21 : 0] nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg;
  wire [21 : 0] nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg$D_IN;
  wire nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg$EN;

  // register nodeVector_3_crossbar_level0Dn_outPortDn_taggedReg
  reg [21 : 0] nodeVector_3_crossbar_level0Dn_outPortDn_taggedReg;
  wire [21 : 0] nodeVector_3_crossbar_level0Dn_outPortDn_taggedReg$D_IN;
  wire nodeVector_3_crossbar_level0Dn_outPortDn_taggedReg$EN;

  // register nodeVector_3_crossbar_level0Dn_outPortUp_taggedReg
  reg [21 : 0] nodeVector_3_crossbar_level0Dn_outPortUp_taggedReg;
  wire [21 : 0] nodeVector_3_crossbar_level0Dn_outPortUp_taggedReg$D_IN;
  wire nodeVector_3_crossbar_level0Dn_outPortUp_taggedReg$EN;

  // register nodeVector_3_crossbar_level0Dn_portSelect
  reg nodeVector_3_crossbar_level0Dn_portSelect;
  wire nodeVector_3_crossbar_level0Dn_portSelect$D_IN,
       nodeVector_3_crossbar_level0Dn_portSelect$EN;

  // register nodeVector_3_crossbar_level0Up_inPortDn_taggedReg
  reg [21 : 0] nodeVector_3_crossbar_level0Up_inPortDn_taggedReg;
  wire [21 : 0] nodeVector_3_crossbar_level0Up_inPortDn_taggedReg$D_IN;
  wire nodeVector_3_crossbar_level0Up_inPortDn_taggedReg$EN;

  // register nodeVector_3_crossbar_level0Up_inPortUp_taggedReg
  reg [21 : 0] nodeVector_3_crossbar_level0Up_inPortUp_taggedReg;
  wire [21 : 0] nodeVector_3_crossbar_level0Up_inPortUp_taggedReg$D_IN;
  wire nodeVector_3_crossbar_level0Up_inPortUp_taggedReg$EN;

  // register nodeVector_3_crossbar_level0Up_outPortDn_taggedReg
  reg [21 : 0] nodeVector_3_crossbar_level0Up_outPortDn_taggedReg;
  wire [21 : 0] nodeVector_3_crossbar_level0Up_outPortDn_taggedReg$D_IN;
  wire nodeVector_3_crossbar_level0Up_outPortDn_taggedReg$EN;

  // register nodeVector_3_crossbar_level0Up_outPortUp_taggedReg
  reg [21 : 0] nodeVector_3_crossbar_level0Up_outPortUp_taggedReg;
  wire [21 : 0] nodeVector_3_crossbar_level0Up_outPortUp_taggedReg$D_IN;
  wire nodeVector_3_crossbar_level0Up_outPortUp_taggedReg$EN;

  // register nodeVector_3_crossbar_level0Up_portSelect
  reg nodeVector_3_crossbar_level0Up_portSelect;
  wire nodeVector_3_crossbar_level0Up_portSelect$D_IN,
       nodeVector_3_crossbar_level0Up_portSelect$EN;

  // register nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg
  reg [21 : 0] nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg;
  wire [21 : 0] nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg$D_IN;
  wire nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg$EN;

  // register nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg
  reg [21 : 0] nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg;
  wire [21 : 0] nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg$D_IN;
  wire nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg$EN;

  // register nodeVector_3_crossbar_level1Dn_outPortDn_taggedReg
  reg [21 : 0] nodeVector_3_crossbar_level1Dn_outPortDn_taggedReg;
  wire [21 : 0] nodeVector_3_crossbar_level1Dn_outPortDn_taggedReg$D_IN;
  wire nodeVector_3_crossbar_level1Dn_outPortDn_taggedReg$EN;

  // register nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg
  reg [21 : 0] nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg;
  wire [21 : 0] nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg$D_IN;
  wire nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg$EN;

  // register nodeVector_3_crossbar_level1Dn_portSelect
  reg nodeVector_3_crossbar_level1Dn_portSelect;
  wire nodeVector_3_crossbar_level1Dn_portSelect$D_IN,
       nodeVector_3_crossbar_level1Dn_portSelect$EN;

  // register nodeVector_3_crossbar_level1Up_inPortDn_taggedReg
  reg [21 : 0] nodeVector_3_crossbar_level1Up_inPortDn_taggedReg;
  wire [21 : 0] nodeVector_3_crossbar_level1Up_inPortDn_taggedReg$D_IN;
  wire nodeVector_3_crossbar_level1Up_inPortDn_taggedReg$EN;

  // register nodeVector_3_crossbar_level1Up_inPortUp_taggedReg
  reg [21 : 0] nodeVector_3_crossbar_level1Up_inPortUp_taggedReg;
  wire [21 : 0] nodeVector_3_crossbar_level1Up_inPortUp_taggedReg$D_IN;
  wire nodeVector_3_crossbar_level1Up_inPortUp_taggedReg$EN;

  // register nodeVector_3_crossbar_level1Up_outPortDn_taggedReg
  reg [21 : 0] nodeVector_3_crossbar_level1Up_outPortDn_taggedReg;
  wire [21 : 0] nodeVector_3_crossbar_level1Up_outPortDn_taggedReg$D_IN;
  wire nodeVector_3_crossbar_level1Up_outPortDn_taggedReg$EN;

  // register nodeVector_3_crossbar_level1Up_outPortUp_taggedReg
  reg [21 : 0] nodeVector_3_crossbar_level1Up_outPortUp_taggedReg;
  wire [21 : 0] nodeVector_3_crossbar_level1Up_outPortUp_taggedReg$D_IN;
  wire nodeVector_3_crossbar_level1Up_outPortUp_taggedReg$EN;

  // register nodeVector_3_crossbar_level1Up_portSelect
  reg nodeVector_3_crossbar_level1Up_portSelect;
  wire nodeVector_3_crossbar_level1Up_portSelect$D_IN,
       nodeVector_3_crossbar_level1Up_portSelect$EN;

  // register nodeVector_3_downRingVcFifo_arbiter_priority_vector
  reg [1 : 0] nodeVector_3_downRingVcFifo_arbiter_priority_vector;
  wire [1 : 0] nodeVector_3_downRingVcFifo_arbiter_priority_vector$D_IN;
  wire nodeVector_3_downRingVcFifo_arbiter_priority_vector$EN;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_0_data
  reg [18 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_0_data;
  wire [18 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_0_data$D_IN;
  wire nodeVector_3_downRingVcFifo_vcFifoArr_0_data$EN;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1
  reg [18 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1;
  wire [18 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1$D_IN;
  wire nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1$EN;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2
  reg [18 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2;
  wire [18 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2$D_IN;
  wire nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2$EN;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3
  reg [18 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3;
  wire [18 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3$D_IN;
  wire nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3$EN;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_r
  reg nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_r;
  wire nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_r$D_IN,
       nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_r$EN;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r
  reg [3 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r;
  wire [3 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r$D_IN;
  wire nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r$EN;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_r
  reg nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_r;
  wire nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_r$D_IN,
       nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_r$EN;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_r
  reg [3 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_r;
  wire [3 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_r$D_IN;
  wire nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_r$EN;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_0_tempData_r
  reg [18 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_0_tempData_r;
  wire [18 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_0_tempData_r$D_IN;
  wire nodeVector_3_downRingVcFifo_vcFifoArr_0_tempData_r$EN;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_r
  reg [4 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_r;
  wire [4 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
  wire nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_r$EN;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_1_data
  reg [18 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_1_data;
  wire [18 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_1_data$D_IN;
  wire nodeVector_3_downRingVcFifo_vcFifoArr_1_data$EN;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1
  reg [18 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1;
  wire [18 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1$D_IN;
  wire nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1$EN;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2
  reg [18 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2;
  wire [18 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2$D_IN;
  wire nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2$EN;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3
  reg [18 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3;
  wire [18 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3$D_IN;
  wire nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3$EN;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_r
  reg nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_r;
  wire nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_r$D_IN,
       nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_r$EN;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r
  reg [3 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r;
  wire [3 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r$D_IN;
  wire nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r$EN;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_r
  reg nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_r;
  wire nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_r$D_IN,
       nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_r$EN;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_r
  reg [3 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_r;
  wire [3 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_r$D_IN;
  wire nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_r$EN;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_1_tempData_r
  reg [18 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_1_tempData_r;
  wire [18 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_1_tempData_r$D_IN;
  wire nodeVector_3_downRingVcFifo_vcFifoArr_1_tempData_r$EN;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_r
  reg [4 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_r;
  wire [4 : 0] nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
  wire nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_r$EN;

  // register nodeVector_3_flitToPacket_cam_r
  reg [5 : 0] nodeVector_3_flitToPacket_cam_r;
  wire [5 : 0] nodeVector_3_flitToPacket_cam_r$D_IN;
  wire nodeVector_3_flitToPacket_cam_r$EN;

  // register nodeVector_3_flitToPacket_cam_r_1
  reg [5 : 0] nodeVector_3_flitToPacket_cam_r_1;
  wire [5 : 0] nodeVector_3_flitToPacket_cam_r_1$D_IN;
  wire nodeVector_3_flitToPacket_cam_r_1$EN;

  // register nodeVector_3_flitToPacket_cam_r_2
  reg [5 : 0] nodeVector_3_flitToPacket_cam_r_2;
  wire [5 : 0] nodeVector_3_flitToPacket_cam_r_2$D_IN;
  wire nodeVector_3_flitToPacket_cam_r_2$EN;

  // register nodeVector_3_flitToPacket_cam_r_3
  reg [5 : 0] nodeVector_3_flitToPacket_cam_r_3;
  wire [5 : 0] nodeVector_3_flitToPacket_cam_r_3$D_IN;
  wire nodeVector_3_flitToPacket_cam_r_3$EN;

  // register nodeVector_3_flitToPacket_cam_r_4
  reg [5 : 0] nodeVector_3_flitToPacket_cam_r_4;
  wire [5 : 0] nodeVector_3_flitToPacket_cam_r_4$D_IN;
  wire nodeVector_3_flitToPacket_cam_r_4$EN;

  // register nodeVector_3_flitToPacket_cam_r_5
  reg [5 : 0] nodeVector_3_flitToPacket_cam_r_5;
  wire [5 : 0] nodeVector_3_flitToPacket_cam_r_5$D_IN;
  wire nodeVector_3_flitToPacket_cam_r_5$EN;

  // register nodeVector_3_flitToPacket_cam_r_6
  reg [5 : 0] nodeVector_3_flitToPacket_cam_r_6;
  wire [5 : 0] nodeVector_3_flitToPacket_cam_r_6$D_IN;
  wire nodeVector_3_flitToPacket_cam_r_6$EN;

  // register nodeVector_3_flitToPacket_cam_r_7
  reg [5 : 0] nodeVector_3_flitToPacket_cam_r_7;
  wire [5 : 0] nodeVector_3_flitToPacket_cam_r_7$D_IN;
  wire nodeVector_3_flitToPacket_cam_r_7$EN;

  // register nodeVector_3_flitToPacket_flitsCounter_counter
  reg [1 : 0] nodeVector_3_flitToPacket_flitsCounter_counter;
  wire [1 : 0] nodeVector_3_flitToPacket_flitsCounter_counter$D_IN;
  wire nodeVector_3_flitToPacket_flitsCounter_counter$EN;

  // register nodeVector_3_flitToPacket_flitsCounter_counter_1
  reg [1 : 0] nodeVector_3_flitToPacket_flitsCounter_counter_1;
  wire [1 : 0] nodeVector_3_flitToPacket_flitsCounter_counter_1$D_IN;
  wire nodeVector_3_flitToPacket_flitsCounter_counter_1$EN;

  // register nodeVector_3_flitToPacket_flitsCounter_counter_2
  reg [1 : 0] nodeVector_3_flitToPacket_flitsCounter_counter_2;
  wire [1 : 0] nodeVector_3_flitToPacket_flitsCounter_counter_2$D_IN;
  wire nodeVector_3_flitToPacket_flitsCounter_counter_2$EN;

  // register nodeVector_3_flitToPacket_flitsCounter_counter_3
  reg [1 : 0] nodeVector_3_flitToPacket_flitsCounter_counter_3;
  wire [1 : 0] nodeVector_3_flitToPacket_flitsCounter_counter_3$D_IN;
  wire nodeVector_3_flitToPacket_flitsCounter_counter_3$EN;

  // register nodeVector_3_flitToPacket_flitsCounter_counter_4
  reg [1 : 0] nodeVector_3_flitToPacket_flitsCounter_counter_4;
  wire [1 : 0] nodeVector_3_flitToPacket_flitsCounter_counter_4$D_IN;
  wire nodeVector_3_flitToPacket_flitsCounter_counter_4$EN;

  // register nodeVector_3_flitToPacket_flitsCounter_counter_5
  reg [1 : 0] nodeVector_3_flitToPacket_flitsCounter_counter_5;
  wire [1 : 0] nodeVector_3_flitToPacket_flitsCounter_counter_5$D_IN;
  wire nodeVector_3_flitToPacket_flitsCounter_counter_5$EN;

  // register nodeVector_3_flitToPacket_flitsCounter_counter_6
  reg [1 : 0] nodeVector_3_flitToPacket_flitsCounter_counter_6;
  wire [1 : 0] nodeVector_3_flitToPacket_flitsCounter_counter_6$D_IN;
  wire nodeVector_3_flitToPacket_flitsCounter_counter_6$EN;

  // register nodeVector_3_flitToPacket_flitsCounter_counter_7
  reg [1 : 0] nodeVector_3_flitToPacket_flitsCounter_counter_7;
  wire [1 : 0] nodeVector_3_flitToPacket_flitsCounter_counter_7$D_IN;
  wire nodeVector_3_flitToPacket_flitsCounter_counter_7$EN;

  // register nodeVector_3_flitToPacket_indexPool_ii
  reg [2 : 0] nodeVector_3_flitToPacket_indexPool_ii;
  wire [2 : 0] nodeVector_3_flitToPacket_indexPool_ii$D_IN;
  wire nodeVector_3_flitToPacket_indexPool_ii$EN;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_data
  reg [2 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_data;
  wire [2 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_data$D_IN;
  wire nodeVector_3_flitToPacket_indexPool_indexFifo_data$EN;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_data_1
  reg [2 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_data_1;
  wire [2 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_data_1$D_IN;
  wire nodeVector_3_flitToPacket_indexPool_indexFifo_data_1$EN;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_data_2
  reg [2 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_data_2;
  wire [2 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_data_2$D_IN;
  wire nodeVector_3_flitToPacket_indexPool_indexFifo_data_2$EN;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_data_3
  reg [2 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_data_3;
  wire [2 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_data_3$D_IN;
  wire nodeVector_3_flitToPacket_indexPool_indexFifo_data_3$EN;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_data_4
  reg [2 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_data_4;
  wire [2 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_data_4$D_IN;
  wire nodeVector_3_flitToPacket_indexPool_indexFifo_data_4$EN;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_data_5
  reg [2 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_data_5;
  wire [2 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_data_5$D_IN;
  wire nodeVector_3_flitToPacket_indexPool_indexFifo_data_5$EN;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_data_6
  reg [2 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_data_6;
  wire [2 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_data_6$D_IN;
  wire nodeVector_3_flitToPacket_indexPool_indexFifo_data_6$EN;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_data_7
  reg [2 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_data_7;
  wire [2 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_data_7$D_IN;
  wire nodeVector_3_flitToPacket_indexPool_indexFifo_data_7$EN;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_r
  reg nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_r;
  wire nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_r$D_IN,
       nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_r$EN;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_r
  reg [4 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_r;
  wire [4 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_r$D_IN;
  wire nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_r$EN;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_r
  reg nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_r;
  wire nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_r$D_IN,
       nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_r$EN;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_r
  reg [4 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_r;
  wire [4 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_r$D_IN;
  wire nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_r$EN;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_tempData_r
  reg [2 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_tempData_r;
  wire [2 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_tempData_r$D_IN;
  wire nodeVector_3_flitToPacket_indexPool_indexFifo_tempData_r$EN;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_r
  reg [5 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_r;
  wire [5 : 0] nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_r$D_IN;
  wire nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_r$EN;

  // register nodeVector_3_flitToPacket_indexPool_isInitDone
  reg nodeVector_3_flitToPacket_indexPool_isInitDone;
  wire nodeVector_3_flitToPacket_indexPool_isInitDone$D_IN,
       nodeVector_3_flitToPacket_indexPool_isInitDone$EN;

  // register nodeVector_3_flitToPacket_packetFifo_ageCount
  reg [31 : 0] nodeVector_3_flitToPacket_packetFifo_ageCount;
  wire [31 : 0] nodeVector_3_flitToPacket_packetFifo_ageCount$D_IN;
  wire nodeVector_3_flitToPacket_packetFifo_ageCount$EN;

  // register nodeVector_3_flitToPacket_packetFifo_fifo_data
  reg [33 : 0] nodeVector_3_flitToPacket_packetFifo_fifo_data;
  wire [33 : 0] nodeVector_3_flitToPacket_packetFifo_fifo_data$D_IN;
  wire nodeVector_3_flitToPacket_packetFifo_fifo_data$EN;

  // register nodeVector_3_flitToPacket_packetFifo_fifo_data_1
  reg [33 : 0] nodeVector_3_flitToPacket_packetFifo_fifo_data_1;
  wire [33 : 0] nodeVector_3_flitToPacket_packetFifo_fifo_data_1$D_IN;
  wire nodeVector_3_flitToPacket_packetFifo_fifo_data_1$EN;

  // register nodeVector_3_flitToPacket_packetFifo_fifo_data_2
  reg [33 : 0] nodeVector_3_flitToPacket_packetFifo_fifo_data_2;
  wire [33 : 0] nodeVector_3_flitToPacket_packetFifo_fifo_data_2$D_IN;
  wire nodeVector_3_flitToPacket_packetFifo_fifo_data_2$EN;

  // register nodeVector_3_flitToPacket_packetFifo_fifo_data_3
  reg [33 : 0] nodeVector_3_flitToPacket_packetFifo_fifo_data_3;
  wire [33 : 0] nodeVector_3_flitToPacket_packetFifo_fifo_data_3$D_IN;
  wire nodeVector_3_flitToPacket_packetFifo_fifo_data_3$EN;

  // register nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r
  reg [3 : 0] nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r;
  wire [3 : 0] nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r$D_IN;
  wire nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r$EN;

  // register nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r
  reg [3 : 0] nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r;
  wire [3 : 0] nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r$D_IN;
  wire nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r$EN;

  // register nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt
  reg [2 : 0] nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt;
  wire [2 : 0] nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt$D_IN;
  wire nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt$EN;

  // register nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1
  reg [1 : 0] nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1;
  wire [1 : 0] nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1$D_IN;
  wire nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1$EN;

  // register nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt
  reg [2 : 0] nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt;
  wire [2 : 0] nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt$D_IN;
  wire nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt$EN;

  // register nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1
  reg [1 : 0] nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1;
  wire [1 : 0] nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1$D_IN;
  wire nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1$EN;

  // register nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt
  reg [2 : 0] nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt;
  wire [2 : 0] nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt$D_IN;
  wire nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt$EN;

  // register nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1
  reg [1 : 0] nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1;
  wire [1 : 0] nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1$D_IN;
  wire nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1$EN;

  // register nodeVector_3_flitToPacket_validEntry_r
  reg nodeVector_3_flitToPacket_validEntry_r;
  wire nodeVector_3_flitToPacket_validEntry_r$D_IN,
       nodeVector_3_flitToPacket_validEntry_r$EN;

  // register nodeVector_3_flitToPacket_validEntry_r_1
  reg nodeVector_3_flitToPacket_validEntry_r_1;
  wire nodeVector_3_flitToPacket_validEntry_r_1$D_IN,
       nodeVector_3_flitToPacket_validEntry_r_1$EN;

  // register nodeVector_3_flitToPacket_validEntry_r_2
  reg nodeVector_3_flitToPacket_validEntry_r_2;
  wire nodeVector_3_flitToPacket_validEntry_r_2$D_IN,
       nodeVector_3_flitToPacket_validEntry_r_2$EN;

  // register nodeVector_3_flitToPacket_validEntry_r_3
  reg nodeVector_3_flitToPacket_validEntry_r_3;
  wire nodeVector_3_flitToPacket_validEntry_r_3$D_IN,
       nodeVector_3_flitToPacket_validEntry_r_3$EN;

  // register nodeVector_3_flitToPacket_validEntry_r_4
  reg nodeVector_3_flitToPacket_validEntry_r_4;
  wire nodeVector_3_flitToPacket_validEntry_r_4$D_IN,
       nodeVector_3_flitToPacket_validEntry_r_4$EN;

  // register nodeVector_3_flitToPacket_validEntry_r_5
  reg nodeVector_3_flitToPacket_validEntry_r_5;
  wire nodeVector_3_flitToPacket_validEntry_r_5$D_IN,
       nodeVector_3_flitToPacket_validEntry_r_5$EN;

  // register nodeVector_3_flitToPacket_validEntry_r_6
  reg nodeVector_3_flitToPacket_validEntry_r_6;
  wire nodeVector_3_flitToPacket_validEntry_r_6$D_IN,
       nodeVector_3_flitToPacket_validEntry_r_6$EN;

  // register nodeVector_3_flitToPacket_validEntry_r_7
  reg nodeVector_3_flitToPacket_validEntry_r_7;
  wire nodeVector_3_flitToPacket_validEntry_r_7$D_IN,
       nodeVector_3_flitToPacket_validEntry_r_7$EN;

  // register nodeVector_3_packetToFlit_flitFifo_data
  reg [18 : 0] nodeVector_3_packetToFlit_flitFifo_data;
  wire [18 : 0] nodeVector_3_packetToFlit_flitFifo_data$D_IN;
  wire nodeVector_3_packetToFlit_flitFifo_data$EN;

  // register nodeVector_3_packetToFlit_flitFifo_data_1
  reg [18 : 0] nodeVector_3_packetToFlit_flitFifo_data_1;
  wire [18 : 0] nodeVector_3_packetToFlit_flitFifo_data_1$D_IN;
  wire nodeVector_3_packetToFlit_flitFifo_data_1$EN;

  // register nodeVector_3_packetToFlit_flitFifo_data_2
  reg [18 : 0] nodeVector_3_packetToFlit_flitFifo_data_2;
  wire [18 : 0] nodeVector_3_packetToFlit_flitFifo_data_2$D_IN;
  wire nodeVector_3_packetToFlit_flitFifo_data_2$EN;

  // register nodeVector_3_packetToFlit_flitFifo_data_3
  reg [18 : 0] nodeVector_3_packetToFlit_flitFifo_data_3;
  wire [18 : 0] nodeVector_3_packetToFlit_flitFifo_data_3$D_IN;
  wire nodeVector_3_packetToFlit_flitFifo_data_3$EN;

  // register nodeVector_3_packetToFlit_flitFifo_deqP_r
  reg [3 : 0] nodeVector_3_packetToFlit_flitFifo_deqP_r;
  wire [3 : 0] nodeVector_3_packetToFlit_flitFifo_deqP_r$D_IN;
  wire nodeVector_3_packetToFlit_flitFifo_deqP_r$EN;

  // register nodeVector_3_packetToFlit_flitFifo_enqP_r
  reg [3 : 0] nodeVector_3_packetToFlit_flitFifo_enqP_r;
  wire [3 : 0] nodeVector_3_packetToFlit_flitFifo_enqP_r$D_IN;
  wire nodeVector_3_packetToFlit_flitFifo_enqP_r$EN;

  // register nodeVector_3_packetToFlit_fltCount_counter
  reg [1 : 0] nodeVector_3_packetToFlit_fltCount_counter;
  wire [1 : 0] nodeVector_3_packetToFlit_fltCount_counter$D_IN;
  wire nodeVector_3_packetToFlit_fltCount_counter$EN;

  // register nodeVector_3_packetToFlit_packetFifo_taggedReg
  reg [34 : 0] nodeVector_3_packetToFlit_packetFifo_taggedReg;
  wire [34 : 0] nodeVector_3_packetToFlit_packetFifo_taggedReg$D_IN;
  wire nodeVector_3_packetToFlit_packetFifo_taggedReg$EN;

  // register nodeVector_3_packetToFlit_pktCount_counter
  reg [3 : 0] nodeVector_3_packetToFlit_pktCount_counter;
  wire [3 : 0] nodeVector_3_packetToFlit_pktCount_counter$D_IN;
  wire nodeVector_3_packetToFlit_pktCount_counter$EN;

  // register nodeVector_3_packetToFlit_vcCount_counter
  reg nodeVector_3_packetToFlit_vcCount_counter;
  wire nodeVector_3_packetToFlit_vcCount_counter$D_IN,
       nodeVector_3_packetToFlit_vcCount_counter$EN;

  // register nodeVector_3_upRingVcFifo_arbiter_priority_vector
  reg [1 : 0] nodeVector_3_upRingVcFifo_arbiter_priority_vector;
  wire [1 : 0] nodeVector_3_upRingVcFifo_arbiter_priority_vector$D_IN;
  wire nodeVector_3_upRingVcFifo_arbiter_priority_vector$EN;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_0_data
  reg [18 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_0_data;
  wire [18 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_0_data$D_IN;
  wire nodeVector_3_upRingVcFifo_vcFifoArr_0_data$EN;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1
  reg [18 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1;
  wire [18 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1$D_IN;
  wire nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1$EN;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2
  reg [18 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2;
  wire [18 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2$D_IN;
  wire nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2$EN;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3
  reg [18 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3;
  wire [18 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3$D_IN;
  wire nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3$EN;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_r
  reg nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_r;
  wire nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_r$D_IN,
       nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_r$EN;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r
  reg [3 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r;
  wire [3 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r$D_IN;
  wire nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r$EN;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_r
  reg nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_r;
  wire nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_r$D_IN,
       nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_r$EN;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_r
  reg [3 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_r;
  wire [3 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_r$D_IN;
  wire nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_r$EN;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_0_tempData_r
  reg [18 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_0_tempData_r;
  wire [18 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_0_tempData_r$D_IN;
  wire nodeVector_3_upRingVcFifo_vcFifoArr_0_tempData_r$EN;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_r
  reg [4 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_r;
  wire [4 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
  wire nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_r$EN;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_1_data
  reg [18 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_1_data;
  wire [18 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_1_data$D_IN;
  wire nodeVector_3_upRingVcFifo_vcFifoArr_1_data$EN;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1
  reg [18 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1;
  wire [18 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1$D_IN;
  wire nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1$EN;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2
  reg [18 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2;
  wire [18 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2$D_IN;
  wire nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2$EN;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3
  reg [18 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3;
  wire [18 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3$D_IN;
  wire nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3$EN;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_r
  reg nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_r;
  wire nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_r$D_IN,
       nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_r$EN;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r
  reg [3 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r;
  wire [3 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r$D_IN;
  wire nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r$EN;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_r
  reg nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_r;
  wire nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_r$D_IN,
       nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_r$EN;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_r
  reg [3 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_r;
  wire [3 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_r$D_IN;
  wire nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_r$EN;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_1_tempData_r
  reg [18 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_1_tempData_r;
  wire [18 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_1_tempData_r$D_IN;
  wire nodeVector_3_upRingVcFifo_vcFifoArr_1_tempData_r$EN;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_r
  reg [4 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_r;
  wire [4 : 0] nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
  wire nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_r$EN;

  // ports of submodule nodeVector_0_flitToPacket_ramArr_0_memory
  wire [7 : 0] nodeVector_0_flitToPacket_ramArr_0_memory$DI,
	       nodeVector_0_flitToPacket_ramArr_0_memory$DO;
  wire [2 : 0] nodeVector_0_flitToPacket_ramArr_0_memory$ADDR;
  wire nodeVector_0_flitToPacket_ramArr_0_memory$EN,
       nodeVector_0_flitToPacket_ramArr_0_memory$WE;

  // ports of submodule nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore
  wire [7 : 0] nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_IN,
	       nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_OUT;
  wire nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$CLR,
       nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$DEQ,
       nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N,
       nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$ENQ,
       nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N;

  // ports of submodule nodeVector_0_flitToPacket_ramArr_1_memory
  wire [7 : 0] nodeVector_0_flitToPacket_ramArr_1_memory$DI,
	       nodeVector_0_flitToPacket_ramArr_1_memory$DO;
  wire [2 : 0] nodeVector_0_flitToPacket_ramArr_1_memory$ADDR;
  wire nodeVector_0_flitToPacket_ramArr_1_memory$EN,
       nodeVector_0_flitToPacket_ramArr_1_memory$WE;

  // ports of submodule nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore
  wire [7 : 0] nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_IN,
	       nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_OUT;
  wire nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$CLR,
       nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$DEQ,
       nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N,
       nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$ENQ,
       nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N;

  // ports of submodule nodeVector_0_flitToPacket_ramArr_2_memory
  wire [7 : 0] nodeVector_0_flitToPacket_ramArr_2_memory$DI,
	       nodeVector_0_flitToPacket_ramArr_2_memory$DO;
  wire [2 : 0] nodeVector_0_flitToPacket_ramArr_2_memory$ADDR;
  wire nodeVector_0_flitToPacket_ramArr_2_memory$EN,
       nodeVector_0_flitToPacket_ramArr_2_memory$WE;

  // ports of submodule nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore
  wire [7 : 0] nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_IN,
	       nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_OUT;
  wire nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$CLR,
       nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$DEQ,
       nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N,
       nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$ENQ,
       nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N;

  // ports of submodule nodeVector_0_flitToPacket_stage1
  wire [18 : 0] nodeVector_0_flitToPacket_stage1$D_IN,
		nodeVector_0_flitToPacket_stage1$D_OUT;
  wire nodeVector_0_flitToPacket_stage1$CLR,
       nodeVector_0_flitToPacket_stage1$DEQ,
       nodeVector_0_flitToPacket_stage1$EMPTY_N,
       nodeVector_0_flitToPacket_stage1$ENQ,
       nodeVector_0_flitToPacket_stage1$FULL_N;

  // ports of submodule nodeVector_0_flitToPacket_stage2
  wire [24 : 0] nodeVector_0_flitToPacket_stage2$D_IN,
		nodeVector_0_flitToPacket_stage2$D_OUT;
  wire nodeVector_0_flitToPacket_stage2$CLR,
       nodeVector_0_flitToPacket_stage2$DEQ,
       nodeVector_0_flitToPacket_stage2$EMPTY_N,
       nodeVector_0_flitToPacket_stage2$ENQ,
       nodeVector_0_flitToPacket_stage2$FULL_N;

  // ports of submodule nodeVector_0_flitToPacket_stage3
  wire [18 : 0] nodeVector_0_flitToPacket_stage3$D_IN,
		nodeVector_0_flitToPacket_stage3$D_OUT;
  wire nodeVector_0_flitToPacket_stage3$CLR,
       nodeVector_0_flitToPacket_stage3$DEQ,
       nodeVector_0_flitToPacket_stage3$EMPTY_N,
       nodeVector_0_flitToPacket_stage3$ENQ,
       nodeVector_0_flitToPacket_stage3$FULL_N;

  // ports of submodule nodeVector_1_flitToPacket_ramArr_0_memory
  wire [7 : 0] nodeVector_1_flitToPacket_ramArr_0_memory$DI,
	       nodeVector_1_flitToPacket_ramArr_0_memory$DO;
  wire [2 : 0] nodeVector_1_flitToPacket_ramArr_0_memory$ADDR;
  wire nodeVector_1_flitToPacket_ramArr_0_memory$EN,
       nodeVector_1_flitToPacket_ramArr_0_memory$WE;

  // ports of submodule nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore
  wire [7 : 0] nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_IN,
	       nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_OUT;
  wire nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$CLR,
       nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$DEQ,
       nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N,
       nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$ENQ,
       nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N;

  // ports of submodule nodeVector_1_flitToPacket_ramArr_1_memory
  wire [7 : 0] nodeVector_1_flitToPacket_ramArr_1_memory$DI,
	       nodeVector_1_flitToPacket_ramArr_1_memory$DO;
  wire [2 : 0] nodeVector_1_flitToPacket_ramArr_1_memory$ADDR;
  wire nodeVector_1_flitToPacket_ramArr_1_memory$EN,
       nodeVector_1_flitToPacket_ramArr_1_memory$WE;

  // ports of submodule nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore
  wire [7 : 0] nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_IN,
	       nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_OUT;
  wire nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$CLR,
       nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$DEQ,
       nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N,
       nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$ENQ,
       nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N;

  // ports of submodule nodeVector_1_flitToPacket_ramArr_2_memory
  wire [7 : 0] nodeVector_1_flitToPacket_ramArr_2_memory$DI,
	       nodeVector_1_flitToPacket_ramArr_2_memory$DO;
  wire [2 : 0] nodeVector_1_flitToPacket_ramArr_2_memory$ADDR;
  wire nodeVector_1_flitToPacket_ramArr_2_memory$EN,
       nodeVector_1_flitToPacket_ramArr_2_memory$WE;

  // ports of submodule nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore
  wire [7 : 0] nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_IN,
	       nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_OUT;
  wire nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$CLR,
       nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$DEQ,
       nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N,
       nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$ENQ,
       nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N;

  // ports of submodule nodeVector_1_flitToPacket_stage1
  wire [18 : 0] nodeVector_1_flitToPacket_stage1$D_IN,
		nodeVector_1_flitToPacket_stage1$D_OUT;
  wire nodeVector_1_flitToPacket_stage1$CLR,
       nodeVector_1_flitToPacket_stage1$DEQ,
       nodeVector_1_flitToPacket_stage1$EMPTY_N,
       nodeVector_1_flitToPacket_stage1$ENQ,
       nodeVector_1_flitToPacket_stage1$FULL_N;

  // ports of submodule nodeVector_1_flitToPacket_stage2
  wire [24 : 0] nodeVector_1_flitToPacket_stage2$D_IN,
		nodeVector_1_flitToPacket_stage2$D_OUT;
  wire nodeVector_1_flitToPacket_stage2$CLR,
       nodeVector_1_flitToPacket_stage2$DEQ,
       nodeVector_1_flitToPacket_stage2$EMPTY_N,
       nodeVector_1_flitToPacket_stage2$ENQ,
       nodeVector_1_flitToPacket_stage2$FULL_N;

  // ports of submodule nodeVector_1_flitToPacket_stage3
  wire [18 : 0] nodeVector_1_flitToPacket_stage3$D_IN,
		nodeVector_1_flitToPacket_stage3$D_OUT;
  wire nodeVector_1_flitToPacket_stage3$CLR,
       nodeVector_1_flitToPacket_stage3$DEQ,
       nodeVector_1_flitToPacket_stage3$EMPTY_N,
       nodeVector_1_flitToPacket_stage3$ENQ,
       nodeVector_1_flitToPacket_stage3$FULL_N;

  // ports of submodule nodeVector_2_flitToPacket_ramArr_0_memory
  wire [7 : 0] nodeVector_2_flitToPacket_ramArr_0_memory$DI,
	       nodeVector_2_flitToPacket_ramArr_0_memory$DO;
  wire [2 : 0] nodeVector_2_flitToPacket_ramArr_0_memory$ADDR;
  wire nodeVector_2_flitToPacket_ramArr_0_memory$EN,
       nodeVector_2_flitToPacket_ramArr_0_memory$WE;

  // ports of submodule nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore
  wire [7 : 0] nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_IN,
	       nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_OUT;
  wire nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$CLR,
       nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$DEQ,
       nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N,
       nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$ENQ,
       nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N;

  // ports of submodule nodeVector_2_flitToPacket_ramArr_1_memory
  wire [7 : 0] nodeVector_2_flitToPacket_ramArr_1_memory$DI,
	       nodeVector_2_flitToPacket_ramArr_1_memory$DO;
  wire [2 : 0] nodeVector_2_flitToPacket_ramArr_1_memory$ADDR;
  wire nodeVector_2_flitToPacket_ramArr_1_memory$EN,
       nodeVector_2_flitToPacket_ramArr_1_memory$WE;

  // ports of submodule nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore
  wire [7 : 0] nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_IN,
	       nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_OUT;
  wire nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$CLR,
       nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$DEQ,
       nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N,
       nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$ENQ,
       nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N;

  // ports of submodule nodeVector_2_flitToPacket_ramArr_2_memory
  wire [7 : 0] nodeVector_2_flitToPacket_ramArr_2_memory$DI,
	       nodeVector_2_flitToPacket_ramArr_2_memory$DO;
  wire [2 : 0] nodeVector_2_flitToPacket_ramArr_2_memory$ADDR;
  wire nodeVector_2_flitToPacket_ramArr_2_memory$EN,
       nodeVector_2_flitToPacket_ramArr_2_memory$WE;

  // ports of submodule nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore
  wire [7 : 0] nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_IN,
	       nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_OUT;
  wire nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$CLR,
       nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$DEQ,
       nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N,
       nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$ENQ,
       nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N;

  // ports of submodule nodeVector_2_flitToPacket_stage1
  wire [18 : 0] nodeVector_2_flitToPacket_stage1$D_IN,
		nodeVector_2_flitToPacket_stage1$D_OUT;
  wire nodeVector_2_flitToPacket_stage1$CLR,
       nodeVector_2_flitToPacket_stage1$DEQ,
       nodeVector_2_flitToPacket_stage1$EMPTY_N,
       nodeVector_2_flitToPacket_stage1$ENQ,
       nodeVector_2_flitToPacket_stage1$FULL_N;

  // ports of submodule nodeVector_2_flitToPacket_stage2
  wire [24 : 0] nodeVector_2_flitToPacket_stage2$D_IN,
		nodeVector_2_flitToPacket_stage2$D_OUT;
  wire nodeVector_2_flitToPacket_stage2$CLR,
       nodeVector_2_flitToPacket_stage2$DEQ,
       nodeVector_2_flitToPacket_stage2$EMPTY_N,
       nodeVector_2_flitToPacket_stage2$ENQ,
       nodeVector_2_flitToPacket_stage2$FULL_N;

  // ports of submodule nodeVector_2_flitToPacket_stage3
  wire [18 : 0] nodeVector_2_flitToPacket_stage3$D_IN,
		nodeVector_2_flitToPacket_stage3$D_OUT;
  wire nodeVector_2_flitToPacket_stage3$CLR,
       nodeVector_2_flitToPacket_stage3$DEQ,
       nodeVector_2_flitToPacket_stage3$EMPTY_N,
       nodeVector_2_flitToPacket_stage3$ENQ,
       nodeVector_2_flitToPacket_stage3$FULL_N;

  // ports of submodule nodeVector_3_flitToPacket_ramArr_0_memory
  wire [7 : 0] nodeVector_3_flitToPacket_ramArr_0_memory$DI,
	       nodeVector_3_flitToPacket_ramArr_0_memory$DO;
  wire [2 : 0] nodeVector_3_flitToPacket_ramArr_0_memory$ADDR;
  wire nodeVector_3_flitToPacket_ramArr_0_memory$EN,
       nodeVector_3_flitToPacket_ramArr_0_memory$WE;

  // ports of submodule nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore
  wire [7 : 0] nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_IN,
	       nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_OUT;
  wire nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$CLR,
       nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$DEQ,
       nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N,
       nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$ENQ,
       nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N;

  // ports of submodule nodeVector_3_flitToPacket_ramArr_1_memory
  wire [7 : 0] nodeVector_3_flitToPacket_ramArr_1_memory$DI,
	       nodeVector_3_flitToPacket_ramArr_1_memory$DO;
  wire [2 : 0] nodeVector_3_flitToPacket_ramArr_1_memory$ADDR;
  wire nodeVector_3_flitToPacket_ramArr_1_memory$EN,
       nodeVector_3_flitToPacket_ramArr_1_memory$WE;

  // ports of submodule nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore
  wire [7 : 0] nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_IN,
	       nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_OUT;
  wire nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$CLR,
       nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$DEQ,
       nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N,
       nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$ENQ,
       nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N;

  // ports of submodule nodeVector_3_flitToPacket_ramArr_2_memory
  wire [7 : 0] nodeVector_3_flitToPacket_ramArr_2_memory$DI,
	       nodeVector_3_flitToPacket_ramArr_2_memory$DO;
  wire [2 : 0] nodeVector_3_flitToPacket_ramArr_2_memory$ADDR;
  wire nodeVector_3_flitToPacket_ramArr_2_memory$EN,
       nodeVector_3_flitToPacket_ramArr_2_memory$WE;

  // ports of submodule nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore
  wire [7 : 0] nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_IN,
	       nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_OUT;
  wire nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$CLR,
       nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$DEQ,
       nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N,
       nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$ENQ,
       nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N;

  // ports of submodule nodeVector_3_flitToPacket_stage1
  wire [18 : 0] nodeVector_3_flitToPacket_stage1$D_IN,
		nodeVector_3_flitToPacket_stage1$D_OUT;
  wire nodeVector_3_flitToPacket_stage1$CLR,
       nodeVector_3_flitToPacket_stage1$DEQ,
       nodeVector_3_flitToPacket_stage1$EMPTY_N,
       nodeVector_3_flitToPacket_stage1$ENQ,
       nodeVector_3_flitToPacket_stage1$FULL_N;

  // ports of submodule nodeVector_3_flitToPacket_stage2
  wire [24 : 0] nodeVector_3_flitToPacket_stage2$D_IN,
		nodeVector_3_flitToPacket_stage2$D_OUT;
  wire nodeVector_3_flitToPacket_stage2$CLR,
       nodeVector_3_flitToPacket_stage2$DEQ,
       nodeVector_3_flitToPacket_stage2$EMPTY_N,
       nodeVector_3_flitToPacket_stage2$ENQ,
       nodeVector_3_flitToPacket_stage2$FULL_N;

  // ports of submodule nodeVector_3_flitToPacket_stage3
  wire [18 : 0] nodeVector_3_flitToPacket_stage3$D_IN,
		nodeVector_3_flitToPacket_stage3$D_OUT;
  wire nodeVector_3_flitToPacket_stage3$CLR,
       nodeVector_3_flitToPacket_stage3$DEQ,
       nodeVector_3_flitToPacket_stage3$EMPTY_N,
       nodeVector_3_flitToPacket_stage3$ENQ,
       nodeVector_3_flitToPacket_stage3$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_getFlitFromNext,
       CAN_FIRE_RL_getFlitFromNext_1,
       CAN_FIRE_RL_getFlitFromNext_2,
       CAN_FIRE_RL_getFlitFromNext_3,
       CAN_FIRE_RL_nodeVector_0_clientVcFifo_arbiter_every,
       CAN_FIRE_RL_nodeVector_0_clientVcFifo_bid,
       CAN_FIRE_RL_nodeVector_0_clientVcFifo_bid_1,
       CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_canonicalize,
       CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_canonicalize,
       CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_crossbar_fatal,
       CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_inPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_inPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_outPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_outPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_portSelectControl,
       CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_processInPortDn,
       CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_processInPortUp,
       CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_processRequests,
       CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_inPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_inPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_outPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_outPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_portSelectControl,
       CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_processInPortDn,
       CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_processInPortUp,
       CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_processRequests,
       CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_inPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_inPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_outPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_outPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_portSelectControl,
       CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_processInPortDn,
       CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_processInPortUp,
       CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_processRequests,
       CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_inPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_inPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_outPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_outPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_portSelectControl,
       CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_processInPortDn,
       CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_processInPortUp,
       CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_processRequests,
       CAN_FIRE_RL_nodeVector_0_crossbar_rowDnToRowDn,
       CAN_FIRE_RL_nodeVector_0_crossbar_rowDnToRowUp,
       CAN_FIRE_RL_nodeVector_0_crossbar_rowUpToRowDn,
       CAN_FIRE_RL_nodeVector_0_crossbar_rowUpToRowUp,
       CAN_FIRE_RL_nodeVector_0_downRingVcFifo_arbiter_every,
       CAN_FIRE_RL_nodeVector_0_downRingVcFifo_bid,
       CAN_FIRE_RL_nodeVector_0_downRingVcFifo_bid_1,
       CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_canonicalize,
       CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_canonicalize,
       CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_1,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_2,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_3,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_4,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_5,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_6,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_7,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle1CamLookup,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle2RamOperation,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_1,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_2,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_3,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_4,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_5,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_6,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_7,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_canonicalize,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_indexPool_initializePool,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_ageControl,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_ageThreshold,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_doDeque,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_fifo_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_fifo_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_setFirstCore,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_overRun,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1__dreg_update,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_setFirstCore,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_overRun,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1__dreg_update,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_setFirstCore,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_overRun,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1__dreg_update,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_1,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_2,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_3,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_4,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_5,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_6,
       CAN_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_7,
       CAN_FIRE_RL_nodeVector_0_fromClientVCFifoToCrossbar,
       CAN_FIRE_RL_nodeVector_0_fromCrossbarToFlitToPacket,
       CAN_FIRE_RL_nodeVector_0_fromDownVCFifoToCrossbar,
       CAN_FIRE_RL_nodeVector_0_fromPacket2FlitToVCFifo,
       CAN_FIRE_RL_nodeVector_0_fromUpVCFifoToCrossbar,
       CAN_FIRE_RL_nodeVector_0_packetToFlit_enqFlit,
       CAN_FIRE_RL_nodeVector_0_packetToFlit_flitFifo_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_packetToFlit_flitFifo_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_packetToFlit_fltCount_count,
       CAN_FIRE_RL_nodeVector_0_packetToFlit_packetFifo_rule_update_final,
       CAN_FIRE_RL_nodeVector_0_packetToFlit_pktCount_count,
       CAN_FIRE_RL_nodeVector_0_packetToFlit_vcCount_count,
       CAN_FIRE_RL_nodeVector_0_upRingVcFifo_arbiter_every,
       CAN_FIRE_RL_nodeVector_0_upRingVcFifo_bid,
       CAN_FIRE_RL_nodeVector_0_upRingVcFifo_bid_1,
       CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_canonicalize,
       CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_canonicalize,
       CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_clientVcFifo_arbiter_every,
       CAN_FIRE_RL_nodeVector_1_clientVcFifo_bid,
       CAN_FIRE_RL_nodeVector_1_clientVcFifo_bid_1,
       CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_canonicalize,
       CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_canonicalize,
       CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_crossbar_fatal,
       CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_inPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_inPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_outPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_outPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_portSelectControl,
       CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_processInPortDn,
       CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_processInPortUp,
       CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_processRequests,
       CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_inPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_inPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_outPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_outPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_portSelectControl,
       CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_processInPortDn,
       CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_processInPortUp,
       CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_processRequests,
       CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_inPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_inPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_outPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_outPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_portSelectControl,
       CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_processInPortDn,
       CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_processInPortUp,
       CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_processRequests,
       CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_inPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_inPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_outPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_outPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_portSelectControl,
       CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_processInPortDn,
       CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_processInPortUp,
       CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_processRequests,
       CAN_FIRE_RL_nodeVector_1_crossbar_rowDnToRowDn,
       CAN_FIRE_RL_nodeVector_1_crossbar_rowDnToRowUp,
       CAN_FIRE_RL_nodeVector_1_crossbar_rowUpToRowDn,
       CAN_FIRE_RL_nodeVector_1_crossbar_rowUpToRowUp,
       CAN_FIRE_RL_nodeVector_1_downRingVcFifo_arbiter_every,
       CAN_FIRE_RL_nodeVector_1_downRingVcFifo_bid,
       CAN_FIRE_RL_nodeVector_1_downRingVcFifo_bid_1,
       CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_canonicalize,
       CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_canonicalize,
       CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_1,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_2,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_3,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_4,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_5,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_6,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_7,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle1CamLookup,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle2RamOperation,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_1,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_2,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_3,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_4,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_5,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_6,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_7,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_canonicalize,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_indexPool_initializePool,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_ageControl,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_ageThreshold,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_doDeque,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_fifo_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_fifo_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_setFirstCore,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_overRun,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1__dreg_update,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_setFirstCore,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_overRun,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1__dreg_update,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_setFirstCore,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_overRun,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1__dreg_update,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_1,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_2,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_3,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_4,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_5,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_6,
       CAN_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_7,
       CAN_FIRE_RL_nodeVector_1_fromClientVCFifoToCrossbar,
       CAN_FIRE_RL_nodeVector_1_fromCrossbarToFlitToPacket,
       CAN_FIRE_RL_nodeVector_1_fromDownVCFifoToCrossbar,
       CAN_FIRE_RL_nodeVector_1_fromPacket2FlitToVCFifo,
       CAN_FIRE_RL_nodeVector_1_fromUpVCFifoToCrossbar,
       CAN_FIRE_RL_nodeVector_1_packetToFlit_enqFlit,
       CAN_FIRE_RL_nodeVector_1_packetToFlit_flitFifo_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_packetToFlit_flitFifo_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_packetToFlit_fltCount_count,
       CAN_FIRE_RL_nodeVector_1_packetToFlit_packetFifo_rule_update_final,
       CAN_FIRE_RL_nodeVector_1_packetToFlit_pktCount_count,
       CAN_FIRE_RL_nodeVector_1_packetToFlit_vcCount_count,
       CAN_FIRE_RL_nodeVector_1_upRingVcFifo_arbiter_every,
       CAN_FIRE_RL_nodeVector_1_upRingVcFifo_bid,
       CAN_FIRE_RL_nodeVector_1_upRingVcFifo_bid_1,
       CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_canonicalize,
       CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_canonicalize,
       CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_clientVcFifo_arbiter_every,
       CAN_FIRE_RL_nodeVector_2_clientVcFifo_bid,
       CAN_FIRE_RL_nodeVector_2_clientVcFifo_bid_1,
       CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_canonicalize,
       CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_canonicalize,
       CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_crossbar_fatal,
       CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_inPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_inPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_outPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_outPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_portSelectControl,
       CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_processInPortDn,
       CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_processInPortUp,
       CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_processRequests,
       CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_inPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_inPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_outPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_outPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_portSelectControl,
       CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_processInPortDn,
       CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_processInPortUp,
       CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_processRequests,
       CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_inPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_inPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_outPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_outPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_portSelectControl,
       CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_processInPortDn,
       CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_processInPortUp,
       CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_processRequests,
       CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_inPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_inPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_outPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_outPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_portSelectControl,
       CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_processInPortDn,
       CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_processInPortUp,
       CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_processRequests,
       CAN_FIRE_RL_nodeVector_2_crossbar_rowDnToRowDn,
       CAN_FIRE_RL_nodeVector_2_crossbar_rowDnToRowUp,
       CAN_FIRE_RL_nodeVector_2_crossbar_rowUpToRowDn,
       CAN_FIRE_RL_nodeVector_2_crossbar_rowUpToRowUp,
       CAN_FIRE_RL_nodeVector_2_downRingVcFifo_arbiter_every,
       CAN_FIRE_RL_nodeVector_2_downRingVcFifo_bid,
       CAN_FIRE_RL_nodeVector_2_downRingVcFifo_bid_1,
       CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_canonicalize,
       CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_canonicalize,
       CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_1,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_2,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_3,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_4,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_5,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_6,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_7,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle1CamLookup,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle2RamOperation,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_1,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_2,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_3,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_4,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_5,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_6,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_7,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_canonicalize,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_indexPool_initializePool,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_ageControl,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_ageThreshold,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_doDeque,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_fifo_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_fifo_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_setFirstCore,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_overRun,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1__dreg_update,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_setFirstCore,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_overRun,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1__dreg_update,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_setFirstCore,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_overRun,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1__dreg_update,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_1,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_2,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_3,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_4,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_5,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_6,
       CAN_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_7,
       CAN_FIRE_RL_nodeVector_2_fromClientVCFifoToCrossbar,
       CAN_FIRE_RL_nodeVector_2_fromCrossbarToFlitToPacket,
       CAN_FIRE_RL_nodeVector_2_fromDownVCFifoToCrossbar,
       CAN_FIRE_RL_nodeVector_2_fromPacket2FlitToVCFifo,
       CAN_FIRE_RL_nodeVector_2_fromUpVCFifoToCrossbar,
       CAN_FIRE_RL_nodeVector_2_packetToFlit_enqFlit,
       CAN_FIRE_RL_nodeVector_2_packetToFlit_flitFifo_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_packetToFlit_flitFifo_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_packetToFlit_fltCount_count,
       CAN_FIRE_RL_nodeVector_2_packetToFlit_packetFifo_rule_update_final,
       CAN_FIRE_RL_nodeVector_2_packetToFlit_pktCount_count,
       CAN_FIRE_RL_nodeVector_2_packetToFlit_vcCount_count,
       CAN_FIRE_RL_nodeVector_2_upRingVcFifo_arbiter_every,
       CAN_FIRE_RL_nodeVector_2_upRingVcFifo_bid,
       CAN_FIRE_RL_nodeVector_2_upRingVcFifo_bid_1,
       CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_canonicalize,
       CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_canonicalize,
       CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_clientVcFifo_arbiter_every,
       CAN_FIRE_RL_nodeVector_3_clientVcFifo_bid,
       CAN_FIRE_RL_nodeVector_3_clientVcFifo_bid_1,
       CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_canonicalize,
       CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_canonicalize,
       CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_crossbar_fatal,
       CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_inPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_inPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_outPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_outPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_portSelectControl,
       CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_processInPortDn,
       CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_processInPortUp,
       CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_processRequests,
       CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_inPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_inPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_outPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_outPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_portSelectControl,
       CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_processInPortDn,
       CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_processInPortUp,
       CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_processRequests,
       CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_inPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_inPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_outPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_outPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_portSelectControl,
       CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_processInPortDn,
       CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_processInPortUp,
       CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_processRequests,
       CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_inPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_inPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_outPortDn_rule_update_final,
       CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_outPortUp_rule_update_final,
       CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_portSelectControl,
       CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_processInPortDn,
       CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_processInPortUp,
       CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_processRequests,
       CAN_FIRE_RL_nodeVector_3_crossbar_rowDnToRowDn,
       CAN_FIRE_RL_nodeVector_3_crossbar_rowDnToRowUp,
       CAN_FIRE_RL_nodeVector_3_crossbar_rowUpToRowDn,
       CAN_FIRE_RL_nodeVector_3_crossbar_rowUpToRowUp,
       CAN_FIRE_RL_nodeVector_3_downRingVcFifo_arbiter_every,
       CAN_FIRE_RL_nodeVector_3_downRingVcFifo_bid,
       CAN_FIRE_RL_nodeVector_3_downRingVcFifo_bid_1,
       CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_canonicalize,
       CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_canonicalize,
       CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_1,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_2,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_3,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_4,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_5,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_6,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_7,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle1CamLookup,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle2RamOperation,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_1,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_2,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_3,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_4,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_5,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_6,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_7,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_canonicalize,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_indexPool_initializePool,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_ageControl,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_ageThreshold,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_doDeque,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_fifo_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_fifo_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_setFirstCore,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_overRun,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1__dreg_update,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_setFirstCore,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_overRun,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1__dreg_update,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_setFirstCore,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_overRun,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1__dreg_update,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_1,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_2,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_3,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_4,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_5,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_6,
       CAN_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_7,
       CAN_FIRE_RL_nodeVector_3_fromClientVCFifoToCrossbar,
       CAN_FIRE_RL_nodeVector_3_fromCrossbarToFlitToPacket,
       CAN_FIRE_RL_nodeVector_3_fromDownVCFifoToCrossbar,
       CAN_FIRE_RL_nodeVector_3_fromPacket2FlitToVCFifo,
       CAN_FIRE_RL_nodeVector_3_fromUpVCFifoToCrossbar,
       CAN_FIRE_RL_nodeVector_3_packetToFlit_enqFlit,
       CAN_FIRE_RL_nodeVector_3_packetToFlit_flitFifo_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_packetToFlit_flitFifo_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_packetToFlit_fltCount_count,
       CAN_FIRE_RL_nodeVector_3_packetToFlit_packetFifo_rule_update_final,
       CAN_FIRE_RL_nodeVector_3_packetToFlit_pktCount_count,
       CAN_FIRE_RL_nodeVector_3_packetToFlit_vcCount_count,
       CAN_FIRE_RL_nodeVector_3_upRingVcFifo_arbiter_every,
       CAN_FIRE_RL_nodeVector_3_upRingVcFifo_bid,
       CAN_FIRE_RL_nodeVector_3_upRingVcFifo_bid_1,
       CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_canonicalize,
       CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_canonicalize,
       CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_do_stuff,
       CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_do_stuff,
       CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempData_do_stuff,
       CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       CAN_FIRE_RL_putFlitToNext,
       CAN_FIRE_RL_putFlitToNext_1,
       CAN_FIRE_RL_putFlitToNext_2,
       CAN_FIRE_RL_putFlitToNext_3,
       CAN_FIRE_deq0,
       CAN_FIRE_deq1,
       CAN_FIRE_deq2,
       CAN_FIRE_deq3,
       CAN_FIRE_enq0,
       CAN_FIRE_enq1,
       CAN_FIRE_enq2,
       CAN_FIRE_enq3,
       WILL_FIRE_RL_getFlitFromNext,
       WILL_FIRE_RL_getFlitFromNext_1,
       WILL_FIRE_RL_getFlitFromNext_2,
       WILL_FIRE_RL_getFlitFromNext_3,
       WILL_FIRE_RL_nodeVector_0_clientVcFifo_arbiter_every,
       WILL_FIRE_RL_nodeVector_0_clientVcFifo_bid,
       WILL_FIRE_RL_nodeVector_0_clientVcFifo_bid_1,
       WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_canonicalize,
       WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_canonicalize,
       WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_crossbar_fatal,
       WILL_FIRE_RL_nodeVector_0_crossbar_level0Dn_inPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_0_crossbar_level0Dn_inPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_0_crossbar_level0Dn_outPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_0_crossbar_level0Dn_outPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_0_crossbar_level0Dn_portSelectControl,
       WILL_FIRE_RL_nodeVector_0_crossbar_level0Dn_processInPortDn,
       WILL_FIRE_RL_nodeVector_0_crossbar_level0Dn_processInPortUp,
       WILL_FIRE_RL_nodeVector_0_crossbar_level0Dn_processRequests,
       WILL_FIRE_RL_nodeVector_0_crossbar_level0Up_inPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_0_crossbar_level0Up_inPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_0_crossbar_level0Up_outPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_0_crossbar_level0Up_outPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_0_crossbar_level0Up_portSelectControl,
       WILL_FIRE_RL_nodeVector_0_crossbar_level0Up_processInPortDn,
       WILL_FIRE_RL_nodeVector_0_crossbar_level0Up_processInPortUp,
       WILL_FIRE_RL_nodeVector_0_crossbar_level0Up_processRequests,
       WILL_FIRE_RL_nodeVector_0_crossbar_level1Dn_inPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_0_crossbar_level1Dn_inPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_0_crossbar_level1Dn_outPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_0_crossbar_level1Dn_outPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_0_crossbar_level1Dn_portSelectControl,
       WILL_FIRE_RL_nodeVector_0_crossbar_level1Dn_processInPortDn,
       WILL_FIRE_RL_nodeVector_0_crossbar_level1Dn_processInPortUp,
       WILL_FIRE_RL_nodeVector_0_crossbar_level1Dn_processRequests,
       WILL_FIRE_RL_nodeVector_0_crossbar_level1Up_inPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_0_crossbar_level1Up_inPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_0_crossbar_level1Up_outPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_0_crossbar_level1Up_outPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_0_crossbar_level1Up_portSelectControl,
       WILL_FIRE_RL_nodeVector_0_crossbar_level1Up_processInPortDn,
       WILL_FIRE_RL_nodeVector_0_crossbar_level1Up_processInPortUp,
       WILL_FIRE_RL_nodeVector_0_crossbar_level1Up_processRequests,
       WILL_FIRE_RL_nodeVector_0_crossbar_rowDnToRowDn,
       WILL_FIRE_RL_nodeVector_0_crossbar_rowDnToRowUp,
       WILL_FIRE_RL_nodeVector_0_crossbar_rowUpToRowDn,
       WILL_FIRE_RL_nodeVector_0_crossbar_rowUpToRowUp,
       WILL_FIRE_RL_nodeVector_0_downRingVcFifo_arbiter_every,
       WILL_FIRE_RL_nodeVector_0_downRingVcFifo_bid,
       WILL_FIRE_RL_nodeVector_0_downRingVcFifo_bid_1,
       WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_canonicalize,
       WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_canonicalize,
       WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_1,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_2,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_3,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_4,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_5,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_6,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_7,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle1CamLookup,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle2RamOperation,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_1,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_2,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_3,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_4,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_5,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_6,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_7,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_canonicalize,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_indexPool_initializePool,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_ageControl,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_ageThreshold,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_doDeque,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_fifo_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_fifo_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_setFirstCore,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_overRun,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1__dreg_update,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_setFirstCore,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_overRun,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1__dreg_update,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_setFirstCore,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_overRun,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1__dreg_update,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_1,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_2,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_3,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_4,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_5,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_6,
       WILL_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_7,
       WILL_FIRE_RL_nodeVector_0_fromClientVCFifoToCrossbar,
       WILL_FIRE_RL_nodeVector_0_fromCrossbarToFlitToPacket,
       WILL_FIRE_RL_nodeVector_0_fromDownVCFifoToCrossbar,
       WILL_FIRE_RL_nodeVector_0_fromPacket2FlitToVCFifo,
       WILL_FIRE_RL_nodeVector_0_fromUpVCFifoToCrossbar,
       WILL_FIRE_RL_nodeVector_0_packetToFlit_enqFlit,
       WILL_FIRE_RL_nodeVector_0_packetToFlit_flitFifo_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_packetToFlit_flitFifo_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_packetToFlit_fltCount_count,
       WILL_FIRE_RL_nodeVector_0_packetToFlit_packetFifo_rule_update_final,
       WILL_FIRE_RL_nodeVector_0_packetToFlit_pktCount_count,
       WILL_FIRE_RL_nodeVector_0_packetToFlit_vcCount_count,
       WILL_FIRE_RL_nodeVector_0_upRingVcFifo_arbiter_every,
       WILL_FIRE_RL_nodeVector_0_upRingVcFifo_bid,
       WILL_FIRE_RL_nodeVector_0_upRingVcFifo_bid_1,
       WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_canonicalize,
       WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_canonicalize,
       WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_clientVcFifo_arbiter_every,
       WILL_FIRE_RL_nodeVector_1_clientVcFifo_bid,
       WILL_FIRE_RL_nodeVector_1_clientVcFifo_bid_1,
       WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_canonicalize,
       WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_canonicalize,
       WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_crossbar_fatal,
       WILL_FIRE_RL_nodeVector_1_crossbar_level0Dn_inPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_1_crossbar_level0Dn_inPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_1_crossbar_level0Dn_outPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_1_crossbar_level0Dn_outPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_1_crossbar_level0Dn_portSelectControl,
       WILL_FIRE_RL_nodeVector_1_crossbar_level0Dn_processInPortDn,
       WILL_FIRE_RL_nodeVector_1_crossbar_level0Dn_processInPortUp,
       WILL_FIRE_RL_nodeVector_1_crossbar_level0Dn_processRequests,
       WILL_FIRE_RL_nodeVector_1_crossbar_level0Up_inPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_1_crossbar_level0Up_inPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_1_crossbar_level0Up_outPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_1_crossbar_level0Up_outPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_1_crossbar_level0Up_portSelectControl,
       WILL_FIRE_RL_nodeVector_1_crossbar_level0Up_processInPortDn,
       WILL_FIRE_RL_nodeVector_1_crossbar_level0Up_processInPortUp,
       WILL_FIRE_RL_nodeVector_1_crossbar_level0Up_processRequests,
       WILL_FIRE_RL_nodeVector_1_crossbar_level1Dn_inPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_1_crossbar_level1Dn_inPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_1_crossbar_level1Dn_outPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_1_crossbar_level1Dn_outPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_1_crossbar_level1Dn_portSelectControl,
       WILL_FIRE_RL_nodeVector_1_crossbar_level1Dn_processInPortDn,
       WILL_FIRE_RL_nodeVector_1_crossbar_level1Dn_processInPortUp,
       WILL_FIRE_RL_nodeVector_1_crossbar_level1Dn_processRequests,
       WILL_FIRE_RL_nodeVector_1_crossbar_level1Up_inPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_1_crossbar_level1Up_inPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_1_crossbar_level1Up_outPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_1_crossbar_level1Up_outPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_1_crossbar_level1Up_portSelectControl,
       WILL_FIRE_RL_nodeVector_1_crossbar_level1Up_processInPortDn,
       WILL_FIRE_RL_nodeVector_1_crossbar_level1Up_processInPortUp,
       WILL_FIRE_RL_nodeVector_1_crossbar_level1Up_processRequests,
       WILL_FIRE_RL_nodeVector_1_crossbar_rowDnToRowDn,
       WILL_FIRE_RL_nodeVector_1_crossbar_rowDnToRowUp,
       WILL_FIRE_RL_nodeVector_1_crossbar_rowUpToRowDn,
       WILL_FIRE_RL_nodeVector_1_crossbar_rowUpToRowUp,
       WILL_FIRE_RL_nodeVector_1_downRingVcFifo_arbiter_every,
       WILL_FIRE_RL_nodeVector_1_downRingVcFifo_bid,
       WILL_FIRE_RL_nodeVector_1_downRingVcFifo_bid_1,
       WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_canonicalize,
       WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_canonicalize,
       WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_1,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_2,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_3,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_4,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_5,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_6,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_7,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle1CamLookup,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle2RamOperation,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_1,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_2,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_3,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_4,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_5,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_6,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_7,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_canonicalize,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_indexPool_initializePool,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_ageControl,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_ageThreshold,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_doDeque,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_fifo_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_fifo_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_setFirstCore,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_overRun,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1__dreg_update,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_setFirstCore,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_overRun,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1__dreg_update,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_setFirstCore,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_overRun,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1__dreg_update,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_1,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_2,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_3,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_4,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_5,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_6,
       WILL_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_7,
       WILL_FIRE_RL_nodeVector_1_fromClientVCFifoToCrossbar,
       WILL_FIRE_RL_nodeVector_1_fromCrossbarToFlitToPacket,
       WILL_FIRE_RL_nodeVector_1_fromDownVCFifoToCrossbar,
       WILL_FIRE_RL_nodeVector_1_fromPacket2FlitToVCFifo,
       WILL_FIRE_RL_nodeVector_1_fromUpVCFifoToCrossbar,
       WILL_FIRE_RL_nodeVector_1_packetToFlit_enqFlit,
       WILL_FIRE_RL_nodeVector_1_packetToFlit_flitFifo_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_packetToFlit_flitFifo_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_packetToFlit_fltCount_count,
       WILL_FIRE_RL_nodeVector_1_packetToFlit_packetFifo_rule_update_final,
       WILL_FIRE_RL_nodeVector_1_packetToFlit_pktCount_count,
       WILL_FIRE_RL_nodeVector_1_packetToFlit_vcCount_count,
       WILL_FIRE_RL_nodeVector_1_upRingVcFifo_arbiter_every,
       WILL_FIRE_RL_nodeVector_1_upRingVcFifo_bid,
       WILL_FIRE_RL_nodeVector_1_upRingVcFifo_bid_1,
       WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_canonicalize,
       WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_canonicalize,
       WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_clientVcFifo_arbiter_every,
       WILL_FIRE_RL_nodeVector_2_clientVcFifo_bid,
       WILL_FIRE_RL_nodeVector_2_clientVcFifo_bid_1,
       WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_canonicalize,
       WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_canonicalize,
       WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_crossbar_fatal,
       WILL_FIRE_RL_nodeVector_2_crossbar_level0Dn_inPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_2_crossbar_level0Dn_inPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_2_crossbar_level0Dn_outPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_2_crossbar_level0Dn_outPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_2_crossbar_level0Dn_portSelectControl,
       WILL_FIRE_RL_nodeVector_2_crossbar_level0Dn_processInPortDn,
       WILL_FIRE_RL_nodeVector_2_crossbar_level0Dn_processInPortUp,
       WILL_FIRE_RL_nodeVector_2_crossbar_level0Dn_processRequests,
       WILL_FIRE_RL_nodeVector_2_crossbar_level0Up_inPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_2_crossbar_level0Up_inPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_2_crossbar_level0Up_outPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_2_crossbar_level0Up_outPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_2_crossbar_level0Up_portSelectControl,
       WILL_FIRE_RL_nodeVector_2_crossbar_level0Up_processInPortDn,
       WILL_FIRE_RL_nodeVector_2_crossbar_level0Up_processInPortUp,
       WILL_FIRE_RL_nodeVector_2_crossbar_level0Up_processRequests,
       WILL_FIRE_RL_nodeVector_2_crossbar_level1Dn_inPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_2_crossbar_level1Dn_inPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_2_crossbar_level1Dn_outPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_2_crossbar_level1Dn_outPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_2_crossbar_level1Dn_portSelectControl,
       WILL_FIRE_RL_nodeVector_2_crossbar_level1Dn_processInPortDn,
       WILL_FIRE_RL_nodeVector_2_crossbar_level1Dn_processInPortUp,
       WILL_FIRE_RL_nodeVector_2_crossbar_level1Dn_processRequests,
       WILL_FIRE_RL_nodeVector_2_crossbar_level1Up_inPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_2_crossbar_level1Up_inPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_2_crossbar_level1Up_outPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_2_crossbar_level1Up_outPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_2_crossbar_level1Up_portSelectControl,
       WILL_FIRE_RL_nodeVector_2_crossbar_level1Up_processInPortDn,
       WILL_FIRE_RL_nodeVector_2_crossbar_level1Up_processInPortUp,
       WILL_FIRE_RL_nodeVector_2_crossbar_level1Up_processRequests,
       WILL_FIRE_RL_nodeVector_2_crossbar_rowDnToRowDn,
       WILL_FIRE_RL_nodeVector_2_crossbar_rowDnToRowUp,
       WILL_FIRE_RL_nodeVector_2_crossbar_rowUpToRowDn,
       WILL_FIRE_RL_nodeVector_2_crossbar_rowUpToRowUp,
       WILL_FIRE_RL_nodeVector_2_downRingVcFifo_arbiter_every,
       WILL_FIRE_RL_nodeVector_2_downRingVcFifo_bid,
       WILL_FIRE_RL_nodeVector_2_downRingVcFifo_bid_1,
       WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_canonicalize,
       WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_canonicalize,
       WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_1,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_2,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_3,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_4,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_5,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_6,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_7,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle1CamLookup,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle2RamOperation,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_1,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_2,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_3,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_4,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_5,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_6,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_7,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_canonicalize,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_indexPool_initializePool,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_ageControl,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_ageThreshold,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_doDeque,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_fifo_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_fifo_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_setFirstCore,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_overRun,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1__dreg_update,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_setFirstCore,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_overRun,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1__dreg_update,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_setFirstCore,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_overRun,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1__dreg_update,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_1,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_2,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_3,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_4,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_5,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_6,
       WILL_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_7,
       WILL_FIRE_RL_nodeVector_2_fromClientVCFifoToCrossbar,
       WILL_FIRE_RL_nodeVector_2_fromCrossbarToFlitToPacket,
       WILL_FIRE_RL_nodeVector_2_fromDownVCFifoToCrossbar,
       WILL_FIRE_RL_nodeVector_2_fromPacket2FlitToVCFifo,
       WILL_FIRE_RL_nodeVector_2_fromUpVCFifoToCrossbar,
       WILL_FIRE_RL_nodeVector_2_packetToFlit_enqFlit,
       WILL_FIRE_RL_nodeVector_2_packetToFlit_flitFifo_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_packetToFlit_flitFifo_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_packetToFlit_fltCount_count,
       WILL_FIRE_RL_nodeVector_2_packetToFlit_packetFifo_rule_update_final,
       WILL_FIRE_RL_nodeVector_2_packetToFlit_pktCount_count,
       WILL_FIRE_RL_nodeVector_2_packetToFlit_vcCount_count,
       WILL_FIRE_RL_nodeVector_2_upRingVcFifo_arbiter_every,
       WILL_FIRE_RL_nodeVector_2_upRingVcFifo_bid,
       WILL_FIRE_RL_nodeVector_2_upRingVcFifo_bid_1,
       WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_canonicalize,
       WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_canonicalize,
       WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_clientVcFifo_arbiter_every,
       WILL_FIRE_RL_nodeVector_3_clientVcFifo_bid,
       WILL_FIRE_RL_nodeVector_3_clientVcFifo_bid_1,
       WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_canonicalize,
       WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_canonicalize,
       WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_crossbar_fatal,
       WILL_FIRE_RL_nodeVector_3_crossbar_level0Dn_inPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_3_crossbar_level0Dn_inPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_3_crossbar_level0Dn_outPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_3_crossbar_level0Dn_outPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_3_crossbar_level0Dn_portSelectControl,
       WILL_FIRE_RL_nodeVector_3_crossbar_level0Dn_processInPortDn,
       WILL_FIRE_RL_nodeVector_3_crossbar_level0Dn_processInPortUp,
       WILL_FIRE_RL_nodeVector_3_crossbar_level0Dn_processRequests,
       WILL_FIRE_RL_nodeVector_3_crossbar_level0Up_inPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_3_crossbar_level0Up_inPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_3_crossbar_level0Up_outPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_3_crossbar_level0Up_outPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_3_crossbar_level0Up_portSelectControl,
       WILL_FIRE_RL_nodeVector_3_crossbar_level0Up_processInPortDn,
       WILL_FIRE_RL_nodeVector_3_crossbar_level0Up_processInPortUp,
       WILL_FIRE_RL_nodeVector_3_crossbar_level0Up_processRequests,
       WILL_FIRE_RL_nodeVector_3_crossbar_level1Dn_inPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_3_crossbar_level1Dn_inPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_3_crossbar_level1Dn_outPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_3_crossbar_level1Dn_outPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_3_crossbar_level1Dn_portSelectControl,
       WILL_FIRE_RL_nodeVector_3_crossbar_level1Dn_processInPortDn,
       WILL_FIRE_RL_nodeVector_3_crossbar_level1Dn_processInPortUp,
       WILL_FIRE_RL_nodeVector_3_crossbar_level1Dn_processRequests,
       WILL_FIRE_RL_nodeVector_3_crossbar_level1Up_inPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_3_crossbar_level1Up_inPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_3_crossbar_level1Up_outPortDn_rule_update_final,
       WILL_FIRE_RL_nodeVector_3_crossbar_level1Up_outPortUp_rule_update_final,
       WILL_FIRE_RL_nodeVector_3_crossbar_level1Up_portSelectControl,
       WILL_FIRE_RL_nodeVector_3_crossbar_level1Up_processInPortDn,
       WILL_FIRE_RL_nodeVector_3_crossbar_level1Up_processInPortUp,
       WILL_FIRE_RL_nodeVector_3_crossbar_level1Up_processRequests,
       WILL_FIRE_RL_nodeVector_3_crossbar_rowDnToRowDn,
       WILL_FIRE_RL_nodeVector_3_crossbar_rowDnToRowUp,
       WILL_FIRE_RL_nodeVector_3_crossbar_rowUpToRowDn,
       WILL_FIRE_RL_nodeVector_3_crossbar_rowUpToRowUp,
       WILL_FIRE_RL_nodeVector_3_downRingVcFifo_arbiter_every,
       WILL_FIRE_RL_nodeVector_3_downRingVcFifo_bid,
       WILL_FIRE_RL_nodeVector_3_downRingVcFifo_bid_1,
       WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_canonicalize,
       WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_canonicalize,
       WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_1,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_2,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_3,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_4,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_5,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_6,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_7,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle1CamLookup,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle2RamOperation,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_1,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_2,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_3,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_4,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_5,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_6,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_7,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_canonicalize,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_indexPool_initializePool,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_ageControl,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_ageThreshold,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_doDeque,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_fifo_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_fifo_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_setFirstCore,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_overRun,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1__dreg_update,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_setFirstCore,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_overRun,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1__dreg_update,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_setFirstCore,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_overRun,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1__dreg_update,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_1,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_2,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_3,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_4,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_5,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_6,
       WILL_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_7,
       WILL_FIRE_RL_nodeVector_3_fromClientVCFifoToCrossbar,
       WILL_FIRE_RL_nodeVector_3_fromCrossbarToFlitToPacket,
       WILL_FIRE_RL_nodeVector_3_fromDownVCFifoToCrossbar,
       WILL_FIRE_RL_nodeVector_3_fromPacket2FlitToVCFifo,
       WILL_FIRE_RL_nodeVector_3_fromUpVCFifoToCrossbar,
       WILL_FIRE_RL_nodeVector_3_packetToFlit_enqFlit,
       WILL_FIRE_RL_nodeVector_3_packetToFlit_flitFifo_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_packetToFlit_flitFifo_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_packetToFlit_fltCount_count,
       WILL_FIRE_RL_nodeVector_3_packetToFlit_packetFifo_rule_update_final,
       WILL_FIRE_RL_nodeVector_3_packetToFlit_pktCount_count,
       WILL_FIRE_RL_nodeVector_3_packetToFlit_vcCount_count,
       WILL_FIRE_RL_nodeVector_3_upRingVcFifo_arbiter_every,
       WILL_FIRE_RL_nodeVector_3_upRingVcFifo_bid,
       WILL_FIRE_RL_nodeVector_3_upRingVcFifo_bid_1,
       WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_canonicalize,
       WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_canonicalize,
       WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_do_stuff,
       WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_do_stuff,
       WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempData_do_stuff,
       WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff,
       WILL_FIRE_RL_putFlitToNext,
       WILL_FIRE_RL_putFlitToNext_1,
       WILL_FIRE_RL_putFlitToNext_2,
       WILL_FIRE_RL_putFlitToNext_3,
       WILL_FIRE_deq0,
       WILL_FIRE_deq1,
       WILL_FIRE_deq2,
       WILL_FIRE_deq3,
       WILL_FIRE_enq0,
       WILL_FIRE_enq1,
       WILL_FIRE_enq2,
       WILL_FIRE_enq3;

  // inputs to muxes for submodule ports
  wire [5 : 0] MUX_nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wset_1__VAL_1,
	       MUX_nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wset_1__VAL_1,
	       MUX_nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wset_1__VAL_1,
	       MUX_nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wset_1__VAL_1;
  wire [4 : 0] MUX_nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_wires$wset_1__VAL_1,
	       MUX_nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_wires$wset_1__VAL_1,
	       MUX_nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_wires$wset_1__VAL_1,
	       MUX_nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_wires$wset_1__VAL_1;
  wire MUX_nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_probes$wset_1__SEL_1,
       MUX_nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_probes$wset_1__SEL_1,
       MUX_nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_probes$wset_1__SEL_1,
       MUX_nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_probes$wset_1__SEL_1;

  // remaining internal signals
  reg [63 : 0] v__h107731,
	       v__h108274,
	       v__h108311,
	       v__h132074,
	       v__h135528,
	       v__h137882,
	       v__h139982,
	       v__h140938,
	       v__h248719,
	       v__h249262,
	       v__h249299,
	       v__h273062,
	       v__h276516,
	       v__h279144,
	       v__h281244,
	       v__h282200,
	       v__h389979,
	       v__h390522,
	       v__h390559,
	       v__h414322,
	       v__h417776,
	       v__h420404,
	       v__h422504,
	       v__h423460,
	       v__h531239,
	       v__h531782,
	       v__h531819,
	       v__h555582,
	       v__h559036,
	       v__h561941,
	       v__h564041,
	       v__h564997,
	       v__h565269,
	       v__h566988,
	       v__h568761,
	       v__h570480,
	       v__h572253,
	       v__h573972,
	       v__h575745,
	       v__h577464,
	       v__h579170,
	       v__h579282,
	       v__h579391,
	       v__h579503,
	       v__h579612,
	       v__h579724,
	       v__h579833,
	       v__h579945;
  reg [31 : 0] IF_nodeVector_0_flitToPacket_packetFifo_fifo_d_ETC___d11840,
	       IF_nodeVector_1_flitToPacket_packetFifo_fifo_d_ETC___d11846,
	       IF_nodeVector_2_flitToPacket_packetFifo_fifo_d_ETC___d11852,
	       IF_nodeVector_3_flitToPacket_packetFifo_fifo_d_ETC___d11858;
  reg [18 : 0] CASE_nodeVector_0_clientVcFifo_vcFifoArr_0_deq_ETC__q45,
	       CASE_nodeVector_0_downRingVcFifo_vcFifoArr_0_d_ETC__q47,
	       CASE_nodeVector_0_upRingVcFifo_vcFifoArr_0_deq_ETC__q46,
	       CASE_nodeVector_1_clientVcFifo_vcFifoArr_0_deq_ETC__q48,
	       CASE_nodeVector_1_downRingVcFifo_vcFifoArr_0_d_ETC__q50,
	       CASE_nodeVector_1_upRingVcFifo_vcFifoArr_0_deq_ETC__q49,
	       CASE_nodeVector_2_clientVcFifo_vcFifoArr_0_deq_ETC__q51,
	       CASE_nodeVector_2_downRingVcFifo_vcFifoArr_0_d_ETC__q53,
	       CASE_nodeVector_2_upRingVcFifo_vcFifoArr_0_deq_ETC__q52,
	       CASE_nodeVector_3_clientVcFifo_vcFifoArr_0_deq_ETC__q54,
	       CASE_nodeVector_3_downRingVcFifo_vcFifoArr_0_d_ETC__q56,
	       CASE_nodeVector_3_upRingVcFifo_vcFifoArr_0_deq_ETC__q55;
  reg [8 : 0] CASE_nodeVector_0_clientVcFifo_vcFifoArr_1_deq_ETC__q33,
	      CASE_nodeVector_0_downRingVcFifo_vcFifoArr_1_d_ETC__q35,
	      CASE_nodeVector_0_upRingVcFifo_vcFifoArr_1_deq_ETC__q34,
	      CASE_nodeVector_1_clientVcFifo_vcFifoArr_1_deq_ETC__q36,
	      CASE_nodeVector_1_downRingVcFifo_vcFifoArr_1_d_ETC__q38,
	      CASE_nodeVector_1_upRingVcFifo_vcFifoArr_1_deq_ETC__q37,
	      CASE_nodeVector_2_clientVcFifo_vcFifoArr_1_deq_ETC__q40,
	      CASE_nodeVector_2_downRingVcFifo_vcFifoArr_1_d_ETC__q41,
	      CASE_nodeVector_2_upRingVcFifo_vcFifoArr_1_deq_ETC__q39,
	      CASE_nodeVector_3_clientVcFifo_vcFifoArr_1_deq_ETC__q42,
	      CASE_nodeVector_3_downRingVcFifo_vcFifoArr_1_d_ETC__q44,
	      CASE_nodeVector_3_upRingVcFifo_vcFifoArr_1_deq_ETC__q43;
  reg [7 : 0] IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2351,
	      IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5251,
	      IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8151,
	      IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11051,
	      x_data__h144877,
	      x_data__h286137,
	      x_data__h3881,
	      x_data__h427397,
	      x_first_data__h135338,
	      x_first_data__h135501,
	      x_first_data__h137692,
	      x_first_data__h137855,
	      x_first_data__h139792,
	      x_first_data__h139955,
	      x_first_data__h276326,
	      x_first_data__h276489,
	      x_first_data__h278954,
	      x_first_data__h279117,
	      x_first_data__h281054,
	      x_first_data__h281217,
	      x_first_data__h417586,
	      x_first_data__h417749,
	      x_first_data__h420214,
	      x_first_data__h420377,
	      x_first_data__h422314,
	      x_first_data__h422477,
	      x_first_data__h558846,
	      x_first_data__h559009,
	      x_first_data__h561751,
	      x_first_data__h561914,
	      x_first_data__h563851,
	      x_first_data__h564014;
  reg [3 : 0] IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2339,
	      IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5239,
	      IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8139,
	      IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11039,
	      x_first_pktId__h135336,
	      x_first_pktId__h135499,
	      x_first_pktId__h137690,
	      x_first_pktId__h137853,
	      x_first_pktId__h139790,
	      x_first_pktId__h139953,
	      x_first_pktId__h276324,
	      x_first_pktId__h276487,
	      x_first_pktId__h278952,
	      x_first_pktId__h279115,
	      x_first_pktId__h281052,
	      x_first_pktId__h281215,
	      x_first_pktId__h417584,
	      x_first_pktId__h417747,
	      x_first_pktId__h420212,
	      x_first_pktId__h420375,
	      x_first_pktId__h422312,
	      x_first_pktId__h422475,
	      x_first_pktId__h558844,
	      x_first_pktId__h559007,
	      x_first_pktId__h561749,
	      x_first_pktId__h561912,
	      x_first_pktId__h563849,
	      x_first_pktId__h564012;
  reg [2 : 0] v__h123984, v__h264972, v__h406232, v__h547492;
  reg [1 : 0] IF_IF_nodeVector_0_clientVcFifo_arbiter_grant__ETC___d13728,
	      IF_IF_nodeVector_0_downRingVcFifo_arbiter_gran_ETC___d13746,
	      IF_IF_nodeVector_0_upRingVcFifo_arbiter_grant__ETC___d13737,
	      IF_IF_nodeVector_1_clientVcFifo_arbiter_grant__ETC___d13786,
	      IF_IF_nodeVector_1_downRingVcFifo_arbiter_gran_ETC___d13804,
	      IF_IF_nodeVector_1_upRingVcFifo_arbiter_grant__ETC___d13795,
	      IF_IF_nodeVector_2_clientVcFifo_arbiter_grant__ETC___d13844,
	      IF_IF_nodeVector_2_downRingVcFifo_arbiter_gran_ETC___d13862,
	      IF_IF_nodeVector_2_upRingVcFifo_arbiter_grant__ETC___d13853,
	      IF_IF_nodeVector_3_clientVcFifo_arbiter_grant__ETC___d13902,
	      IF_IF_nodeVector_3_downRingVcFifo_arbiter_gran_ETC___d13920,
	      IF_IF_nodeVector_3_upRingVcFifo_arbiter_grant__ETC___d13911,
	      IF_nodeVector_0_flitToPacket_packetFifo_fifo_d_ETC___d11839,
	      IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2315,
	      IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2323,
	      IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2331,
	      IF_nodeVector_1_flitToPacket_packetFifo_fifo_d_ETC___d11845,
	      IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5215,
	      IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5223,
	      IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5231,
	      IF_nodeVector_2_flitToPacket_packetFifo_fifo_d_ETC___d11851,
	      IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8115,
	      IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8123,
	      IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8131,
	      IF_nodeVector_3_flitToPacket_packetFifo_fifo_d_ETC___d11857,
	      IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11015,
	      IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11023,
	      IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11031,
	      count__h124578,
	      count__h265566,
	      count__h406826,
	      count__h548086,
	      x_first_dest__h135334,
	      x_first_dest__h135497,
	      x_first_dest__h137688,
	      x_first_dest__h137851,
	      x_first_dest__h139788,
	      x_first_dest__h139951,
	      x_first_dest__h276322,
	      x_first_dest__h276485,
	      x_first_dest__h278950,
	      x_first_dest__h279113,
	      x_first_dest__h281050,
	      x_first_dest__h281213,
	      x_first_dest__h417582,
	      x_first_dest__h417745,
	      x_first_dest__h420210,
	      x_first_dest__h420373,
	      x_first_dest__h422310,
	      x_first_dest__h422473,
	      x_first_dest__h558842,
	      x_first_dest__h559005,
	      x_first_dest__h561747,
	      x_first_dest__h561910,
	      x_first_dest__h563847,
	      x_first_dest__h564010,
	      x_first_fltId__h135335,
	      x_first_fltId__h135498,
	      x_first_fltId__h137689,
	      x_first_fltId__h137852,
	      x_first_fltId__h139789,
	      x_first_fltId__h139952,
	      x_first_fltId__h276323,
	      x_first_fltId__h276486,
	      x_first_fltId__h278951,
	      x_first_fltId__h279114,
	      x_first_fltId__h281051,
	      x_first_fltId__h281214,
	      x_first_fltId__h417583,
	      x_first_fltId__h417746,
	      x_first_fltId__h420211,
	      x_first_fltId__h420374,
	      x_first_fltId__h422311,
	      x_first_fltId__h422474,
	      x_first_fltId__h558843,
	      x_first_fltId__h559006,
	      x_first_fltId__h561748,
	      x_first_fltId__h561911,
	      x_first_fltId__h563848,
	      x_first_fltId__h564011,
	      x_first_src__h135333,
	      x_first_src__h135496,
	      x_first_src__h137687,
	      x_first_src__h137850,
	      x_first_src__h139787,
	      x_first_src__h139950,
	      x_first_src__h276321,
	      x_first_src__h276484,
	      x_first_src__h278949,
	      x_first_src__h279112,
	      x_first_src__h281049,
	      x_first_src__h281212,
	      x_first_src__h417581,
	      x_first_src__h417744,
	      x_first_src__h420209,
	      x_first_src__h420372,
	      x_first_src__h422309,
	      x_first_src__h422472,
	      x_first_src__h558841,
	      x_first_src__h559004,
	      x_first_src__h561746,
	      x_first_src__h561909,
	      x_first_src__h563846,
	      x_first_src__h564009;
  reg CASE_nodeVector_0_packetToFlit_flitFifo_enqP_r_ETC__q63,
      CASE_nodeVector_1_packetToFlit_flitFifo_enqP_r_ETC__q81,
      CASE_nodeVector_2_packetToFlit_flitFifo_enqP_r_ETC__q99,
      CASE_nodeVector_3_packetToFlit_flitFifo_enqP_r_ETC__q117,
      IF_nodeVector_0_flitToPacket_packetFifo_fifo_e_ETC___d2250,
      IF_nodeVector_0_flitToPacket_stage2_first__164_ETC___d2184,
      IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d11841,
      IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2302,
      IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2373,
      IF_nodeVector_1_flitToPacket_packetFifo_fifo_e_ETC___d5150,
      IF_nodeVector_1_flitToPacket_stage2_first__064_ETC___d5084,
      IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d11847,
      IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5202,
      IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5273,
      IF_nodeVector_2_flitToPacket_packetFifo_fifo_e_ETC___d8050,
      IF_nodeVector_2_flitToPacket_stage2_first__964_ETC___d7984,
      IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d11853,
      IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8102,
      IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8173,
      IF_nodeVector_3_flitToPacket_packetFifo_fifo_e_ETC___d10950,
      IF_nodeVector_3_flitToPacket_stage2_first__086_ETC___d10884,
      IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11002,
      IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11073,
      IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11859,
      x_first_vcId__h135337,
      x_first_vcId__h135500,
      x_first_vcId__h137691,
      x_first_vcId__h137854,
      x_first_vcId__h139791,
      x_first_vcId__h139954,
      x_first_vcId__h276325,
      x_first_vcId__h276488,
      x_first_vcId__h278953,
      x_first_vcId__h279116,
      x_first_vcId__h281053,
      x_first_vcId__h281216,
      x_first_vcId__h417585,
      x_first_vcId__h417748,
      x_first_vcId__h420213,
      x_first_vcId__h420376,
      x_first_vcId__h422313,
      x_first_vcId__h422476,
      x_first_vcId__h558845,
      x_first_vcId__h559008,
      x_first_vcId__h561750,
      x_first_vcId__h561913,
      x_first_vcId__h563850,
      x_first_vcId__h564013;
  wire [31 : 0] packet_msg__h131530,
		packet_msg__h272518,
		packet_msg__h413778,
		packet_msg__h555038;
  wire [20 : 0] IF_NOT_nodeVector_0_crossbar_level0Dn_wireInUp_ETC___d1013,
		IF_NOT_nodeVector_0_crossbar_level0Dn_wireInUp_ETC___d1024,
		IF_NOT_nodeVector_0_crossbar_level0Up_wireInUp_ETC___d884,
		IF_NOT_nodeVector_0_crossbar_level0Up_wireInUp_ETC___d895,
		IF_NOT_nodeVector_0_crossbar_level1Dn_wireInUp_ETC___d1271,
		IF_NOT_nodeVector_0_crossbar_level1Dn_wireInUp_ETC___d1282,
		IF_NOT_nodeVector_0_crossbar_level1Up_wireInUp_ETC___d1142,
		IF_NOT_nodeVector_0_crossbar_level1Up_wireInUp_ETC___d1153,
		IF_NOT_nodeVector_1_crossbar_level0Dn_wireInUp_ETC___d3914,
		IF_NOT_nodeVector_1_crossbar_level0Dn_wireInUp_ETC___d3925,
		IF_NOT_nodeVector_1_crossbar_level0Up_wireInUp_ETC___d3785,
		IF_NOT_nodeVector_1_crossbar_level0Up_wireInUp_ETC___d3796,
		IF_NOT_nodeVector_1_crossbar_level1Dn_wireInUp_ETC___d4172,
		IF_NOT_nodeVector_1_crossbar_level1Dn_wireInUp_ETC___d4183,
		IF_NOT_nodeVector_1_crossbar_level1Up_wireInUp_ETC___d4043,
		IF_NOT_nodeVector_1_crossbar_level1Up_wireInUp_ETC___d4054,
		IF_NOT_nodeVector_2_crossbar_level0Dn_wireInUp_ETC___d6814,
		IF_NOT_nodeVector_2_crossbar_level0Dn_wireInUp_ETC___d6825,
		IF_NOT_nodeVector_2_crossbar_level0Up_wireInUp_ETC___d6685,
		IF_NOT_nodeVector_2_crossbar_level0Up_wireInUp_ETC___d6696,
		IF_NOT_nodeVector_2_crossbar_level1Dn_wireInUp_ETC___d7072,
		IF_NOT_nodeVector_2_crossbar_level1Dn_wireInUp_ETC___d7083,
		IF_NOT_nodeVector_2_crossbar_level1Up_wireInUp_ETC___d6943,
		IF_NOT_nodeVector_2_crossbar_level1Up_wireInUp_ETC___d6954,
		IF_NOT_nodeVector_3_crossbar_level0Dn_wireInUp_ETC___d9714,
		IF_NOT_nodeVector_3_crossbar_level0Dn_wireInUp_ETC___d9725,
		IF_NOT_nodeVector_3_crossbar_level0Up_wireInUp_ETC___d9585,
		IF_NOT_nodeVector_3_crossbar_level0Up_wireInUp_ETC___d9596,
		IF_NOT_nodeVector_3_crossbar_level1Dn_wireInUp_ETC___d9972,
		IF_NOT_nodeVector_3_crossbar_level1Dn_wireInUp_ETC___d9983,
		IF_NOT_nodeVector_3_crossbar_level1Up_wireInUp_ETC___d9843,
		IF_NOT_nodeVector_3_crossbar_level1Up_wireInUp_ETC___d9854,
		IF_nodeVector_0_crossbar_level0Dn_portSelect_5_ETC___d14644,
		IF_nodeVector_0_crossbar_level0Up_portSelect_2_ETC___d14642,
		IF_nodeVector_0_crossbar_level1Dn_portSelect_2_ETC___d14648,
		IF_nodeVector_0_crossbar_level1Up_portSelect_0_ETC___d14646,
		IF_nodeVector_1_crossbar_level0Dn_portSelect_8_ETC___d14661,
		IF_nodeVector_1_crossbar_level0Up_portSelect_7_ETC___d14659,
		IF_nodeVector_1_crossbar_level1Dn_portSelect_1_ETC___d14665,
		IF_nodeVector_1_crossbar_level1Up_portSelect_9_ETC___d14663,
		IF_nodeVector_2_crossbar_level0Dn_portSelect_7_ETC___d14678,
		IF_nodeVector_2_crossbar_level0Up_portSelect_6_ETC___d14676,
		IF_nodeVector_2_crossbar_level1Dn_portSelect_0_ETC___d14682,
		IF_nodeVector_2_crossbar_level1Up_portSelect_8_ETC___d14680,
		IF_nodeVector_3_crossbar_level0Dn_portSelect_6_ETC___d14695,
		IF_nodeVector_3_crossbar_level0Up_portSelect_5_ETC___d14693,
		IF_nodeVector_3_crossbar_level1Dn_portSelect_9_ETC___d14699,
		IF_nodeVector_3_crossbar_level1Up_portSelect_7_ETC___d14697,
		nodeVector_0_crossbar_level0Dn_inPortDn_tagged_ETC__q4,
		nodeVector_0_crossbar_level0Dn_inPortUp_tagged_ETC__q3,
		nodeVector_0_crossbar_level0Up_inPortDn_tagged_ETC__q2,
		nodeVector_0_crossbar_level0Up_inPortUp_tagged_ETC__q1,
		nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8,
		nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7,
		nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6,
		nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5,
		nodeVector_1_crossbar_level0Dn_inPortDn_tagged_ETC__q12,
		nodeVector_1_crossbar_level0Dn_inPortUp_tagged_ETC__q11,
		nodeVector_1_crossbar_level0Up_inPortDn_tagged_ETC__q10,
		nodeVector_1_crossbar_level0Up_inPortUp_tagged_ETC__q9,
		nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16,
		nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15,
		nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14,
		nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13,
		nodeVector_2_crossbar_level0Dn_inPortDn_tagged_ETC__q20,
		nodeVector_2_crossbar_level0Dn_inPortUp_tagged_ETC__q19,
		nodeVector_2_crossbar_level0Up_inPortDn_tagged_ETC__q18,
		nodeVector_2_crossbar_level0Up_inPortUp_tagged_ETC__q17,
		nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24,
		nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23,
		nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22,
		nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21,
		nodeVector_3_crossbar_level0Dn_inPortDn_tagged_ETC__q28,
		nodeVector_3_crossbar_level0Dn_inPortUp_tagged_ETC__q27,
		nodeVector_3_crossbar_level0Up_inPortDn_tagged_ETC__q26,
		nodeVector_3_crossbar_level0Up_inPortUp_tagged_ETC__q25,
		nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32,
		nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31,
		nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30,
		nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29;
  wire [18 : 0] IF_nodeVector_0_clientVcFifo_arbiter_grant_id__ETC___d2550,
		IF_nodeVector_0_downRingVcFifo_arbiter_grant_i_ETC___d2890,
		IF_nodeVector_0_upRingVcFifo_arbiter_grant_id__ETC___d2720,
		IF_nodeVector_1_clientVcFifo_arbiter_grant_id__ETC___d5450,
		IF_nodeVector_1_downRingVcFifo_arbiter_grant_i_ETC___d5790,
		IF_nodeVector_1_upRingVcFifo_arbiter_grant_id__ETC___d5620,
		IF_nodeVector_2_clientVcFifo_arbiter_grant_id__ETC___d8350,
		IF_nodeVector_2_downRingVcFifo_arbiter_grant_i_ETC___d8690,
		IF_nodeVector_2_upRingVcFifo_arbiter_grant_id__ETC___d8520,
		IF_nodeVector_3_clientVcFifo_arbiter_grant_id__ETC___d11250,
		IF_nodeVector_3_downRingVcFifo_arbiter_grant_i_ETC___d11590,
		IF_nodeVector_3_upRingVcFifo_arbiter_grant_id__ETC___d11420;
  wire [14 : 0] IF_nodeVector_0_clientVcFifo_arbiter_grant_id__ETC___d2541,
		IF_nodeVector_0_downRingVcFifo_arbiter_grant_i_ETC___d2881,
		IF_nodeVector_0_upRingVcFifo_arbiter_grant_id__ETC___d2711,
		IF_nodeVector_1_clientVcFifo_arbiter_grant_id__ETC___d5441,
		IF_nodeVector_1_downRingVcFifo_arbiter_grant_i_ETC___d5781,
		IF_nodeVector_1_upRingVcFifo_arbiter_grant_id__ETC___d5611,
		IF_nodeVector_2_clientVcFifo_arbiter_grant_id__ETC___d8341,
		IF_nodeVector_2_downRingVcFifo_arbiter_grant_i_ETC___d8681,
		IF_nodeVector_2_upRingVcFifo_arbiter_grant_id__ETC___d8511,
		IF_nodeVector_3_clientVcFifo_arbiter_grant_id__ETC___d11241,
		IF_nodeVector_3_downRingVcFifo_arbiter_grant_i_ETC___d11581,
		IF_nodeVector_3_upRingVcFifo_arbiter_grant_id__ETC___d11411;
  wire [4 : 0] IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d11869,
	       IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d11876,
	       IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d11883,
	       IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d11890,
	       cnt__h114726,
	       cnt__h255714,
	       cnt__h396974,
	       cnt__h538234,
	       def__h110128,
	       def__h111073,
	       def__h251116,
	       def__h252061,
	       def__h392376,
	       def__h393321,
	       def__h533636,
	       def__h534581,
	       nodeVector_0_flitToPacket_indexPool_indexFifo__ETC__q57,
	       nodeVector_0_flitToPacket_indexPool_indexFifo__ETC__q78,
	       nodeVector_1_flitToPacket_indexPool_indexFifo__ETC__q58,
	       nodeVector_1_flitToPacket_indexPool_indexFifo__ETC__q96,
	       nodeVector_2_flitToPacket_indexPool_indexFifo__ETC__q114,
	       nodeVector_2_flitToPacket_indexPool_indexFifo__ETC__q59,
	       nodeVector_3_flitToPacket_indexPool_indexFifo__ETC__q132,
	       nodeVector_3_flitToPacket_indexPool_indexFifo__ETC__q60,
	       x__h115005,
	       x__h115007,
	       x__h255993,
	       x__h255995,
	       x__h397253,
	       x__h397255,
	       x__h538513,
	       x__h538515,
	       y__h115006,
	       y__h255994,
	       y__h397254,
	       y__h538514;
  wire [3 : 0] IF_nodeVector_0_clientVcFifo_vcFifoArr_0_tempE_ETC___d11863,
	       IF_nodeVector_0_clientVcFifo_vcFifoArr_1_tempE_ETC___d11864,
	       IF_nodeVector_0_downRingVcFifo_vcFifoArr_0_tem_ETC___d11867,
	       IF_nodeVector_0_downRingVcFifo_vcFifoArr_1_tem_ETC___d11868,
	       IF_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11865,
	       IF_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11866,
	       IF_nodeVector_1_clientVcFifo_vcFifoArr_0_tempE_ETC___d11870,
	       IF_nodeVector_1_clientVcFifo_vcFifoArr_1_tempE_ETC___d11871,
	       IF_nodeVector_1_downRingVcFifo_vcFifoArr_0_tem_ETC___d11874,
	       IF_nodeVector_1_downRingVcFifo_vcFifoArr_1_tem_ETC___d11875,
	       IF_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11872,
	       IF_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11873,
	       IF_nodeVector_2_clientVcFifo_vcFifoArr_0_tempE_ETC___d11877,
	       IF_nodeVector_2_clientVcFifo_vcFifoArr_1_tempE_ETC___d11878,
	       IF_nodeVector_2_downRingVcFifo_vcFifoArr_0_tem_ETC___d11881,
	       IF_nodeVector_2_downRingVcFifo_vcFifoArr_1_tem_ETC___d11882,
	       IF_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11879,
	       IF_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11880,
	       IF_nodeVector_3_clientVcFifo_vcFifoArr_0_tempE_ETC___d11884,
	       IF_nodeVector_3_clientVcFifo_vcFifoArr_1_tempE_ETC___d11885,
	       IF_nodeVector_3_downRingVcFifo_vcFifoArr_0_tem_ETC___d11888,
	       IF_nodeVector_3_downRingVcFifo_vcFifoArr_1_tem_ETC___d11889,
	       IF_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11886,
	       IF_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11887,
	       cnt0__h107311,
	       cnt0__h143302,
	       cnt0__h2306,
	       cnt0__h248299,
	       cnt0__h284562,
	       cnt0__h389559,
	       cnt0__h425822,
	       cnt0__h530819,
	       cnt1__h107312,
	       cnt1__h143303,
	       cnt1__h2307,
	       cnt1__h248300,
	       cnt1__h284563,
	       cnt1__h389560,
	       cnt1__h425823,
	       cnt1__h530820,
	       cnt__h10301,
	       cnt__h151297,
	       cnt__h158795,
	       cnt__h168511,
	       cnt__h176009,
	       cnt__h17799,
	       cnt__h185725,
	       cnt__h193223,
	       cnt__h27518,
	       cnt__h292557,
	       cnt__h300055,
	       cnt__h309771,
	       cnt__h317269,
	       cnt__h326985,
	       cnt__h334483,
	       cnt__h35016,
	       cnt__h433817,
	       cnt__h441315,
	       cnt__h44732,
	       cnt__h451031,
	       cnt__h458529,
	       cnt__h468245,
	       cnt__h475743,
	       cnt__h52230,
	       def__h106485,
	       def__h13086,
	       def__h14031,
	       def__h142476,
	       def__h146584,
	       def__h147529,
	       def__h1480,
	       def__h154082,
	       def__h155027,
	       def__h163798,
	       def__h164743,
	       def__h171296,
	       def__h172241,
	       def__h181012,
	       def__h181957,
	       def__h188510,
	       def__h189455,
	       def__h22805,
	       def__h23750,
	       def__h247473,
	       def__h283736,
	       def__h287844,
	       def__h288789,
	       def__h295342,
	       def__h296287,
	       def__h30303,
	       def__h305058,
	       def__h306003,
	       def__h31248,
	       def__h312556,
	       def__h313501,
	       def__h322272,
	       def__h323217,
	       def__h329770,
	       def__h330715,
	       def__h388733,
	       def__h40019,
	       def__h40964,
	       def__h424996,
	       def__h429104,
	       def__h430049,
	       def__h436602,
	       def__h437547,
	       def__h446318,
	       def__h447263,
	       def__h453816,
	       def__h454761,
	       def__h463532,
	       def__h464477,
	       def__h471030,
	       def__h471975,
	       def__h47517,
	       def__h48462,
	       def__h529993,
	       def__h5588,
	       def__h6533,
	       n__read__h131030,
	       n__read__h144209,
	       n__read__h272018,
	       n__read__h285469,
	       n__read__h3213,
	       n__read__h413278,
	       n__read__h426729,
	       n__read__h554538,
	       n_pktId__h232913,
	       n_pktId__h233636,
	       n_pktId__h234359,
	       n_pktId__h235082,
	       n_pktId__h235805,
	       n_pktId__h236528,
	       n_pktId__h237251,
	       n_pktId__h237974,
	       n_pktId__h374173,
	       n_pktId__h374896,
	       n_pktId__h375619,
	       n_pktId__h376342,
	       n_pktId__h377065,
	       n_pktId__h377788,
	       n_pktId__h378511,
	       n_pktId__h379234,
	       n_pktId__h515433,
	       n_pktId__h516156,
	       n_pktId__h516879,
	       n_pktId__h517602,
	       n_pktId__h518325,
	       n_pktId__h519048,
	       n_pktId__h519771,
	       n_pktId__h520494,
	       n_pktId__h91925,
	       n_pktId__h92648,
	       n_pktId__h93371,
	       n_pktId__h94094,
	       n_pktId__h94817,
	       n_pktId__h95540,
	       n_pktId__h96263,
	       n_pktId__h96986,
	       nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r_P_ETC__q65,
	       nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_r_P_ETC__q64,
	       nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r_P_ETC__q67,
	       nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_r_P_ETC__q66,
	       nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r_ETC__q73,
	       nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_r_ETC__q72,
	       nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r_ETC__q75,
	       nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_r_ETC__q74,
	       nodeVector_0_flitToPacket_packetFifo_fifo_deqP_ETC__q77,
	       nodeVector_0_flitToPacket_packetFifo_fifo_enqP_ETC__q76,
	       nodeVector_0_packetToFlit_flitFifo_deqP_r_PLUS_1__q62,
	       nodeVector_0_packetToFlit_flitFifo_enqP_r_PLUS_1__q61,
	       nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r_P_ETC__q69,
	       nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_r_P_ETC__q68,
	       nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r_P_ETC__q71,
	       nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_r_P_ETC__q70,
	       nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r_P_ETC__q83,
	       nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_r_P_ETC__q82,
	       nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r_P_ETC__q85,
	       nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_r_P_ETC__q84,
	       nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r_ETC__q91,
	       nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_r_ETC__q90,
	       nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r_ETC__q93,
	       nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_r_ETC__q92,
	       nodeVector_1_flitToPacket_packetFifo_fifo_deqP_ETC__q95,
	       nodeVector_1_flitToPacket_packetFifo_fifo_enqP_ETC__q94,
	       nodeVector_1_packetToFlit_flitFifo_deqP_r_PLUS_1__q80,
	       nodeVector_1_packetToFlit_flitFifo_enqP_r_PLUS_1__q79,
	       nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r_P_ETC__q87,
	       nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_r_P_ETC__q86,
	       nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r_P_ETC__q89,
	       nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_r_P_ETC__q88,
	       nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r_P_ETC__q101,
	       nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_r_P_ETC__q100,
	       nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r_P_ETC__q103,
	       nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_r_P_ETC__q102,
	       nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r_ETC__q109,
	       nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_r_ETC__q108,
	       nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r_ETC__q111,
	       nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_r_ETC__q110,
	       nodeVector_2_flitToPacket_packetFifo_fifo_deqP_ETC__q113,
	       nodeVector_2_flitToPacket_packetFifo_fifo_enqP_ETC__q112,
	       nodeVector_2_packetToFlit_flitFifo_deqP_r_PLUS_1__q98,
	       nodeVector_2_packetToFlit_flitFifo_enqP_r_PLUS_1__q97,
	       nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r_P_ETC__q105,
	       nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_r_P_ETC__q104,
	       nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r_P_ETC__q107,
	       nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_r_P_ETC__q106,
	       nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r_P_ETC__q119,
	       nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_r_P_ETC__q118,
	       nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r_P_ETC__q121,
	       nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_r_P_ETC__q120,
	       nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r_ETC__q127,
	       nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_r_ETC__q126,
	       nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r_ETC__q129,
	       nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_r_ETC__q128,
	       nodeVector_3_flitToPacket_packetFifo_fifo_deqP_ETC__q131,
	       nodeVector_3_flitToPacket_packetFifo_fifo_enqP_ETC__q130,
	       nodeVector_3_packetToFlit_flitFifo_deqP_r_PLUS_1__q116,
	       nodeVector_3_packetToFlit_flitFifo_enqP_r_PLUS_1__q115,
	       nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r_P_ETC__q123,
	       nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_r_P_ETC__q122,
	       nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r_P_ETC__q125,
	       nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_r_P_ETC__q124,
	       x__h10580,
	       x__h10582,
	       x__h131088,
	       x__h131090,
	       x__h132194,
	       x__h132196,
	       x__h143493,
	       x__h151576,
	       x__h151578,
	       x__h159074,
	       x__h159076,
	       x__h168790,
	       x__h168792,
	       x__h176288,
	       x__h176290,
	       x__h18078,
	       x__h18080,
	       x__h186004,
	       x__h186006,
	       x__h193502,
	       x__h193504,
	       x__h2497,
	       x__h272076,
	       x__h272078,
	       x__h273182,
	       x__h273184,
	       x__h27797,
	       x__h27799,
	       x__h284753,
	       x__h292836,
	       x__h292838,
	       x__h300334,
	       x__h300336,
	       x__h310050,
	       x__h310052,
	       x__h317548,
	       x__h317550,
	       x__h327264,
	       x__h327266,
	       x__h334762,
	       x__h334764,
	       x__h35295,
	       x__h35297,
	       x__h413336,
	       x__h413338,
	       x__h414442,
	       x__h414444,
	       x__h426013,
	       x__h434096,
	       x__h434098,
	       x__h441594,
	       x__h441596,
	       x__h45011,
	       x__h45013,
	       x__h451310,
	       x__h451312,
	       x__h458808,
	       x__h458810,
	       x__h468524,
	       x__h468526,
	       x__h476022,
	       x__h476024,
	       x__h52509,
	       x__h52511,
	       x__h554596,
	       x__h554598,
	       x__h555702,
	       x__h555704,
	       y__h10581,
	       y__h107936,
	       y__h131089,
	       y__h132195,
	       y__h144268,
	       y__h151577,
	       y__h159075,
	       y__h168791,
	       y__h176289,
	       y__h18079,
	       y__h186005,
	       y__h193503,
	       y__h248924,
	       y__h272077,
	       y__h273183,
	       y__h27798,
	       y__h285528,
	       y__h292837,
	       y__h300335,
	       y__h310051,
	       y__h317549,
	       y__h3272,
	       y__h327265,
	       y__h334763,
	       y__h35296,
	       y__h390184,
	       y__h413337,
	       y__h414443,
	       y__h426788,
	       y__h434097,
	       y__h441595,
	       y__h45012,
	       y__h451311,
	       y__h458809,
	       y__h468525,
	       y__h476023,
	       y__h52510,
	       y__h531444,
	       y__h554597,
	       y__h555703;
  wire [2 : 0] IF_IF_nodeVector_0_flitToPacket_validEntry_wir_ETC___d11892,
	       IF_IF_nodeVector_0_flitToPacket_validEntry_wir_ETC___d11893,
	       IF_IF_nodeVector_0_flitToPacket_validEntry_wir_ETC___d11894,
	       IF_IF_nodeVector_0_flitToPacket_validEntry_wir_ETC___d11895,
	       IF_IF_nodeVector_0_flitToPacket_validEntry_wir_ETC___d11896,
	       IF_IF_nodeVector_1_flitToPacket_validEntry_wir_ETC___d11912,
	       IF_IF_nodeVector_1_flitToPacket_validEntry_wir_ETC___d11913,
	       IF_IF_nodeVector_1_flitToPacket_validEntry_wir_ETC___d11914,
	       IF_IF_nodeVector_1_flitToPacket_validEntry_wir_ETC___d11915,
	       IF_IF_nodeVector_1_flitToPacket_validEntry_wir_ETC___d11916,
	       IF_IF_nodeVector_2_flitToPacket_validEntry_wir_ETC___d11932,
	       IF_IF_nodeVector_2_flitToPacket_validEntry_wir_ETC___d11933,
	       IF_IF_nodeVector_2_flitToPacket_validEntry_wir_ETC___d11934,
	       IF_IF_nodeVector_2_flitToPacket_validEntry_wir_ETC___d11935,
	       IF_IF_nodeVector_2_flitToPacket_validEntry_wir_ETC___d11936,
	       IF_IF_nodeVector_3_flitToPacket_validEntry_wir_ETC___d11952,
	       IF_IF_nodeVector_3_flitToPacket_validEntry_wir_ETC___d11953,
	       IF_IF_nodeVector_3_flitToPacket_validEntry_wir_ETC___d11954,
	       IF_IF_nodeVector_3_flitToPacket_validEntry_wir_ETC___d11955,
	       IF_IF_nodeVector_3_flitToPacket_validEntry_wir_ETC___d11956,
	       _theResult_____2_fst__h122239,
	       _theResult_____2_fst__h263227,
	       _theResult_____2_fst__h404487,
	       _theResult_____2_fst__h545747,
	       nodeVector_0_flitToPacket_ramArr_0_serverAdapt_ETC___d1801,
	       nodeVector_0_flitToPacket_ramArr_1_serverAdapt_ETC___d1860,
	       nodeVector_0_flitToPacket_ramArr_2_serverAdapt_ETC___d1919,
	       nodeVector_1_flitToPacket_ramArr_0_serverAdapt_ETC___d4701,
	       nodeVector_1_flitToPacket_ramArr_1_serverAdapt_ETC___d4760,
	       nodeVector_1_flitToPacket_ramArr_2_serverAdapt_ETC___d4819,
	       nodeVector_2_flitToPacket_ramArr_0_serverAdapt_ETC___d7601,
	       nodeVector_2_flitToPacket_ramArr_1_serverAdapt_ETC___d7660,
	       nodeVector_2_flitToPacket_ramArr_2_serverAdapt_ETC___d7719,
	       nodeVector_3_flitToPacket_ramArr_0_serverAdapt_ETC___d10501,
	       nodeVector_3_flitToPacket_ramArr_1_serverAdapt_ETC___d10560,
	       nodeVector_3_flitToPacket_ramArr_2_serverAdapt_ETC___d10619,
	       v__h122234,
	       v__h263222,
	       v__h404482,
	       v__h545742;
  wire [1 : 0] IF_nodeVector_0_clientVcFifo_arbiter_grant_id__ETC___d11842,
	       IF_nodeVector_0_downRingVcFifo_arbiter_grant_i_ETC___d11844,
	       IF_nodeVector_0_upRingVcFifo_arbiter_grant_id__ETC___d11843,
	       IF_nodeVector_1_clientVcFifo_arbiter_grant_id__ETC___d11848,
	       IF_nodeVector_1_downRingVcFifo_arbiter_grant_i_ETC___d11850,
	       IF_nodeVector_1_upRingVcFifo_arbiter_grant_id__ETC___d11849,
	       IF_nodeVector_2_clientVcFifo_arbiter_grant_id__ETC___d11854,
	       IF_nodeVector_2_downRingVcFifo_arbiter_grant_i_ETC___d11856,
	       IF_nodeVector_2_upRingVcFifo_arbiter_grant_id__ETC___d11855,
	       IF_nodeVector_3_clientVcFifo_arbiter_grant_id__ETC___d11860,
	       IF_nodeVector_3_downRingVcFifo_arbiter_grant_i_ETC___d11862,
	       IF_nodeVector_3_upRingVcFifo_arbiter_grant_id__ETC___d11861,
	       ab__h118856,
	       ab__h120419,
	       ab__h121980,
	       ab__h259844,
	       ab__h261407,
	       ab__h262968,
	       ab__h401104,
	       ab__h402667,
	       ab__h404228,
	       ab__h542364,
	       ab__h543927,
	       ab__h545488,
	       n_src__h232912,
	       n_src__h233635,
	       n_src__h234358,
	       n_src__h235081,
	       n_src__h235804,
	       n_src__h236527,
	       n_src__h237250,
	       n_src__h237973,
	       n_src__h374172,
	       n_src__h374895,
	       n_src__h375618,
	       n_src__h376341,
	       n_src__h377064,
	       n_src__h377787,
	       n_src__h378510,
	       n_src__h379233,
	       n_src__h515432,
	       n_src__h516155,
	       n_src__h516878,
	       n_src__h517601,
	       n_src__h518324,
	       n_src__h519047,
	       n_src__h519770,
	       n_src__h520493,
	       n_src__h91924,
	       n_src__h92647,
	       n_src__h93370,
	       n_src__h94093,
	       n_src__h94816,
	       n_src__h95539,
	       n_src__h96262,
	       n_src__h96985,
	       x__h103540,
	       x__h103743,
	       x__h103946,
	       x__h104149,
	       x__h104352,
	       x__h104555,
	       x__h104758,
	       x__h104961,
	       x__h143731,
	       x__h244528,
	       x__h244731,
	       x__h244934,
	       x__h245137,
	       x__h245340,
	       x__h245543,
	       x__h245746,
	       x__h245949,
	       x__h2735,
	       x__h284991,
	       x__h385788,
	       x__h385991,
	       x__h386194,
	       x__h386397,
	       x__h386600,
	       x__h386803,
	       x__h387006,
	       x__h387209,
	       x__h426251,
	       x__h527048,
	       x__h527251,
	       x__h527454,
	       x__h527657,
	       x__h527860,
	       x__h528063,
	       x__h528266,
	       x__h528469;
  wire IF_NOT_nodeVector_0_crossbar_level0Dn_wireInUp_ETC___d991,
       IF_NOT_nodeVector_0_crossbar_level0Dn_wireInUp_ETC___d992,
       IF_NOT_nodeVector_0_crossbar_level0Dn_wireInUp_ETC___d994,
       IF_NOT_nodeVector_0_crossbar_level0Up_wireInUp_ETC___d862,
       IF_NOT_nodeVector_0_crossbar_level0Up_wireInUp_ETC___d863,
       IF_NOT_nodeVector_0_crossbar_level0Up_wireInUp_ETC___d865,
       IF_NOT_nodeVector_0_crossbar_level1Dn_wireInUp_ETC___d1249,
       IF_NOT_nodeVector_0_crossbar_level1Dn_wireInUp_ETC___d1250,
       IF_NOT_nodeVector_0_crossbar_level1Dn_wireInUp_ETC___d1252,
       IF_NOT_nodeVector_0_crossbar_level1Up_wireInUp_ETC___d1120,
       IF_NOT_nodeVector_0_crossbar_level1Up_wireInUp_ETC___d1121,
       IF_NOT_nodeVector_0_crossbar_level1Up_wireInUp_ETC___d1123,
       IF_NOT_nodeVector_1_crossbar_level0Dn_wireInUp_ETC___d3892,
       IF_NOT_nodeVector_1_crossbar_level0Dn_wireInUp_ETC___d3893,
       IF_NOT_nodeVector_1_crossbar_level0Dn_wireInUp_ETC___d3895,
       IF_NOT_nodeVector_1_crossbar_level0Up_wireInUp_ETC___d3763,
       IF_NOT_nodeVector_1_crossbar_level0Up_wireInUp_ETC___d3764,
       IF_NOT_nodeVector_1_crossbar_level0Up_wireInUp_ETC___d3766,
       IF_NOT_nodeVector_1_crossbar_level1Dn_wireInUp_ETC___d4150,
       IF_NOT_nodeVector_1_crossbar_level1Dn_wireInUp_ETC___d4151,
       IF_NOT_nodeVector_1_crossbar_level1Dn_wireInUp_ETC___d4153,
       IF_NOT_nodeVector_1_crossbar_level1Up_wireInUp_ETC___d4021,
       IF_NOT_nodeVector_1_crossbar_level1Up_wireInUp_ETC___d4022,
       IF_NOT_nodeVector_1_crossbar_level1Up_wireInUp_ETC___d4024,
       IF_NOT_nodeVector_2_crossbar_level0Dn_wireInUp_ETC___d6792,
       IF_NOT_nodeVector_2_crossbar_level0Dn_wireInUp_ETC___d6793,
       IF_NOT_nodeVector_2_crossbar_level0Dn_wireInUp_ETC___d6795,
       IF_NOT_nodeVector_2_crossbar_level0Up_wireInUp_ETC___d6663,
       IF_NOT_nodeVector_2_crossbar_level0Up_wireInUp_ETC___d6664,
       IF_NOT_nodeVector_2_crossbar_level0Up_wireInUp_ETC___d6666,
       IF_NOT_nodeVector_2_crossbar_level1Dn_wireInUp_ETC___d7050,
       IF_NOT_nodeVector_2_crossbar_level1Dn_wireInUp_ETC___d7051,
       IF_NOT_nodeVector_2_crossbar_level1Dn_wireInUp_ETC___d7053,
       IF_NOT_nodeVector_2_crossbar_level1Up_wireInUp_ETC___d6921,
       IF_NOT_nodeVector_2_crossbar_level1Up_wireInUp_ETC___d6922,
       IF_NOT_nodeVector_2_crossbar_level1Up_wireInUp_ETC___d6924,
       IF_NOT_nodeVector_3_crossbar_level0Dn_wireInUp_ETC___d9692,
       IF_NOT_nodeVector_3_crossbar_level0Dn_wireInUp_ETC___d9693,
       IF_NOT_nodeVector_3_crossbar_level0Dn_wireInUp_ETC___d9695,
       IF_NOT_nodeVector_3_crossbar_level0Up_wireInUp_ETC___d9563,
       IF_NOT_nodeVector_3_crossbar_level0Up_wireInUp_ETC___d9564,
       IF_NOT_nodeVector_3_crossbar_level0Up_wireInUp_ETC___d9566,
       IF_NOT_nodeVector_3_crossbar_level1Dn_wireInUp_ETC___d9950,
       IF_NOT_nodeVector_3_crossbar_level1Dn_wireInUp_ETC___d9951,
       IF_NOT_nodeVector_3_crossbar_level1Dn_wireInUp_ETC___d9953,
       IF_NOT_nodeVector_3_crossbar_level1Up_wireInUp_ETC___d9821,
       IF_NOT_nodeVector_3_crossbar_level1Up_wireInUp_ETC___d9822,
       IF_NOT_nodeVector_3_crossbar_level1Up_wireInUp_ETC___d9824,
       IF_nodeVector_0_clientVcFifo_vcFifoArr_0_tempE_ETC___d14558,
       IF_nodeVector_0_clientVcFifo_vcFifoArr_1_tempE_ETC___d14560,
       IF_nodeVector_0_crossbar_level0Dn_portSelect_5_ETC___d14571,
       IF_nodeVector_0_crossbar_level0Dn_wireInDnReq__ETC___d974,
       IF_nodeVector_0_crossbar_level0Dn_wireInUpReq__ETC___d971,
       IF_nodeVector_0_crossbar_level0Dn_wireInUpReq__ETC___d995,
       IF_nodeVector_0_crossbar_level0Up_portSelect_2_ETC___d14570,
       IF_nodeVector_0_crossbar_level0Up_wireInDnReq__ETC___d845,
       IF_nodeVector_0_crossbar_level0Up_wireInUpReq__ETC___d842,
       IF_nodeVector_0_crossbar_level0Up_wireInUpReq__ETC___d866,
       IF_nodeVector_0_crossbar_level1Dn_portSelect_2_ETC___d14573,
       IF_nodeVector_0_crossbar_level1Dn_wireInUpReq__ETC___d1253,
       IF_nodeVector_0_crossbar_level1Up_portSelect_0_ETC___d14572,
       IF_nodeVector_0_crossbar_level1Up_wireInDnReq__ETC___d1103,
       IF_nodeVector_0_crossbar_level1Up_wireInUpReq__ETC___d1100,
       IF_nodeVector_0_crossbar_level1Up_wireInUpReq__ETC___d1124,
       IF_nodeVector_0_downRingVcFifo_vcFifoArr_0_tem_ETC___d14566,
       IF_nodeVector_0_downRingVcFifo_vcFifoArr_1_tem_ETC___d14568,
       IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d14575,
       IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12921,
       IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12923,
       IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12925,
       IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12927,
       IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12929,
       IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12931,
       IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12933,
       IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12934,
       IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2032,
       IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2034,
       IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2036,
       IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2038,
       IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2051,
       IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2103,
       IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2106,
       IF_nodeVector_0_packetToFlit_flitFifo_enqP_r_3_ETC___d89,
       IF_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14562,
       IF_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14564,
       IF_nodeVector_1_clientVcFifo_vcFifoArr_0_tempE_ETC___d14579,
       IF_nodeVector_1_clientVcFifo_vcFifoArr_1_tempE_ETC___d14581,
       IF_nodeVector_1_crossbar_level0Dn_portSelect_8_ETC___d14592,
       IF_nodeVector_1_crossbar_level0Dn_wireInDnReq__ETC___d3875,
       IF_nodeVector_1_crossbar_level0Dn_wireInUpReq__ETC___d3872,
       IF_nodeVector_1_crossbar_level0Dn_wireInUpReq__ETC___d3896,
       IF_nodeVector_1_crossbar_level0Up_portSelect_7_ETC___d14591,
       IF_nodeVector_1_crossbar_level0Up_wireInDnReq__ETC___d3746,
       IF_nodeVector_1_crossbar_level0Up_wireInUpReq__ETC___d3743,
       IF_nodeVector_1_crossbar_level0Up_wireInUpReq__ETC___d3767,
       IF_nodeVector_1_crossbar_level1Dn_portSelect_1_ETC___d14594,
       IF_nodeVector_1_crossbar_level1Dn_wireInUpReq__ETC___d4154,
       IF_nodeVector_1_crossbar_level1Up_portSelect_9_ETC___d14593,
       IF_nodeVector_1_crossbar_level1Up_wireInDnReq__ETC___d4004,
       IF_nodeVector_1_crossbar_level1Up_wireInUpReq__ETC___d4001,
       IF_nodeVector_1_crossbar_level1Up_wireInUpReq__ETC___d4025,
       IF_nodeVector_1_downRingVcFifo_vcFifoArr_0_tem_ETC___d14587,
       IF_nodeVector_1_downRingVcFifo_vcFifoArr_1_tem_ETC___d14589,
       IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d14596,
       IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12977,
       IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12979,
       IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12981,
       IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12983,
       IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12985,
       IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12987,
       IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12989,
       IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12990,
       IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d4932,
       IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d4934,
       IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d4936,
       IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d4938,
       IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d4951,
       IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d5003,
       IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d5006,
       IF_nodeVector_1_packetToFlit_flitFifo_enqP_r_9_ETC___d2991,
       IF_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14583,
       IF_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14585,
       IF_nodeVector_2_clientVcFifo_vcFifoArr_0_tempE_ETC___d14600,
       IF_nodeVector_2_clientVcFifo_vcFifoArr_1_tempE_ETC___d14602,
       IF_nodeVector_2_crossbar_level0Dn_portSelect_7_ETC___d14613,
       IF_nodeVector_2_crossbar_level0Dn_wireInDnReq__ETC___d6775,
       IF_nodeVector_2_crossbar_level0Dn_wireInUpReq__ETC___d6772,
       IF_nodeVector_2_crossbar_level0Dn_wireInUpReq__ETC___d6796,
       IF_nodeVector_2_crossbar_level0Up_portSelect_6_ETC___d14612,
       IF_nodeVector_2_crossbar_level0Up_wireInDnReq__ETC___d6646,
       IF_nodeVector_2_crossbar_level0Up_wireInUpReq__ETC___d6643,
       IF_nodeVector_2_crossbar_level0Up_wireInUpReq__ETC___d6667,
       IF_nodeVector_2_crossbar_level1Dn_portSelect_0_ETC___d14615,
       IF_nodeVector_2_crossbar_level1Dn_wireInUpReq__ETC___d7054,
       IF_nodeVector_2_crossbar_level1Up_portSelect_8_ETC___d14614,
       IF_nodeVector_2_crossbar_level1Up_wireInDnReq__ETC___d6904,
       IF_nodeVector_2_crossbar_level1Up_wireInUpReq__ETC___d6901,
       IF_nodeVector_2_crossbar_level1Up_wireInUpReq__ETC___d6925,
       IF_nodeVector_2_downRingVcFifo_vcFifoArr_0_tem_ETC___d14608,
       IF_nodeVector_2_downRingVcFifo_vcFifoArr_1_tem_ETC___d14610,
       IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d14617,
       IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13033,
       IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13035,
       IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13037,
       IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13039,
       IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13041,
       IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13043,
       IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13045,
       IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13046,
       IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7832,
       IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7834,
       IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7836,
       IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7838,
       IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7851,
       IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7903,
       IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7906,
       IF_nodeVector_2_packetToFlit_flitFifo_enqP_r_8_ETC___d5891,
       IF_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14604,
       IF_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14606,
       IF_nodeVector_3_clientVcFifo_vcFifoArr_0_tempE_ETC___d14621,
       IF_nodeVector_3_clientVcFifo_vcFifoArr_1_tempE_ETC___d14623,
       IF_nodeVector_3_crossbar_level0Dn_portSelect_6_ETC___d14634,
       IF_nodeVector_3_crossbar_level0Dn_wireInDnReq__ETC___d9675,
       IF_nodeVector_3_crossbar_level0Dn_wireInUpReq__ETC___d9672,
       IF_nodeVector_3_crossbar_level0Dn_wireInUpReq__ETC___d9696,
       IF_nodeVector_3_crossbar_level0Up_portSelect_5_ETC___d14633,
       IF_nodeVector_3_crossbar_level0Up_wireInDnReq__ETC___d9546,
       IF_nodeVector_3_crossbar_level0Up_wireInUpReq__ETC___d9543,
       IF_nodeVector_3_crossbar_level0Up_wireInUpReq__ETC___d9567,
       IF_nodeVector_3_crossbar_level1Dn_portSelect_9_ETC___d14636,
       IF_nodeVector_3_crossbar_level1Dn_wireInUpReq__ETC___d9954,
       IF_nodeVector_3_crossbar_level1Up_portSelect_7_ETC___d14635,
       IF_nodeVector_3_crossbar_level1Up_wireInDnReq__ETC___d9804,
       IF_nodeVector_3_crossbar_level1Up_wireInUpReq__ETC___d9801,
       IF_nodeVector_3_crossbar_level1Up_wireInUpReq__ETC___d9825,
       IF_nodeVector_3_downRingVcFifo_vcFifoArr_0_tem_ETC___d14629,
       IF_nodeVector_3_downRingVcFifo_vcFifoArr_1_tem_ETC___d14631,
       IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d14638,
       IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10732,
       IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10734,
       IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10736,
       IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10738,
       IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10751,
       IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10803,
       IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10806,
       IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13089,
       IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13091,
       IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13093,
       IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13095,
       IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13097,
       IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13099,
       IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13101,
       IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13102,
       IF_nodeVector_3_packetToFlit_flitFifo_enqP_r_7_ETC___d8791,
       IF_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14625,
       IF_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14627,
       NOT_nodeVector_0_crossbar_level0Dn_wireInUpReq_ETC___d1034,
       NOT_nodeVector_0_crossbar_level0Dn_wireInUpReq_ETC___d1043,
       NOT_nodeVector_0_crossbar_level0Dn_wireInUpReq_ETC___d990,
       NOT_nodeVector_0_crossbar_level0Up_wireInUpReq_ETC___d861,
       NOT_nodeVector_0_crossbar_level0Up_wireInUpReq_ETC___d905,
       NOT_nodeVector_0_crossbar_level0Up_wireInUpReq_ETC___d914,
       NOT_nodeVector_0_crossbar_level1Dn_wireInUpReq_ETC___d1292,
       NOT_nodeVector_0_crossbar_level1Dn_wireInUpReq_ETC___d1301,
       NOT_nodeVector_0_crossbar_level1Up_wireInUpReq_ETC___d1119,
       NOT_nodeVector_0_crossbar_level1Up_wireInUpReq_ETC___d1163,
       NOT_nodeVector_0_crossbar_level1Up_wireInUpReq_ETC___d1172,
       NOT_nodeVector_0_flitToPacket_packetFifo_ageTh_ETC___d1627,
       NOT_nodeVector_0_flitToPacket_packetFifo_fifo__ETC___d2249,
       NOT_nodeVector_1_crossbar_level0Dn_wireInUpReq_ETC___d3891,
       NOT_nodeVector_1_crossbar_level0Dn_wireInUpReq_ETC___d3935,
       NOT_nodeVector_1_crossbar_level0Dn_wireInUpReq_ETC___d3944,
       NOT_nodeVector_1_crossbar_level0Up_wireInUpReq_ETC___d3762,
       NOT_nodeVector_1_crossbar_level0Up_wireInUpReq_ETC___d3806,
       NOT_nodeVector_1_crossbar_level0Up_wireInUpReq_ETC___d3815,
       NOT_nodeVector_1_crossbar_level1Dn_wireInUpReq_ETC___d4193,
       NOT_nodeVector_1_crossbar_level1Dn_wireInUpReq_ETC___d4202,
       NOT_nodeVector_1_crossbar_level1Up_wireInUpReq_ETC___d4020,
       NOT_nodeVector_1_crossbar_level1Up_wireInUpReq_ETC___d4064,
       NOT_nodeVector_1_crossbar_level1Up_wireInUpReq_ETC___d4073,
       NOT_nodeVector_1_flitToPacket_packetFifo_ageTh_ETC___d4528,
       NOT_nodeVector_1_flitToPacket_packetFifo_fifo__ETC___d5149,
       NOT_nodeVector_2_crossbar_level0Dn_wireInUpReq_ETC___d6791,
       NOT_nodeVector_2_crossbar_level0Dn_wireInUpReq_ETC___d6835,
       NOT_nodeVector_2_crossbar_level0Dn_wireInUpReq_ETC___d6844,
       NOT_nodeVector_2_crossbar_level0Up_wireInUpReq_ETC___d6662,
       NOT_nodeVector_2_crossbar_level0Up_wireInUpReq_ETC___d6706,
       NOT_nodeVector_2_crossbar_level0Up_wireInUpReq_ETC___d6715,
       NOT_nodeVector_2_crossbar_level1Dn_wireInUpReq_ETC___d7093,
       NOT_nodeVector_2_crossbar_level1Dn_wireInUpReq_ETC___d7102,
       NOT_nodeVector_2_crossbar_level1Up_wireInUpReq_ETC___d6920,
       NOT_nodeVector_2_crossbar_level1Up_wireInUpReq_ETC___d6964,
       NOT_nodeVector_2_crossbar_level1Up_wireInUpReq_ETC___d6973,
       NOT_nodeVector_2_flitToPacket_packetFifo_ageTh_ETC___d7428,
       NOT_nodeVector_2_flitToPacket_packetFifo_fifo__ETC___d8049,
       NOT_nodeVector_3_crossbar_level0Dn_wireInUpReq_ETC___d9691,
       NOT_nodeVector_3_crossbar_level0Dn_wireInUpReq_ETC___d9735,
       NOT_nodeVector_3_crossbar_level0Dn_wireInUpReq_ETC___d9744,
       NOT_nodeVector_3_crossbar_level0Up_wireInUpReq_ETC___d9562,
       NOT_nodeVector_3_crossbar_level0Up_wireInUpReq_ETC___d9606,
       NOT_nodeVector_3_crossbar_level0Up_wireInUpReq_ETC___d9615,
       NOT_nodeVector_3_crossbar_level1Dn_wireInUpReq_ETC___d10002,
       NOT_nodeVector_3_crossbar_level1Dn_wireInUpReq_ETC___d9993,
       NOT_nodeVector_3_crossbar_level1Up_wireInUpReq_ETC___d9820,
       NOT_nodeVector_3_crossbar_level1Up_wireInUpReq_ETC___d9864,
       NOT_nodeVector_3_crossbar_level1Up_wireInUpReq_ETC___d9873,
       NOT_nodeVector_3_flitToPacket_packetFifo_ageTh_ETC___d10328,
       NOT_nodeVector_3_flitToPacket_packetFifo_fifo__ETC___d10949,
       nodeVector_0_clientVcFifo_arbiter_priority_vec_ETC___d12393,
       nodeVector_0_clientVcFifo_arbiter_priority_vec_ETC___d12893,
       nodeVector_0_crossbar_level0Dn_inPortDn_tagged_ETC___d986,
       nodeVector_0_crossbar_level0Up_inPortDn_tagged_ETC___d857,
       nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC___d1115,
       nodeVector_0_downRingVcFifo_arbiter_priority_v_ETC___d12407,
       nodeVector_0_downRingVcFifo_arbiter_priority_v_ETC___d12899,
       nodeVector_0_flitToPacket_ramArr_0_serverAdapt_ETC___d12335,
       nodeVector_0_flitToPacket_ramArr_1_serverAdapt_ETC___d12336,
       nodeVector_0_flitToPacket_ramArr_1_serverAdapt_ETC___d2253,
       nodeVector_0_flitToPacket_ramArr_2_serverAdapt_ETC___d12337,
       nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12938,
       nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12939,
       nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12940,
       nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12941,
       nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12942,
       nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12943,
       nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12944,
       nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12945,
       nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14421,
       nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14422,
       nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14423,
       nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14424,
       nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14425,
       nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14426,
       nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14427,
       nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14428,
       nodeVector_0_flitToPacket_stage2_i_notEmpty__1_ETC___d2186,
       nodeVector_0_upRingVcFifo_arbiter_priority_vec_ETC___d12400,
       nodeVector_0_upRingVcFifo_arbiter_priority_vec_ETC___d12896,
       nodeVector_1_clientVcFifo_arbiter_priority_vec_ETC___d12516,
       nodeVector_1_clientVcFifo_arbiter_priority_vec_ETC___d12949,
       nodeVector_1_crossbar_level0Dn_inPortDn_tagged_ETC___d3887,
       nodeVector_1_crossbar_level0Up_inPortDn_tagged_ETC___d3758,
       nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC___d4016,
       nodeVector_1_downRingVcFifo_arbiter_priority_v_ETC___d12530,
       nodeVector_1_downRingVcFifo_arbiter_priority_v_ETC___d12955,
       nodeVector_1_flitToPacket_ramArr_0_serverAdapt_ETC___d12338,
       nodeVector_1_flitToPacket_ramArr_1_serverAdapt_ETC___d12339,
       nodeVector_1_flitToPacket_ramArr_1_serverAdapt_ETC___d5153,
       nodeVector_1_flitToPacket_ramArr_2_serverAdapt_ETC___d12340,
       nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12994,
       nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12995,
       nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12996,
       nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12997,
       nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12998,
       nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12999,
       nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d13000,
       nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d13001,
       nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14461,
       nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14462,
       nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14463,
       nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14464,
       nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14465,
       nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14466,
       nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14467,
       nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14468,
       nodeVector_1_flitToPacket_stage2_i_notEmpty__0_ETC___d5086,
       nodeVector_1_upRingVcFifo_arbiter_priority_vec_ETC___d12523,
       nodeVector_1_upRingVcFifo_arbiter_priority_vec_ETC___d12952,
       nodeVector_2_clientVcFifo_arbiter_priority_vec_ETC___d12639,
       nodeVector_2_clientVcFifo_arbiter_priority_vec_ETC___d13005,
       nodeVector_2_crossbar_level0Dn_inPortDn_tagged_ETC___d6787,
       nodeVector_2_crossbar_level0Up_inPortDn_tagged_ETC___d6658,
       nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC___d6916,
       nodeVector_2_downRingVcFifo_arbiter_priority_v_ETC___d12653,
       nodeVector_2_downRingVcFifo_arbiter_priority_v_ETC___d13011,
       nodeVector_2_flitToPacket_ramArr_0_serverAdapt_ETC___d12341,
       nodeVector_2_flitToPacket_ramArr_1_serverAdapt_ETC___d12342,
       nodeVector_2_flitToPacket_ramArr_1_serverAdapt_ETC___d8053,
       nodeVector_2_flitToPacket_ramArr_2_serverAdapt_ETC___d12343,
       nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13050,
       nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13051,
       nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13052,
       nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13053,
       nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13054,
       nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13055,
       nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13056,
       nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13057,
       nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14501,
       nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14502,
       nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14503,
       nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14504,
       nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14505,
       nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14506,
       nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14507,
       nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14508,
       nodeVector_2_flitToPacket_stage2_i_notEmpty__9_ETC___d7986,
       nodeVector_2_upRingVcFifo_arbiter_priority_vec_ETC___d12646,
       nodeVector_2_upRingVcFifo_arbiter_priority_vec_ETC___d13008,
       nodeVector_3_clientVcFifo_arbiter_priority_vec_ETC___d12762,
       nodeVector_3_clientVcFifo_arbiter_priority_vec_ETC___d13061,
       nodeVector_3_crossbar_level0Dn_inPortDn_tagged_ETC___d9687,
       nodeVector_3_crossbar_level0Up_inPortDn_tagged_ETC___d9558,
       nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC___d9816,
       nodeVector_3_downRingVcFifo_arbiter_priority_v_ETC___d12776,
       nodeVector_3_downRingVcFifo_arbiter_priority_v_ETC___d13067,
       nodeVector_3_flitToPacket_ramArr_0_serverAdapt_ETC___d12344,
       nodeVector_3_flitToPacket_ramArr_1_serverAdapt_ETC___d10953,
       nodeVector_3_flitToPacket_ramArr_1_serverAdapt_ETC___d12345,
       nodeVector_3_flitToPacket_ramArr_2_serverAdapt_ETC___d12346,
       nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13106,
       nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13107,
       nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13108,
       nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13109,
       nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13110,
       nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13111,
       nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13112,
       nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13113,
       nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14541,
       nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14542,
       nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14543,
       nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14544,
       nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14545,
       nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14546,
       nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14547,
       nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14548,
       nodeVector_3_flitToPacket_stage2_i_notEmpty__0_ETC___d10886,
       nodeVector_3_upRingVcFifo_arbiter_priority_vec_ETC___d12769,
       nodeVector_3_upRingVcFifo_arbiter_priority_vec_ETC___d13064,
       x__h143970,
       x__h285230,
       x__h2974,
       x__h426490;

  // action method enq0
  assign RDY_enq0 =
	     !nodeVector_0_packetToFlit_packetFifo_taggedReg[34] ||
	     nodeVector_0_packetToFlit_packetFifo_pw_deq$whas ;
  assign CAN_FIRE_enq0 =
	     !nodeVector_0_packetToFlit_packetFifo_taggedReg[34] ||
	     nodeVector_0_packetToFlit_packetFifo_pw_deq$whas ;
  assign WILL_FIRE_enq0 = EN_enq0 ;

  // value method first0
  always@(nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r or
	  nodeVector_0_flitToPacket_packetFifo_fifo_data_3 or
	  nodeVector_0_flitToPacket_packetFifo_fifo_data or
	  nodeVector_0_flitToPacket_packetFifo_fifo_data_1 or
	  nodeVector_0_flitToPacket_packetFifo_fifo_data_2)
  begin
    case (nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r[1:0])
      2'd0: first0 = nodeVector_0_flitToPacket_packetFifo_fifo_data;
      2'd1: first0 = nodeVector_0_flitToPacket_packetFifo_fifo_data_1;
      2'd2: first0 = nodeVector_0_flitToPacket_packetFifo_fifo_data_2;
      2'd3: first0 = nodeVector_0_flitToPacket_packetFifo_fifo_data_3;
    endcase
  end
  assign RDY_first0 = cnt0__h107311 != 4'd0 ;

  // action method deq0
  assign RDY_deq0 = cnt0__h107311 != 4'd0 ;
  assign CAN_FIRE_deq0 = cnt0__h107311 != 4'd0 ;
  assign WILL_FIRE_deq0 = EN_deq0 ;

  // action method enq1
  assign RDY_enq1 =
	     !nodeVector_1_packetToFlit_packetFifo_taggedReg[34] ||
	     nodeVector_1_packetToFlit_packetFifo_pw_deq$whas ;
  assign CAN_FIRE_enq1 =
	     !nodeVector_1_packetToFlit_packetFifo_taggedReg[34] ||
	     nodeVector_1_packetToFlit_packetFifo_pw_deq$whas ;
  assign WILL_FIRE_enq1 = EN_enq1 ;

  // value method first1
  always@(nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r or
	  nodeVector_1_flitToPacket_packetFifo_fifo_data_3 or
	  nodeVector_1_flitToPacket_packetFifo_fifo_data or
	  nodeVector_1_flitToPacket_packetFifo_fifo_data_1 or
	  nodeVector_1_flitToPacket_packetFifo_fifo_data_2)
  begin
    case (nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r[1:0])
      2'd0: first1 = nodeVector_1_flitToPacket_packetFifo_fifo_data;
      2'd1: first1 = nodeVector_1_flitToPacket_packetFifo_fifo_data_1;
      2'd2: first1 = nodeVector_1_flitToPacket_packetFifo_fifo_data_2;
      2'd3: first1 = nodeVector_1_flitToPacket_packetFifo_fifo_data_3;
    endcase
  end
  assign RDY_first1 = cnt0__h248299 != 4'd0 ;

  // action method deq1
  assign RDY_deq1 = cnt0__h248299 != 4'd0 ;
  assign CAN_FIRE_deq1 = cnt0__h248299 != 4'd0 ;
  assign WILL_FIRE_deq1 = EN_deq1 ;

  // action method enq2
  assign RDY_enq2 =
	     !nodeVector_2_packetToFlit_packetFifo_taggedReg[34] ||
	     nodeVector_2_packetToFlit_packetFifo_pw_deq$whas ;
  assign CAN_FIRE_enq2 =
	     !nodeVector_2_packetToFlit_packetFifo_taggedReg[34] ||
	     nodeVector_2_packetToFlit_packetFifo_pw_deq$whas ;
  assign WILL_FIRE_enq2 = EN_enq2 ;

  // value method first2
  always@(nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r or
	  nodeVector_2_flitToPacket_packetFifo_fifo_data_3 or
	  nodeVector_2_flitToPacket_packetFifo_fifo_data or
	  nodeVector_2_flitToPacket_packetFifo_fifo_data_1 or
	  nodeVector_2_flitToPacket_packetFifo_fifo_data_2)
  begin
    case (nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r[1:0])
      2'd0: first2 = nodeVector_2_flitToPacket_packetFifo_fifo_data;
      2'd1: first2 = nodeVector_2_flitToPacket_packetFifo_fifo_data_1;
      2'd2: first2 = nodeVector_2_flitToPacket_packetFifo_fifo_data_2;
      2'd3: first2 = nodeVector_2_flitToPacket_packetFifo_fifo_data_3;
    endcase
  end
  assign RDY_first2 = cnt0__h389559 != 4'd0 ;

  // action method deq2
  assign RDY_deq2 = cnt0__h389559 != 4'd0 ;
  assign CAN_FIRE_deq2 = cnt0__h389559 != 4'd0 ;
  assign WILL_FIRE_deq2 = EN_deq2 ;

  // action method enq3
  assign RDY_enq3 =
	     !nodeVector_3_packetToFlit_packetFifo_taggedReg[34] ||
	     nodeVector_3_packetToFlit_packetFifo_pw_deq$whas ;
  assign CAN_FIRE_enq3 =
	     !nodeVector_3_packetToFlit_packetFifo_taggedReg[34] ||
	     nodeVector_3_packetToFlit_packetFifo_pw_deq$whas ;
  assign WILL_FIRE_enq3 = EN_enq3 ;

  // value method first3
  always@(nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r or
	  nodeVector_3_flitToPacket_packetFifo_fifo_data_3 or
	  nodeVector_3_flitToPacket_packetFifo_fifo_data or
	  nodeVector_3_flitToPacket_packetFifo_fifo_data_1 or
	  nodeVector_3_flitToPacket_packetFifo_fifo_data_2)
  begin
    case (nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r[1:0])
      2'd0: first3 = nodeVector_3_flitToPacket_packetFifo_fifo_data;
      2'd1: first3 = nodeVector_3_flitToPacket_packetFifo_fifo_data_1;
      2'd2: first3 = nodeVector_3_flitToPacket_packetFifo_fifo_data_2;
      2'd3: first3 = nodeVector_3_flitToPacket_packetFifo_fifo_data_3;
    endcase
  end
  assign RDY_first3 = cnt0__h530819 != 4'd0 ;

  // action method deq3
  assign RDY_deq3 = cnt0__h530819 != 4'd0 ;
  assign CAN_FIRE_deq3 = cnt0__h530819 != 4'd0 ;
  assign WILL_FIRE_deq3 = EN_deq3 ;

  // submodule nodeVector_0_flitToPacket_ramArr_0_memory
  BRAM1 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd3),
	  .DATA_WIDTH(32'd8),
	  .MEMSIZE(4'd8)) nodeVector_0_flitToPacket_ramArr_0_memory(.CLK(CLK),
								    .ADDR(nodeVector_0_flitToPacket_ramArr_0_memory$ADDR),
								    .DI(nodeVector_0_flitToPacket_ramArr_0_memory$DI),
								    .WE(nodeVector_0_flitToPacket_ramArr_0_memory$WE),
								    .EN(nodeVector_0_flitToPacket_ramArr_0_memory$EN),
								    .DO(nodeVector_0_flitToPacket_ramArr_0_memory$DO));

  // submodule nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(32'd1)) nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore(.RST_N(RST_N),
											    .CLK(CLK),
											    .D_IN(nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_IN),
											    .ENQ(nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$ENQ),
											    .DEQ(nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$DEQ),
											    .CLR(nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$CLR),
											    .D_OUT(nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_OUT),
											    .FULL_N(nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N),
											    .EMPTY_N(nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N));

  // submodule nodeVector_0_flitToPacket_ramArr_1_memory
  BRAM1 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd3),
	  .DATA_WIDTH(32'd8),
	  .MEMSIZE(4'd8)) nodeVector_0_flitToPacket_ramArr_1_memory(.CLK(CLK),
								    .ADDR(nodeVector_0_flitToPacket_ramArr_1_memory$ADDR),
								    .DI(nodeVector_0_flitToPacket_ramArr_1_memory$DI),
								    .WE(nodeVector_0_flitToPacket_ramArr_1_memory$WE),
								    .EN(nodeVector_0_flitToPacket_ramArr_1_memory$EN),
								    .DO(nodeVector_0_flitToPacket_ramArr_1_memory$DO));

  // submodule nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(32'd1)) nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore(.RST_N(RST_N),
											    .CLK(CLK),
											    .D_IN(nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_IN),
											    .ENQ(nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$ENQ),
											    .DEQ(nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$DEQ),
											    .CLR(nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$CLR),
											    .D_OUT(nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_OUT),
											    .FULL_N(nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N),
											    .EMPTY_N(nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N));

  // submodule nodeVector_0_flitToPacket_ramArr_2_memory
  BRAM1 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd3),
	  .DATA_WIDTH(32'd8),
	  .MEMSIZE(4'd8)) nodeVector_0_flitToPacket_ramArr_2_memory(.CLK(CLK),
								    .ADDR(nodeVector_0_flitToPacket_ramArr_2_memory$ADDR),
								    .DI(nodeVector_0_flitToPacket_ramArr_2_memory$DI),
								    .WE(nodeVector_0_flitToPacket_ramArr_2_memory$WE),
								    .EN(nodeVector_0_flitToPacket_ramArr_2_memory$EN),
								    .DO(nodeVector_0_flitToPacket_ramArr_2_memory$DO));

  // submodule nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(32'd1)) nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore(.RST_N(RST_N),
											    .CLK(CLK),
											    .D_IN(nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_IN),
											    .ENQ(nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$ENQ),
											    .DEQ(nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$DEQ),
											    .CLR(nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$CLR),
											    .D_OUT(nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_OUT),
											    .FULL_N(nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N),
											    .EMPTY_N(nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N));

  // submodule nodeVector_0_flitToPacket_stage1
  FIFO2 #(.width(32'd19),
	  .guarded(32'd1)) nodeVector_0_flitToPacket_stage1(.RST_N(RST_N),
							    .CLK(CLK),
							    .D_IN(nodeVector_0_flitToPacket_stage1$D_IN),
							    .ENQ(nodeVector_0_flitToPacket_stage1$ENQ),
							    .DEQ(nodeVector_0_flitToPacket_stage1$DEQ),
							    .CLR(nodeVector_0_flitToPacket_stage1$CLR),
							    .D_OUT(nodeVector_0_flitToPacket_stage1$D_OUT),
							    .FULL_N(nodeVector_0_flitToPacket_stage1$FULL_N),
							    .EMPTY_N(nodeVector_0_flitToPacket_stage1$EMPTY_N));

  // submodule nodeVector_0_flitToPacket_stage2
  FIFO2 #(.width(32'd25),
	  .guarded(32'd1)) nodeVector_0_flitToPacket_stage2(.RST_N(RST_N),
							    .CLK(CLK),
							    .D_IN(nodeVector_0_flitToPacket_stage2$D_IN),
							    .ENQ(nodeVector_0_flitToPacket_stage2$ENQ),
							    .DEQ(nodeVector_0_flitToPacket_stage2$DEQ),
							    .CLR(nodeVector_0_flitToPacket_stage2$CLR),
							    .D_OUT(nodeVector_0_flitToPacket_stage2$D_OUT),
							    .FULL_N(nodeVector_0_flitToPacket_stage2$FULL_N),
							    .EMPTY_N(nodeVector_0_flitToPacket_stage2$EMPTY_N));

  // submodule nodeVector_0_flitToPacket_stage3
  FIFO2 #(.width(32'd19),
	  .guarded(32'd1)) nodeVector_0_flitToPacket_stage3(.RST_N(RST_N),
							    .CLK(CLK),
							    .D_IN(nodeVector_0_flitToPacket_stage3$D_IN),
							    .ENQ(nodeVector_0_flitToPacket_stage3$ENQ),
							    .DEQ(nodeVector_0_flitToPacket_stage3$DEQ),
							    .CLR(nodeVector_0_flitToPacket_stage3$CLR),
							    .D_OUT(nodeVector_0_flitToPacket_stage3$D_OUT),
							    .FULL_N(nodeVector_0_flitToPacket_stage3$FULL_N),
							    .EMPTY_N(nodeVector_0_flitToPacket_stage3$EMPTY_N));

  // submodule nodeVector_1_flitToPacket_ramArr_0_memory
  BRAM1 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd3),
	  .DATA_WIDTH(32'd8),
	  .MEMSIZE(4'd8)) nodeVector_1_flitToPacket_ramArr_0_memory(.CLK(CLK),
								    .ADDR(nodeVector_1_flitToPacket_ramArr_0_memory$ADDR),
								    .DI(nodeVector_1_flitToPacket_ramArr_0_memory$DI),
								    .WE(nodeVector_1_flitToPacket_ramArr_0_memory$WE),
								    .EN(nodeVector_1_flitToPacket_ramArr_0_memory$EN),
								    .DO(nodeVector_1_flitToPacket_ramArr_0_memory$DO));

  // submodule nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(32'd1)) nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore(.RST_N(RST_N),
											    .CLK(CLK),
											    .D_IN(nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_IN),
											    .ENQ(nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$ENQ),
											    .DEQ(nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$DEQ),
											    .CLR(nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$CLR),
											    .D_OUT(nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_OUT),
											    .FULL_N(nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N),
											    .EMPTY_N(nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N));

  // submodule nodeVector_1_flitToPacket_ramArr_1_memory
  BRAM1 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd3),
	  .DATA_WIDTH(32'd8),
	  .MEMSIZE(4'd8)) nodeVector_1_flitToPacket_ramArr_1_memory(.CLK(CLK),
								    .ADDR(nodeVector_1_flitToPacket_ramArr_1_memory$ADDR),
								    .DI(nodeVector_1_flitToPacket_ramArr_1_memory$DI),
								    .WE(nodeVector_1_flitToPacket_ramArr_1_memory$WE),
								    .EN(nodeVector_1_flitToPacket_ramArr_1_memory$EN),
								    .DO(nodeVector_1_flitToPacket_ramArr_1_memory$DO));

  // submodule nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(32'd1)) nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore(.RST_N(RST_N),
											    .CLK(CLK),
											    .D_IN(nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_IN),
											    .ENQ(nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$ENQ),
											    .DEQ(nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$DEQ),
											    .CLR(nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$CLR),
											    .D_OUT(nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_OUT),
											    .FULL_N(nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N),
											    .EMPTY_N(nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N));

  // submodule nodeVector_1_flitToPacket_ramArr_2_memory
  BRAM1 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd3),
	  .DATA_WIDTH(32'd8),
	  .MEMSIZE(4'd8)) nodeVector_1_flitToPacket_ramArr_2_memory(.CLK(CLK),
								    .ADDR(nodeVector_1_flitToPacket_ramArr_2_memory$ADDR),
								    .DI(nodeVector_1_flitToPacket_ramArr_2_memory$DI),
								    .WE(nodeVector_1_flitToPacket_ramArr_2_memory$WE),
								    .EN(nodeVector_1_flitToPacket_ramArr_2_memory$EN),
								    .DO(nodeVector_1_flitToPacket_ramArr_2_memory$DO));

  // submodule nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(32'd1)) nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore(.RST_N(RST_N),
											    .CLK(CLK),
											    .D_IN(nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_IN),
											    .ENQ(nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$ENQ),
											    .DEQ(nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$DEQ),
											    .CLR(nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$CLR),
											    .D_OUT(nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_OUT),
											    .FULL_N(nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N),
											    .EMPTY_N(nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N));

  // submodule nodeVector_1_flitToPacket_stage1
  FIFO2 #(.width(32'd19),
	  .guarded(32'd1)) nodeVector_1_flitToPacket_stage1(.RST_N(RST_N),
							    .CLK(CLK),
							    .D_IN(nodeVector_1_flitToPacket_stage1$D_IN),
							    .ENQ(nodeVector_1_flitToPacket_stage1$ENQ),
							    .DEQ(nodeVector_1_flitToPacket_stage1$DEQ),
							    .CLR(nodeVector_1_flitToPacket_stage1$CLR),
							    .D_OUT(nodeVector_1_flitToPacket_stage1$D_OUT),
							    .FULL_N(nodeVector_1_flitToPacket_stage1$FULL_N),
							    .EMPTY_N(nodeVector_1_flitToPacket_stage1$EMPTY_N));

  // submodule nodeVector_1_flitToPacket_stage2
  FIFO2 #(.width(32'd25),
	  .guarded(32'd1)) nodeVector_1_flitToPacket_stage2(.RST_N(RST_N),
							    .CLK(CLK),
							    .D_IN(nodeVector_1_flitToPacket_stage2$D_IN),
							    .ENQ(nodeVector_1_flitToPacket_stage2$ENQ),
							    .DEQ(nodeVector_1_flitToPacket_stage2$DEQ),
							    .CLR(nodeVector_1_flitToPacket_stage2$CLR),
							    .D_OUT(nodeVector_1_flitToPacket_stage2$D_OUT),
							    .FULL_N(nodeVector_1_flitToPacket_stage2$FULL_N),
							    .EMPTY_N(nodeVector_1_flitToPacket_stage2$EMPTY_N));

  // submodule nodeVector_1_flitToPacket_stage3
  FIFO2 #(.width(32'd19),
	  .guarded(32'd1)) nodeVector_1_flitToPacket_stage3(.RST_N(RST_N),
							    .CLK(CLK),
							    .D_IN(nodeVector_1_flitToPacket_stage3$D_IN),
							    .ENQ(nodeVector_1_flitToPacket_stage3$ENQ),
							    .DEQ(nodeVector_1_flitToPacket_stage3$DEQ),
							    .CLR(nodeVector_1_flitToPacket_stage3$CLR),
							    .D_OUT(nodeVector_1_flitToPacket_stage3$D_OUT),
							    .FULL_N(nodeVector_1_flitToPacket_stage3$FULL_N),
							    .EMPTY_N(nodeVector_1_flitToPacket_stage3$EMPTY_N));

  // submodule nodeVector_2_flitToPacket_ramArr_0_memory
  BRAM1 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd3),
	  .DATA_WIDTH(32'd8),
	  .MEMSIZE(4'd8)) nodeVector_2_flitToPacket_ramArr_0_memory(.CLK(CLK),
								    .ADDR(nodeVector_2_flitToPacket_ramArr_0_memory$ADDR),
								    .DI(nodeVector_2_flitToPacket_ramArr_0_memory$DI),
								    .WE(nodeVector_2_flitToPacket_ramArr_0_memory$WE),
								    .EN(nodeVector_2_flitToPacket_ramArr_0_memory$EN),
								    .DO(nodeVector_2_flitToPacket_ramArr_0_memory$DO));

  // submodule nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(32'd1)) nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore(.RST_N(RST_N),
											    .CLK(CLK),
											    .D_IN(nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_IN),
											    .ENQ(nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$ENQ),
											    .DEQ(nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$DEQ),
											    .CLR(nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$CLR),
											    .D_OUT(nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_OUT),
											    .FULL_N(nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N),
											    .EMPTY_N(nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N));

  // submodule nodeVector_2_flitToPacket_ramArr_1_memory
  BRAM1 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd3),
	  .DATA_WIDTH(32'd8),
	  .MEMSIZE(4'd8)) nodeVector_2_flitToPacket_ramArr_1_memory(.CLK(CLK),
								    .ADDR(nodeVector_2_flitToPacket_ramArr_1_memory$ADDR),
								    .DI(nodeVector_2_flitToPacket_ramArr_1_memory$DI),
								    .WE(nodeVector_2_flitToPacket_ramArr_1_memory$WE),
								    .EN(nodeVector_2_flitToPacket_ramArr_1_memory$EN),
								    .DO(nodeVector_2_flitToPacket_ramArr_1_memory$DO));

  // submodule nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(32'd1)) nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore(.RST_N(RST_N),
											    .CLK(CLK),
											    .D_IN(nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_IN),
											    .ENQ(nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$ENQ),
											    .DEQ(nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$DEQ),
											    .CLR(nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$CLR),
											    .D_OUT(nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_OUT),
											    .FULL_N(nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N),
											    .EMPTY_N(nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N));

  // submodule nodeVector_2_flitToPacket_ramArr_2_memory
  BRAM1 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd3),
	  .DATA_WIDTH(32'd8),
	  .MEMSIZE(4'd8)) nodeVector_2_flitToPacket_ramArr_2_memory(.CLK(CLK),
								    .ADDR(nodeVector_2_flitToPacket_ramArr_2_memory$ADDR),
								    .DI(nodeVector_2_flitToPacket_ramArr_2_memory$DI),
								    .WE(nodeVector_2_flitToPacket_ramArr_2_memory$WE),
								    .EN(nodeVector_2_flitToPacket_ramArr_2_memory$EN),
								    .DO(nodeVector_2_flitToPacket_ramArr_2_memory$DO));

  // submodule nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(32'd1)) nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore(.RST_N(RST_N),
											    .CLK(CLK),
											    .D_IN(nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_IN),
											    .ENQ(nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$ENQ),
											    .DEQ(nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$DEQ),
											    .CLR(nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$CLR),
											    .D_OUT(nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_OUT),
											    .FULL_N(nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N),
											    .EMPTY_N(nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N));

  // submodule nodeVector_2_flitToPacket_stage1
  FIFO2 #(.width(32'd19),
	  .guarded(32'd1)) nodeVector_2_flitToPacket_stage1(.RST_N(RST_N),
							    .CLK(CLK),
							    .D_IN(nodeVector_2_flitToPacket_stage1$D_IN),
							    .ENQ(nodeVector_2_flitToPacket_stage1$ENQ),
							    .DEQ(nodeVector_2_flitToPacket_stage1$DEQ),
							    .CLR(nodeVector_2_flitToPacket_stage1$CLR),
							    .D_OUT(nodeVector_2_flitToPacket_stage1$D_OUT),
							    .FULL_N(nodeVector_2_flitToPacket_stage1$FULL_N),
							    .EMPTY_N(nodeVector_2_flitToPacket_stage1$EMPTY_N));

  // submodule nodeVector_2_flitToPacket_stage2
  FIFO2 #(.width(32'd25),
	  .guarded(32'd1)) nodeVector_2_flitToPacket_stage2(.RST_N(RST_N),
							    .CLK(CLK),
							    .D_IN(nodeVector_2_flitToPacket_stage2$D_IN),
							    .ENQ(nodeVector_2_flitToPacket_stage2$ENQ),
							    .DEQ(nodeVector_2_flitToPacket_stage2$DEQ),
							    .CLR(nodeVector_2_flitToPacket_stage2$CLR),
							    .D_OUT(nodeVector_2_flitToPacket_stage2$D_OUT),
							    .FULL_N(nodeVector_2_flitToPacket_stage2$FULL_N),
							    .EMPTY_N(nodeVector_2_flitToPacket_stage2$EMPTY_N));

  // submodule nodeVector_2_flitToPacket_stage3
  FIFO2 #(.width(32'd19),
	  .guarded(32'd1)) nodeVector_2_flitToPacket_stage3(.RST_N(RST_N),
							    .CLK(CLK),
							    .D_IN(nodeVector_2_flitToPacket_stage3$D_IN),
							    .ENQ(nodeVector_2_flitToPacket_stage3$ENQ),
							    .DEQ(nodeVector_2_flitToPacket_stage3$DEQ),
							    .CLR(nodeVector_2_flitToPacket_stage3$CLR),
							    .D_OUT(nodeVector_2_flitToPacket_stage3$D_OUT),
							    .FULL_N(nodeVector_2_flitToPacket_stage3$FULL_N),
							    .EMPTY_N(nodeVector_2_flitToPacket_stage3$EMPTY_N));

  // submodule nodeVector_3_flitToPacket_ramArr_0_memory
  BRAM1 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd3),
	  .DATA_WIDTH(32'd8),
	  .MEMSIZE(4'd8)) nodeVector_3_flitToPacket_ramArr_0_memory(.CLK(CLK),
								    .ADDR(nodeVector_3_flitToPacket_ramArr_0_memory$ADDR),
								    .DI(nodeVector_3_flitToPacket_ramArr_0_memory$DI),
								    .WE(nodeVector_3_flitToPacket_ramArr_0_memory$WE),
								    .EN(nodeVector_3_flitToPacket_ramArr_0_memory$EN),
								    .DO(nodeVector_3_flitToPacket_ramArr_0_memory$DO));

  // submodule nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(32'd1)) nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore(.RST_N(RST_N),
											    .CLK(CLK),
											    .D_IN(nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_IN),
											    .ENQ(nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$ENQ),
											    .DEQ(nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$DEQ),
											    .CLR(nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$CLR),
											    .D_OUT(nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_OUT),
											    .FULL_N(nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N),
											    .EMPTY_N(nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N));

  // submodule nodeVector_3_flitToPacket_ramArr_1_memory
  BRAM1 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd3),
	  .DATA_WIDTH(32'd8),
	  .MEMSIZE(4'd8)) nodeVector_3_flitToPacket_ramArr_1_memory(.CLK(CLK),
								    .ADDR(nodeVector_3_flitToPacket_ramArr_1_memory$ADDR),
								    .DI(nodeVector_3_flitToPacket_ramArr_1_memory$DI),
								    .WE(nodeVector_3_flitToPacket_ramArr_1_memory$WE),
								    .EN(nodeVector_3_flitToPacket_ramArr_1_memory$EN),
								    .DO(nodeVector_3_flitToPacket_ramArr_1_memory$DO));

  // submodule nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(32'd1)) nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore(.RST_N(RST_N),
											    .CLK(CLK),
											    .D_IN(nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_IN),
											    .ENQ(nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$ENQ),
											    .DEQ(nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$DEQ),
											    .CLR(nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$CLR),
											    .D_OUT(nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_OUT),
											    .FULL_N(nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N),
											    .EMPTY_N(nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N));

  // submodule nodeVector_3_flitToPacket_ramArr_2_memory
  BRAM1 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd3),
	  .DATA_WIDTH(32'd8),
	  .MEMSIZE(4'd8)) nodeVector_3_flitToPacket_ramArr_2_memory(.CLK(CLK),
								    .ADDR(nodeVector_3_flitToPacket_ramArr_2_memory$ADDR),
								    .DI(nodeVector_3_flitToPacket_ramArr_2_memory$DI),
								    .WE(nodeVector_3_flitToPacket_ramArr_2_memory$WE),
								    .EN(nodeVector_3_flitToPacket_ramArr_2_memory$EN),
								    .DO(nodeVector_3_flitToPacket_ramArr_2_memory$DO));

  // submodule nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore
  SizedFIFO #(.p1width(32'd8),
	      .p2depth(32'd3),
	      .p3cntr_width(32'd1),
	      .guarded(32'd1)) nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore(.RST_N(RST_N),
											    .CLK(CLK),
											    .D_IN(nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_IN),
											    .ENQ(nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$ENQ),
											    .DEQ(nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$DEQ),
											    .CLR(nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$CLR),
											    .D_OUT(nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_OUT),
											    .FULL_N(nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N),
											    .EMPTY_N(nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N));

  // submodule nodeVector_3_flitToPacket_stage1
  FIFO2 #(.width(32'd19),
	  .guarded(32'd1)) nodeVector_3_flitToPacket_stage1(.RST_N(RST_N),
							    .CLK(CLK),
							    .D_IN(nodeVector_3_flitToPacket_stage1$D_IN),
							    .ENQ(nodeVector_3_flitToPacket_stage1$ENQ),
							    .DEQ(nodeVector_3_flitToPacket_stage1$DEQ),
							    .CLR(nodeVector_3_flitToPacket_stage1$CLR),
							    .D_OUT(nodeVector_3_flitToPacket_stage1$D_OUT),
							    .FULL_N(nodeVector_3_flitToPacket_stage1$FULL_N),
							    .EMPTY_N(nodeVector_3_flitToPacket_stage1$EMPTY_N));

  // submodule nodeVector_3_flitToPacket_stage2
  FIFO2 #(.width(32'd25),
	  .guarded(32'd1)) nodeVector_3_flitToPacket_stage2(.RST_N(RST_N),
							    .CLK(CLK),
							    .D_IN(nodeVector_3_flitToPacket_stage2$D_IN),
							    .ENQ(nodeVector_3_flitToPacket_stage2$ENQ),
							    .DEQ(nodeVector_3_flitToPacket_stage2$DEQ),
							    .CLR(nodeVector_3_flitToPacket_stage2$CLR),
							    .D_OUT(nodeVector_3_flitToPacket_stage2$D_OUT),
							    .FULL_N(nodeVector_3_flitToPacket_stage2$FULL_N),
							    .EMPTY_N(nodeVector_3_flitToPacket_stage2$EMPTY_N));

  // submodule nodeVector_3_flitToPacket_stage3
  FIFO2 #(.width(32'd19),
	  .guarded(32'd1)) nodeVector_3_flitToPacket_stage3(.RST_N(RST_N),
							    .CLK(CLK),
							    .D_IN(nodeVector_3_flitToPacket_stage3$D_IN),
							    .ENQ(nodeVector_3_flitToPacket_stage3$ENQ),
							    .DEQ(nodeVector_3_flitToPacket_stage3$DEQ),
							    .CLR(nodeVector_3_flitToPacket_stage3$CLR),
							    .D_OUT(nodeVector_3_flitToPacket_stage3$D_OUT),
							    .FULL_N(nodeVector_3_flitToPacket_stage3$FULL_N),
							    .EMPTY_N(nodeVector_3_flitToPacket_stage3$EMPTY_N));

  // rule RL_nodeVector_0_fromPacket2FlitToVCFifo
  assign CAN_FIRE_RL_nodeVector_0_fromPacket2FlitToVCFifo =
	     cnt0__h2306 != 4'd0 &&
	     (IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2302 ?
		nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_r :
		IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2302 ||
		nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_r) ;
  assign WILL_FIRE_RL_nodeVector_0_fromPacket2FlitToVCFifo =
	     CAN_FIRE_RL_nodeVector_0_fromPacket2FlitToVCFifo ;

  // rule RL_nodeVector_0_packetToFlit_enqFlit
  assign CAN_FIRE_RL_nodeVector_0_packetToFlit_enqFlit =
	     IF_nodeVector_0_packetToFlit_flitFifo_enqP_r_3_ETC___d89 &&
	     nodeVector_0_packetToFlit_packetFifo_taggedReg[34] ;
  assign WILL_FIRE_RL_nodeVector_0_packetToFlit_enqFlit =
	     CAN_FIRE_RL_nodeVector_0_packetToFlit_enqFlit ;

  // rule RL_nodeVector_1_fromPacket2FlitToVCFifo
  assign CAN_FIRE_RL_nodeVector_1_fromPacket2FlitToVCFifo =
	     cnt0__h143302 != 4'd0 &&
	     (IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5202 ?
		nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_r :
		IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5202 ||
		nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_r) ;
  assign WILL_FIRE_RL_nodeVector_1_fromPacket2FlitToVCFifo =
	     CAN_FIRE_RL_nodeVector_1_fromPacket2FlitToVCFifo ;

  // rule RL_nodeVector_1_packetToFlit_enqFlit
  assign CAN_FIRE_RL_nodeVector_1_packetToFlit_enqFlit =
	     IF_nodeVector_1_packetToFlit_flitFifo_enqP_r_9_ETC___d2991 &&
	     nodeVector_1_packetToFlit_packetFifo_taggedReg[34] ;
  assign WILL_FIRE_RL_nodeVector_1_packetToFlit_enqFlit =
	     CAN_FIRE_RL_nodeVector_1_packetToFlit_enqFlit ;

  // rule RL_nodeVector_2_fromPacket2FlitToVCFifo
  assign CAN_FIRE_RL_nodeVector_2_fromPacket2FlitToVCFifo =
	     cnt0__h284562 != 4'd0 &&
	     (IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8102 ?
		nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_r :
		IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8102 ||
		nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_r) ;
  assign WILL_FIRE_RL_nodeVector_2_fromPacket2FlitToVCFifo =
	     CAN_FIRE_RL_nodeVector_2_fromPacket2FlitToVCFifo ;

  // rule RL_nodeVector_2_packetToFlit_enqFlit
  assign CAN_FIRE_RL_nodeVector_2_packetToFlit_enqFlit =
	     IF_nodeVector_2_packetToFlit_flitFifo_enqP_r_8_ETC___d5891 &&
	     nodeVector_2_packetToFlit_packetFifo_taggedReg[34] ;
  assign WILL_FIRE_RL_nodeVector_2_packetToFlit_enqFlit =
	     CAN_FIRE_RL_nodeVector_2_packetToFlit_enqFlit ;

  // rule RL_nodeVector_3_fromPacket2FlitToVCFifo
  assign CAN_FIRE_RL_nodeVector_3_fromPacket2FlitToVCFifo =
	     cnt0__h425822 != 4'd0 &&
	     (IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11002 ?
		nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_r :
		IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11002 ||
		nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_r) ;
  assign WILL_FIRE_RL_nodeVector_3_fromPacket2FlitToVCFifo =
	     CAN_FIRE_RL_nodeVector_3_fromPacket2FlitToVCFifo ;

  // rule RL_nodeVector_3_packetToFlit_enqFlit
  assign CAN_FIRE_RL_nodeVector_3_packetToFlit_enqFlit =
	     IF_nodeVector_3_packetToFlit_flitFifo_enqP_r_7_ETC___d8791 &&
	     nodeVector_3_packetToFlit_packetFifo_taggedReg[34] ;
  assign WILL_FIRE_RL_nodeVector_3_packetToFlit_enqFlit =
	     CAN_FIRE_RL_nodeVector_3_packetToFlit_enqFlit ;

  // rule RL_putFlitToNext
  assign CAN_FIRE_RL_putFlitToNext =
	     nodeVector_0_crossbar_level1Up_outPortUp_taggedReg[21] &&
	     (nodeVector_0_crossbar_level1Up_outPortUp_taggedReg[8] ?
		nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_r :
		nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_r) ;
  assign WILL_FIRE_RL_putFlitToNext = CAN_FIRE_RL_putFlitToNext ;

  // rule RL_getFlitFromNext
  assign CAN_FIRE_RL_getFlitFromNext =
	     nodeVector_1_crossbar_level1Up_outPortDn_taggedReg[21] &&
	     (nodeVector_1_crossbar_level1Up_outPortDn_taggedReg[8] ?
		nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_r :
		nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_r) ;
  assign WILL_FIRE_RL_getFlitFromNext = CAN_FIRE_RL_getFlitFromNext ;

  // rule RL_putFlitToNext_1
  assign CAN_FIRE_RL_putFlitToNext_1 =
	     nodeVector_1_crossbar_level1Up_outPortUp_taggedReg[21] &&
	     (nodeVector_1_crossbar_level1Up_outPortUp_taggedReg[8] ?
		nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_r :
		nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_r) ;
  assign WILL_FIRE_RL_putFlitToNext_1 = CAN_FIRE_RL_putFlitToNext_1 ;

  // rule RL_getFlitFromNext_1
  assign CAN_FIRE_RL_getFlitFromNext_1 =
	     nodeVector_2_crossbar_level1Up_outPortDn_taggedReg[21] &&
	     (nodeVector_2_crossbar_level1Up_outPortDn_taggedReg[8] ?
		nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_r :
		nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_r) ;
  assign WILL_FIRE_RL_getFlitFromNext_1 = CAN_FIRE_RL_getFlitFromNext_1 ;

  // rule RL_putFlitToNext_2
  assign CAN_FIRE_RL_putFlitToNext_2 =
	     nodeVector_2_crossbar_level1Up_outPortUp_taggedReg[21] &&
	     (nodeVector_2_crossbar_level1Up_outPortUp_taggedReg[8] ?
		nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_r :
		nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_r) ;
  assign WILL_FIRE_RL_putFlitToNext_2 = CAN_FIRE_RL_putFlitToNext_2 ;

  // rule RL_getFlitFromNext_2
  assign CAN_FIRE_RL_getFlitFromNext_2 =
	     nodeVector_3_crossbar_level1Up_outPortDn_taggedReg[21] &&
	     (nodeVector_3_crossbar_level1Up_outPortDn_taggedReg[8] ?
		nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_r :
		nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_r) ;
  assign WILL_FIRE_RL_getFlitFromNext_2 = CAN_FIRE_RL_getFlitFromNext_2 ;

  // rule RL_putFlitToNext_3
  assign CAN_FIRE_RL_putFlitToNext_3 =
	     nodeVector_3_crossbar_level1Up_outPortUp_taggedReg[21] &&
	     (nodeVector_3_crossbar_level1Up_outPortUp_taggedReg[8] ?
		nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_r :
		nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_r) ;
  assign WILL_FIRE_RL_putFlitToNext_3 = CAN_FIRE_RL_putFlitToNext_3 ;

  // rule RL_getFlitFromNext_3
  assign CAN_FIRE_RL_getFlitFromNext_3 =
	     nodeVector_0_crossbar_level1Up_outPortDn_taggedReg[21] &&
	     (nodeVector_0_crossbar_level1Up_outPortDn_taggedReg[8] ?
		nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_r :
		nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_r) ;
  assign WILL_FIRE_RL_getFlitFromNext_3 = CAN_FIRE_RL_getFlitFromNext_3 ;

  // rule RL_nodeVector_0_packetToFlit_packetFifo_rule_update_final
  assign CAN_FIRE_RL_nodeVector_0_packetToFlit_packetFifo_rule_update_final =
	     EN_enq0 || nodeVector_0_packetToFlit_packetFifo_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_0_packetToFlit_packetFifo_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_packetToFlit_packetFifo_rule_update_final ;

  // rule RL_nodeVector_0_packetToFlit_flitFifo_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_packetToFlit_flitFifo_enqP_do_stuff = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_packetToFlit_flitFifo_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_packetToFlit_flitFifo_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_packetToFlit_flitFifo_deqP_do_stuff = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_packetToFlit_flitFifo_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_packetToFlit_pktCount_count
  assign CAN_FIRE_RL_nodeVector_0_packetToFlit_pktCount_count = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_packetToFlit_pktCount_count = 1'd1 ;

  // rule RL_nodeVector_0_packetToFlit_fltCount_count
  assign CAN_FIRE_RL_nodeVector_0_packetToFlit_fltCount_count = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_packetToFlit_fltCount_count = 1'd1 ;

  // rule RL_nodeVector_0_packetToFlit_vcCount_count
  assign CAN_FIRE_RL_nodeVector_0_packetToFlit_vcCount_count = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_packetToFlit_vcCount_count = 1'd1 ;

  // rule RL_nodeVector_0_clientVcFifo_bid
  assign CAN_FIRE_RL_nodeVector_0_clientVcFifo_bid =
	     nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_0_clientVcFifo_bid =
	     nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_r ;

  // rule RL_nodeVector_0_clientVcFifo_bid_1
  assign CAN_FIRE_RL_nodeVector_0_clientVcFifo_bid_1 =
	     nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_0_clientVcFifo_bid_1 =
	     nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_r ;

  // rule RL_nodeVector_0_clientVcFifo_arbiter_every
  assign CAN_FIRE_RL_nodeVector_0_clientVcFifo_arbiter_every = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_clientVcFifo_arbiter_every = 1'd1 ;

  // rule RL_nodeVector_0_upRingVcFifo_bid
  assign CAN_FIRE_RL_nodeVector_0_upRingVcFifo_bid =
	     nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_0_upRingVcFifo_bid =
	     nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_r ;

  // rule RL_nodeVector_0_upRingVcFifo_bid_1
  assign CAN_FIRE_RL_nodeVector_0_upRingVcFifo_bid_1 =
	     nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_0_upRingVcFifo_bid_1 =
	     nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_r ;

  // rule RL_nodeVector_0_upRingVcFifo_arbiter_every
  assign CAN_FIRE_RL_nodeVector_0_upRingVcFifo_arbiter_every = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_upRingVcFifo_arbiter_every = 1'd1 ;

  // rule RL_nodeVector_0_downRingVcFifo_bid
  assign CAN_FIRE_RL_nodeVector_0_downRingVcFifo_bid =
	     nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_0_downRingVcFifo_bid =
	     nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_r ;

  // rule RL_nodeVector_0_downRingVcFifo_bid_1
  assign CAN_FIRE_RL_nodeVector_0_downRingVcFifo_bid_1 =
	     nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_0_downRingVcFifo_bid_1 =
	     nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_r ;

  // rule RL_nodeVector_0_downRingVcFifo_arbiter_every
  assign CAN_FIRE_RL_nodeVector_0_downRingVcFifo_arbiter_every = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_downRingVcFifo_arbiter_every = 1'd1 ;

  // rule RL_nodeVector_0_crossbar_fatal
  assign CAN_FIRE_RL_nodeVector_0_crossbar_fatal =
	     nodeVector_0_crossbar_level1Dn_outPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_fatal =
	     CAN_FIRE_RL_nodeVector_0_crossbar_fatal ;

  // rule RL_nodeVector_0_crossbar_level0Up_processInPortUp
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_processInPortUp =
	     nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level0Up_processInPortUp =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_processInPortUp ;

  // rule RL_nodeVector_0_crossbar_level0Up_processInPortDn
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_processInPortDn =
	     nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level0Up_processInPortDn =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_processInPortDn ;

  // rule RL_nodeVector_0_crossbar_level0Dn_processInPortUp
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_processInPortUp =
	     nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level0Dn_processInPortUp =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_processInPortUp ;

  // rule RL_nodeVector_0_crossbar_level0Dn_processInPortDn
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_processInPortDn =
	     nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level0Dn_processInPortDn =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_processInPortDn ;

  // rule RL_nodeVector_0_crossbar_level1Up_processInPortUp
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_processInPortUp =
	     nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level1Up_processInPortUp =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_processInPortUp ;

  // rule RL_nodeVector_0_crossbar_level1Up_processInPortDn
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_processInPortDn =
	     nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level1Up_processInPortDn =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_processInPortDn ;

  // rule RL_nodeVector_0_crossbar_level1Up_processRequests
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_processRequests =
	     !nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] &&
	     !nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21] ||
	     IF_nodeVector_0_crossbar_level1Up_wireInUpReq__ETC___d1124 ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level1Up_processRequests =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_processRequests ;

  // rule RL_nodeVector_0_crossbar_rowUpToRowUp
  assign CAN_FIRE_RL_nodeVector_0_crossbar_rowUpToRowUp =
	     nodeVector_0_crossbar_level0Up_outPortUp_taggedReg[21] &&
	     (!nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] ||
	      nodeVector_0_crossbar_level1Up_inPortUp_pw_deq$whas) ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_rowUpToRowUp =
	     CAN_FIRE_RL_nodeVector_0_crossbar_rowUpToRowUp ;

  // rule RL_nodeVector_0_crossbar_rowDnToRowUp
  assign CAN_FIRE_RL_nodeVector_0_crossbar_rowDnToRowUp =
	     nodeVector_0_crossbar_level0Dn_outPortUp_taggedReg[21] &&
	     (!nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21] ||
	      nodeVector_0_crossbar_level1Up_inPortDn_pw_deq$whas) ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_rowDnToRowUp =
	     CAN_FIRE_RL_nodeVector_0_crossbar_rowDnToRowUp ;

  // rule RL_nodeVector_0_crossbar_level1Up_portSelectControl
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_portSelectControl =
	     nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21] &&
	     nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level1Up_portSelectControl =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_portSelectControl ;

  // rule RL_nodeVector_0_crossbar_level1Up_outPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_outPortUp_rule_update_final =
	     nodeVector_0_crossbar_level1Up_outPortUp_rw_enq$whas ||
	     CAN_FIRE_RL_putFlitToNext ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level1Up_outPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_outPortUp_rule_update_final ;

  // rule RL_nodeVector_0_crossbar_level1Up_outPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_outPortDn_rule_update_final =
	     nodeVector_0_crossbar_level1Up_outPortDn_rw_enq$whas ||
	     CAN_FIRE_RL_getFlitFromNext_3 ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level1Up_outPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_outPortDn_rule_update_final ;

  // rule RL_nodeVector_0_crossbar_level1Up_inPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_crossbar_rowUpToRowUp ||
	     nodeVector_0_crossbar_level1Up_inPortUp_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level1Up_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_inPortUp_rule_update_final ;

  // rule RL_nodeVector_0_crossbar_level1Up_inPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_crossbar_rowDnToRowUp ||
	     nodeVector_0_crossbar_level1Up_inPortDn_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level1Up_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_inPortDn_rule_update_final ;

  // rule RL_nodeVector_0_crossbar_level1Dn_processInPortUp
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_processInPortUp =
	     nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level1Dn_processInPortUp =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_processInPortUp ;

  // rule RL_nodeVector_0_crossbar_level1Dn_processInPortDn
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_processInPortDn =
	     nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level1Dn_processInPortDn =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_processInPortDn ;

  // rule RL_nodeVector_0_flitToPacket_packetFifo_ageThreshold
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_ageThreshold =
	     nodeVector_0_flitToPacket_packetFifo_ageCount == 32'd16 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_ageThreshold =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_ageThreshold ;

  // rule RL_nodeVector_0_flitToPacket_packetFifo_doDeque
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_doDeque =
	     cnt0__h107311 != 4'd0 &&
	     (nodeVector_0_flitToPacket_packetFifo_ageCount == 32'd16 ||
	      EN_deq0) ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_doDeque =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_doDeque ;

  // rule RL_nodeVector_0_flitToPacket_packetFifo_ageControl
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_ageControl =
	     cnt0__h107311 != 4'd0 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_ageControl =
	     cnt0__h107311 != 4'd0 ;

  // rule RL_nodeVector_0_flitToPacket_indexPool_initializePool
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_indexPool_initializePool =
	     nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_r &&
	     !nodeVector_0_flitToPacket_indexPool_isInitDone ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_indexPool_initializePool =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_indexPool_initializePool ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO =
	     (!nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1[0] ||
	      nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N) &&
	     nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1[1] ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_overRun
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_overRun =
	     nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1[1] &&
	     !nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_overRun =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_overRun ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_setFirstCore
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_setFirstCore =
	     nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_setFirstCore =
	     nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq =
	     !nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO =
	     (!nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1[0] ||
	      nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N) &&
	     nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1[1] ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_overRun
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_overRun =
	     nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1[1] &&
	     !nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_overRun =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_overRun ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_setFirstCore
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_setFirstCore =
	     nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_setFirstCore =
	     nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq =
	     !nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO =
	     (!nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1[0] ||
	      nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N) &&
	     nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1[1] ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_overRun
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_overRun =
	     nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1[1] &&
	     !nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_overRun =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_overRun ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_setFirstCore
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_setFirstCore =
	     nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_setFirstCore =
	     nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq =
	     !nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq ;

  // rule RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo =
	     cnt1__h107312 < 4'd4 &&
	     (nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N ||
	      nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas) &&
	     nodeVector_0_flitToPacket_ramArr_1_serverAdapt_ETC___d2253 &&
	     nodeVector_0_flitToPacket_stage3$EMPTY_N ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo ;

  // rule RL_nodeVector_0_flitToPacket_cycle2RamOperation
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle2RamOperation =
	     nodeVector_0_flitToPacket_stage2_i_notEmpty__1_ETC___d2186 &&
	     nodeVector_0_flitToPacket_stage2$EMPTY_N &&
	     nodeVector_0_flitToPacket_indexPool_isInitDone ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle2RamOperation =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle2RamOperation ;

  // rule RL_nodeVector_0_flitToPacket_cycle1CamLookup
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle1CamLookup =
	     nodeVector_0_flitToPacket_stage1$EMPTY_N &&
	     nodeVector_0_flitToPacket_stage2$FULL_N &&
	     (IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2038 ||
	      nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_r) &&
	     nodeVector_0_flitToPacket_stage1$EMPTY_N &&
	     nodeVector_0_flitToPacket_indexPool_isInitDone ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle1CamLookup =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle1CamLookup ;

  // rule RL_nodeVector_0_fromCrossbarToFlitToPacket
  assign CAN_FIRE_RL_nodeVector_0_fromCrossbarToFlitToPacket =
	     nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg[21] &&
	     nodeVector_0_flitToPacket_indexPool_isInitDone &&
	     nodeVector_0_flitToPacket_stage1$FULL_N ;
  assign WILL_FIRE_RL_nodeVector_0_fromCrossbarToFlitToPacket =
	     CAN_FIRE_RL_nodeVector_0_fromCrossbarToFlitToPacket ;

  // rule RL_nodeVector_0_crossbar_level1Dn_processRequests
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_processRequests =
	     !nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	     !nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	     IF_nodeVector_0_crossbar_level1Dn_wireInUpReq__ETC___d1253 ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level1Dn_processRequests =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_processRequests ;

  // rule RL_nodeVector_0_crossbar_rowUpToRowDn
  assign CAN_FIRE_RL_nodeVector_0_crossbar_rowUpToRowDn =
	     nodeVector_0_crossbar_level0Up_outPortDn_taggedReg[21] &&
	     (!nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] ||
	      nodeVector_0_crossbar_level1Dn_inPortUp_pw_deq$whas) ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_rowUpToRowDn =
	     CAN_FIRE_RL_nodeVector_0_crossbar_rowUpToRowDn ;

  // rule RL_nodeVector_0_crossbar_rowDnToRowDn
  assign CAN_FIRE_RL_nodeVector_0_crossbar_rowDnToRowDn =
	     nodeVector_0_crossbar_level0Dn_outPortDn_taggedReg[21] &&
	     (!nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	      nodeVector_0_crossbar_level1Dn_inPortDn_pw_deq$whas) ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_rowDnToRowDn =
	     CAN_FIRE_RL_nodeVector_0_crossbar_rowDnToRowDn ;

  // rule RL_nodeVector_0_crossbar_level0Up_processRequests
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_processRequests =
	     !nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] &&
	     !nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21] ||
	     IF_nodeVector_0_crossbar_level0Up_wireInUpReq__ETC___d866 ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level0Up_processRequests =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_processRequests ;

  // rule RL_nodeVector_0_fromClientVCFifoToCrossbar
  assign CAN_FIRE_RL_nodeVector_0_fromClientVCFifoToCrossbar =
	     (!nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21] ||
	      nodeVector_0_crossbar_level0Up_inPortDn_pw_deq$whas) &&
	     (nodeVector_0_clientVcFifo_arbiter_priority_vec_ETC___d12893 ?
		nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_r :
		nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_r) ;
  assign WILL_FIRE_RL_nodeVector_0_fromClientVCFifoToCrossbar =
	     CAN_FIRE_RL_nodeVector_0_fromClientVCFifoToCrossbar ;

  // rule RL_nodeVector_0_fromUpVCFifoToCrossbar
  assign CAN_FIRE_RL_nodeVector_0_fromUpVCFifoToCrossbar =
	     (!nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] ||
	      nodeVector_0_crossbar_level0Up_inPortUp_pw_deq$whas) &&
	     (nodeVector_0_upRingVcFifo_arbiter_priority_vec_ETC___d12896 ?
		nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_r :
		nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_r) ;
  assign WILL_FIRE_RL_nodeVector_0_fromUpVCFifoToCrossbar =
	     CAN_FIRE_RL_nodeVector_0_fromUpVCFifoToCrossbar ;

  // rule RL_nodeVector_0_clientVcFifo_vcFifoArr_0_canonicalize
  assign CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_clientVcFifo_vcFifoArr_1_canonicalize
  assign CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_clientVcFifo_vcFifoArr_1_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_canonicalize
  assign CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_canonicalize
  assign CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_crossbar_level0Up_portSelectControl
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_portSelectControl =
	     nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21] &&
	     nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level0Up_portSelectControl =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_portSelectControl ;

  // rule RL_nodeVector_0_crossbar_level0Up_outPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_outPortUp_rule_update_final =
	     nodeVector_0_crossbar_level0Up_outPortUp_rw_enq$whas ||
	     CAN_FIRE_RL_nodeVector_0_crossbar_rowUpToRowUp ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level0Up_outPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_outPortUp_rule_update_final ;

  // rule RL_nodeVector_0_crossbar_level0Up_outPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_outPortDn_rule_update_final =
	     nodeVector_0_crossbar_level0Up_outPortDn_rw_enq$whas ||
	     CAN_FIRE_RL_nodeVector_0_crossbar_rowUpToRowDn ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level0Up_outPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_outPortDn_rule_update_final ;

  // rule RL_nodeVector_0_crossbar_level0Up_inPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_fromUpVCFifoToCrossbar ||
	     nodeVector_0_crossbar_level0Up_inPortUp_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level0Up_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_inPortUp_rule_update_final ;

  // rule RL_nodeVector_0_crossbar_level0Up_inPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_fromClientVCFifoToCrossbar ||
	     nodeVector_0_crossbar_level0Up_inPortDn_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level0Up_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_inPortDn_rule_update_final ;

  // rule RL_nodeVector_0_crossbar_level0Dn_processRequests
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_processRequests =
	     !nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	     !nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21] ||
	     IF_nodeVector_0_crossbar_level0Dn_wireInUpReq__ETC___d995 ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level0Dn_processRequests =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_processRequests ;

  // rule RL_nodeVector_0_fromDownVCFifoToCrossbar
  assign CAN_FIRE_RL_nodeVector_0_fromDownVCFifoToCrossbar =
	     (!nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] ||
	      nodeVector_0_crossbar_level0Dn_inPortUp_pw_deq$whas) &&
	     (nodeVector_0_downRingVcFifo_arbiter_priority_v_ETC___d12899 ?
		nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_r :
		nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_r) ;
  assign WILL_FIRE_RL_nodeVector_0_fromDownVCFifoToCrossbar =
	     CAN_FIRE_RL_nodeVector_0_fromDownVCFifoToCrossbar ;

  // rule RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_canonicalize
  assign CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_canonicalize
  assign CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_crossbar_level0Dn_portSelectControl
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_portSelectControl =
	     nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	     nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level0Dn_portSelectControl =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_portSelectControl ;

  // rule RL_nodeVector_0_crossbar_level0Dn_outPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_outPortUp_rule_update_final =
	     nodeVector_0_crossbar_level0Dn_outPortUp_rw_enq$whas ||
	     CAN_FIRE_RL_nodeVector_0_crossbar_rowDnToRowUp ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level0Dn_outPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_outPortUp_rule_update_final ;

  // rule RL_nodeVector_0_crossbar_level0Dn_outPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_outPortDn_rule_update_final =
	     nodeVector_0_crossbar_level0Dn_outPortDn_rw_enq$whas ||
	     CAN_FIRE_RL_nodeVector_0_crossbar_rowDnToRowDn ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level0Dn_outPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_outPortDn_rule_update_final ;

  // rule RL_nodeVector_0_crossbar_level0Dn_inPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_fromDownVCFifoToCrossbar ||
	     nodeVector_0_crossbar_level0Dn_inPortUp_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level0Dn_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_inPortUp_rule_update_final ;

  // rule RL_nodeVector_0_crossbar_level0Dn_inPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_inPortDn_rule_update_final =
	     nodeVector_0_crossbar_level0Dn_inPortDn_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level0Dn_inPortDn_rule_update_final =
	     nodeVector_0_crossbar_level0Dn_inPortDn_pw_deq$whas ;

  // rule RL_nodeVector_0_crossbar_level1Dn_portSelectControl
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_portSelectControl =
	     nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	     nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level1Dn_portSelectControl =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_portSelectControl ;

  // rule RL_nodeVector_0_crossbar_level1Dn_outPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_outPortUp_rule_update_final =
	     nodeVector_0_crossbar_level1Dn_outPortUp_rw_enq$whas ||
	     CAN_FIRE_RL_nodeVector_0_fromCrossbarToFlitToPacket ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level1Dn_outPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_outPortUp_rule_update_final ;

  // rule RL_nodeVector_0_crossbar_level1Dn_outPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_outPortDn_rule_update_final =
	     nodeVector_0_crossbar_level1Dn_outPortDn_rw_enq$whas ||
	     nodeVector_0_crossbar_level1Dn_outPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level1Dn_outPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_outPortDn_rule_update_final ;

  // rule RL_nodeVector_0_crossbar_level1Dn_inPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_crossbar_rowUpToRowDn ||
	     nodeVector_0_crossbar_level1Dn_inPortUp_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level1Dn_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_inPortUp_rule_update_final ;

  // rule RL_nodeVector_0_crossbar_level1Dn_inPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_crossbar_rowDnToRowDn ||
	     nodeVector_0_crossbar_level1Dn_inPortDn_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_0_crossbar_level1Dn_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_inPortDn_rule_update_final ;

  // rule RL_nodeVector_0_flitToPacket_cam_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_cam_do_stuff_1
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_1 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_1 = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_cam_do_stuff_2
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_2 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_2 = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_cam_do_stuff_3
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_3 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_3 = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_cam_do_stuff_4
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_4 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_4 = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_cam_do_stuff_5
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_5 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_5 = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_cam_do_stuff_6
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_6 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_6 = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_cam_do_stuff_7
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_7 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_cam_do_stuff_7 = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_validEntry_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_validEntry_do_stuff_2
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_2 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_2 = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_validEntry_do_stuff_1
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_1 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_1 = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_validEntry_do_stuff_3
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_3 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_3 = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_validEntry_do_stuff_5
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_5 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_5 = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_validEntry_do_stuff_4
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_4 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_4 = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_validEntry_do_stuff_6
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_6 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_6 = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_validEntry_do_stuff_7
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_7 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_validEntry_do_stuff_7 = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_flitsCounter_count
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_flitsCounter_count_1
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_1 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_1 = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_flitsCounter_count_2
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_2 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_2 = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_flitsCounter_count_3
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_3 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_3 = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_flitsCounter_count_5
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_5 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_5 = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_flitsCounter_count_4
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_4 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_4 = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_flitsCounter_count_6
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_6 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_6 = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_flitsCounter_count_7
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_7 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_flitsCounter_count_7 = 1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_packetFifo_fifo_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_fifo_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_fifo_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_packetFifo_fifo_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_fifo_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_fifo_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_indexPool_indexFifo_canonicalize
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_indexPool_indexFifo_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle2RamOperation &&
	     (nodeVector_0_flitToPacket_stage2$D_OUT[1:0] == 2'd3 ||
	      nodeVector_0_flitToPacket_stage2$D_OUT[1:0] == 2'd0 ||
	      !nodeVector_0_flitToPacket_stage2$D_OUT[5]) ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly =
	     nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N &&
	     !CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly =
	     nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N &&
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo &&
	     !nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq =
	     nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N &&
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd =
	     nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt_1$whas ||
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1__dreg_update
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1__dreg_update =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1__dreg_update =
	     1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle2RamOperation &&
	     nodeVector_0_flitToPacket_stage2$D_OUT[5] &&
	     (nodeVector_0_flitToPacket_stage2$D_OUT[1:0] == 2'd3 ||
	      nodeVector_0_flitToPacket_stage2$D_OUT[1:0] == 2'd1) ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly =
	     nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N &&
	     !CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly =
	     nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N &&
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo &&
	     !nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq =
	     nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N &&
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd =
	     nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt_1$whas ||
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1__dreg_update
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1__dreg_update =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1__dreg_update =
	     1'd1 ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle2RamOperation &&
	     nodeVector_0_flitToPacket_stage2$D_OUT[5] &&
	     (nodeVector_0_flitToPacket_stage2$D_OUT[1:0] == 2'd3 ||
	      nodeVector_0_flitToPacket_stage2$D_OUT[1:0] == 2'd2) ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly =
	     nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N &&
	     !CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly =
	     nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N &&
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo &&
	     !nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq =
	     nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N &&
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd =
	     nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt_1$whas ||
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd ;

  // rule RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1__dreg_update
  assign CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1__dreg_update =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1__dreg_update =
	     1'd1 ;

  // rule RL_nodeVector_1_packetToFlit_packetFifo_rule_update_final
  assign CAN_FIRE_RL_nodeVector_1_packetToFlit_packetFifo_rule_update_final =
	     EN_enq1 || nodeVector_1_packetToFlit_packetFifo_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_1_packetToFlit_packetFifo_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_packetToFlit_packetFifo_rule_update_final ;

  // rule RL_nodeVector_1_packetToFlit_flitFifo_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_packetToFlit_flitFifo_enqP_do_stuff = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_packetToFlit_flitFifo_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_packetToFlit_flitFifo_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_packetToFlit_flitFifo_deqP_do_stuff = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_packetToFlit_flitFifo_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_packetToFlit_pktCount_count
  assign CAN_FIRE_RL_nodeVector_1_packetToFlit_pktCount_count = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_packetToFlit_pktCount_count = 1'd1 ;

  // rule RL_nodeVector_1_packetToFlit_fltCount_count
  assign CAN_FIRE_RL_nodeVector_1_packetToFlit_fltCount_count = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_packetToFlit_fltCount_count = 1'd1 ;

  // rule RL_nodeVector_1_packetToFlit_vcCount_count
  assign CAN_FIRE_RL_nodeVector_1_packetToFlit_vcCount_count = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_packetToFlit_vcCount_count = 1'd1 ;

  // rule RL_nodeVector_1_clientVcFifo_bid
  assign CAN_FIRE_RL_nodeVector_1_clientVcFifo_bid =
	     nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_1_clientVcFifo_bid =
	     nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_r ;

  // rule RL_nodeVector_1_clientVcFifo_bid_1
  assign CAN_FIRE_RL_nodeVector_1_clientVcFifo_bid_1 =
	     nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_1_clientVcFifo_bid_1 =
	     nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_r ;

  // rule RL_nodeVector_1_clientVcFifo_arbiter_every
  assign CAN_FIRE_RL_nodeVector_1_clientVcFifo_arbiter_every = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_clientVcFifo_arbiter_every = 1'd1 ;

  // rule RL_nodeVector_1_upRingVcFifo_bid
  assign CAN_FIRE_RL_nodeVector_1_upRingVcFifo_bid =
	     nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_1_upRingVcFifo_bid =
	     nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_r ;

  // rule RL_nodeVector_1_upRingVcFifo_bid_1
  assign CAN_FIRE_RL_nodeVector_1_upRingVcFifo_bid_1 =
	     nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_1_upRingVcFifo_bid_1 =
	     nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_r ;

  // rule RL_nodeVector_1_upRingVcFifo_arbiter_every
  assign CAN_FIRE_RL_nodeVector_1_upRingVcFifo_arbiter_every = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_upRingVcFifo_arbiter_every = 1'd1 ;

  // rule RL_nodeVector_1_downRingVcFifo_bid
  assign CAN_FIRE_RL_nodeVector_1_downRingVcFifo_bid =
	     nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_1_downRingVcFifo_bid =
	     nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_r ;

  // rule RL_nodeVector_1_downRingVcFifo_bid_1
  assign CAN_FIRE_RL_nodeVector_1_downRingVcFifo_bid_1 =
	     nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_1_downRingVcFifo_bid_1 =
	     nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_r ;

  // rule RL_nodeVector_1_downRingVcFifo_arbiter_every
  assign CAN_FIRE_RL_nodeVector_1_downRingVcFifo_arbiter_every = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_downRingVcFifo_arbiter_every = 1'd1 ;

  // rule RL_nodeVector_1_crossbar_fatal
  assign CAN_FIRE_RL_nodeVector_1_crossbar_fatal =
	     nodeVector_1_crossbar_level1Dn_outPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_fatal =
	     CAN_FIRE_RL_nodeVector_1_crossbar_fatal ;

  // rule RL_nodeVector_1_crossbar_level0Up_processInPortUp
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_processInPortUp =
	     nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level0Up_processInPortUp =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_processInPortUp ;

  // rule RL_nodeVector_1_crossbar_level0Up_processInPortDn
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_processInPortDn =
	     nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level0Up_processInPortDn =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_processInPortDn ;

  // rule RL_nodeVector_1_crossbar_level0Dn_processInPortUp
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_processInPortUp =
	     nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level0Dn_processInPortUp =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_processInPortUp ;

  // rule RL_nodeVector_1_crossbar_level0Dn_processInPortDn
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_processInPortDn =
	     nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level0Dn_processInPortDn =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_processInPortDn ;

  // rule RL_nodeVector_1_crossbar_level1Up_processInPortUp
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_processInPortUp =
	     nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level1Up_processInPortUp =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_processInPortUp ;

  // rule RL_nodeVector_1_crossbar_level1Up_processInPortDn
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_processInPortDn =
	     nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level1Up_processInPortDn =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_processInPortDn ;

  // rule RL_nodeVector_1_crossbar_level1Up_processRequests
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_processRequests =
	     !nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] &&
	     !nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21] ||
	     IF_nodeVector_1_crossbar_level1Up_wireInUpReq__ETC___d4025 ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level1Up_processRequests =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_processRequests ;

  // rule RL_nodeVector_1_crossbar_rowUpToRowUp
  assign CAN_FIRE_RL_nodeVector_1_crossbar_rowUpToRowUp =
	     nodeVector_1_crossbar_level0Up_outPortUp_taggedReg[21] &&
	     (!nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] ||
	      nodeVector_1_crossbar_level1Up_inPortUp_pw_deq$whas) ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_rowUpToRowUp =
	     CAN_FIRE_RL_nodeVector_1_crossbar_rowUpToRowUp ;

  // rule RL_nodeVector_1_crossbar_rowDnToRowUp
  assign CAN_FIRE_RL_nodeVector_1_crossbar_rowDnToRowUp =
	     nodeVector_1_crossbar_level0Dn_outPortUp_taggedReg[21] &&
	     (!nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21] ||
	      nodeVector_1_crossbar_level1Up_inPortDn_pw_deq$whas) ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_rowDnToRowUp =
	     CAN_FIRE_RL_nodeVector_1_crossbar_rowDnToRowUp ;

  // rule RL_nodeVector_1_crossbar_level1Up_portSelectControl
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_portSelectControl =
	     nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21] &&
	     nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level1Up_portSelectControl =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_portSelectControl ;

  // rule RL_nodeVector_1_crossbar_level1Up_outPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_outPortUp_rule_update_final =
	     nodeVector_1_crossbar_level1Up_outPortUp_rw_enq$whas ||
	     CAN_FIRE_RL_putFlitToNext_1 ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level1Up_outPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_outPortUp_rule_update_final ;

  // rule RL_nodeVector_1_crossbar_level1Up_outPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_outPortDn_rule_update_final =
	     nodeVector_1_crossbar_level1Up_outPortDn_rw_enq$whas ||
	     CAN_FIRE_RL_getFlitFromNext ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level1Up_outPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_outPortDn_rule_update_final ;

  // rule RL_nodeVector_1_crossbar_level1Up_inPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_crossbar_rowUpToRowUp ||
	     nodeVector_1_crossbar_level1Up_inPortUp_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level1Up_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_inPortUp_rule_update_final ;

  // rule RL_nodeVector_1_crossbar_level1Up_inPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_crossbar_rowDnToRowUp ||
	     nodeVector_1_crossbar_level1Up_inPortDn_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level1Up_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_inPortDn_rule_update_final ;

  // rule RL_nodeVector_1_crossbar_level1Dn_processInPortUp
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_processInPortUp =
	     nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level1Dn_processInPortUp =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_processInPortUp ;

  // rule RL_nodeVector_1_crossbar_level1Dn_processInPortDn
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_processInPortDn =
	     nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level1Dn_processInPortDn =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_processInPortDn ;

  // rule RL_nodeVector_1_flitToPacket_packetFifo_ageThreshold
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_ageThreshold =
	     nodeVector_1_flitToPacket_packetFifo_ageCount == 32'd16 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_ageThreshold =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_ageThreshold ;

  // rule RL_nodeVector_1_flitToPacket_packetFifo_doDeque
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_doDeque =
	     cnt0__h248299 != 4'd0 &&
	     (nodeVector_1_flitToPacket_packetFifo_ageCount == 32'd16 ||
	      EN_deq1) ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_doDeque =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_doDeque ;

  // rule RL_nodeVector_1_flitToPacket_packetFifo_ageControl
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_ageControl =
	     cnt0__h248299 != 4'd0 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_ageControl =
	     cnt0__h248299 != 4'd0 ;

  // rule RL_nodeVector_1_flitToPacket_indexPool_initializePool
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_indexPool_initializePool =
	     nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_r &&
	     !nodeVector_1_flitToPacket_indexPool_isInitDone ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_indexPool_initializePool =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_indexPool_initializePool ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO =
	     (!nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1[0] ||
	      nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N) &&
	     nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1[1] ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_overRun
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_overRun =
	     nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1[1] &&
	     !nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_overRun =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_overRun ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_setFirstCore
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_setFirstCore =
	     nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_setFirstCore =
	     nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq =
	     !nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO =
	     (!nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1[0] ||
	      nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N) &&
	     nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1[1] ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_overRun
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_overRun =
	     nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1[1] &&
	     !nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_overRun =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_overRun ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_setFirstCore
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_setFirstCore =
	     nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_setFirstCore =
	     nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq =
	     !nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO =
	     (!nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1[0] ||
	      nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N) &&
	     nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1[1] ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_overRun
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_overRun =
	     nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1[1] &&
	     !nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_overRun =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_overRun ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_setFirstCore
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_setFirstCore =
	     nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_setFirstCore =
	     nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq =
	     !nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq ;

  // rule RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo =
	     cnt1__h248300 < 4'd4 &&
	     (nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N ||
	      nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas) &&
	     nodeVector_1_flitToPacket_ramArr_1_serverAdapt_ETC___d5153 &&
	     nodeVector_1_flitToPacket_stage3$EMPTY_N ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo ;

  // rule RL_nodeVector_1_flitToPacket_cycle2RamOperation
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle2RamOperation =
	     nodeVector_1_flitToPacket_stage2_i_notEmpty__0_ETC___d5086 &&
	     nodeVector_1_flitToPacket_stage2$EMPTY_N &&
	     nodeVector_1_flitToPacket_indexPool_isInitDone ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle2RamOperation =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle2RamOperation ;

  // rule RL_nodeVector_1_flitToPacket_cycle1CamLookup
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle1CamLookup =
	     nodeVector_1_flitToPacket_stage1$EMPTY_N &&
	     nodeVector_1_flitToPacket_stage2$FULL_N &&
	     (IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d4938 ||
	      nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_r) &&
	     nodeVector_1_flitToPacket_stage1$EMPTY_N &&
	     nodeVector_1_flitToPacket_indexPool_isInitDone ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle1CamLookup =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle1CamLookup ;

  // rule RL_nodeVector_1_fromCrossbarToFlitToPacket
  assign CAN_FIRE_RL_nodeVector_1_fromCrossbarToFlitToPacket =
	     nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg[21] &&
	     nodeVector_1_flitToPacket_indexPool_isInitDone &&
	     nodeVector_1_flitToPacket_stage1$FULL_N ;
  assign WILL_FIRE_RL_nodeVector_1_fromCrossbarToFlitToPacket =
	     CAN_FIRE_RL_nodeVector_1_fromCrossbarToFlitToPacket ;

  // rule RL_nodeVector_1_crossbar_level1Dn_processRequests
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_processRequests =
	     !nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	     !nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	     IF_nodeVector_1_crossbar_level1Dn_wireInUpReq__ETC___d4154 ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level1Dn_processRequests =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_processRequests ;

  // rule RL_nodeVector_1_crossbar_rowUpToRowDn
  assign CAN_FIRE_RL_nodeVector_1_crossbar_rowUpToRowDn =
	     nodeVector_1_crossbar_level0Up_outPortDn_taggedReg[21] &&
	     (!nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] ||
	      nodeVector_1_crossbar_level1Dn_inPortUp_pw_deq$whas) ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_rowUpToRowDn =
	     CAN_FIRE_RL_nodeVector_1_crossbar_rowUpToRowDn ;

  // rule RL_nodeVector_1_crossbar_rowDnToRowDn
  assign CAN_FIRE_RL_nodeVector_1_crossbar_rowDnToRowDn =
	     nodeVector_1_crossbar_level0Dn_outPortDn_taggedReg[21] &&
	     (!nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	      nodeVector_1_crossbar_level1Dn_inPortDn_pw_deq$whas) ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_rowDnToRowDn =
	     CAN_FIRE_RL_nodeVector_1_crossbar_rowDnToRowDn ;

  // rule RL_nodeVector_1_crossbar_level0Up_processRequests
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_processRequests =
	     !nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] &&
	     !nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21] ||
	     IF_nodeVector_1_crossbar_level0Up_wireInUpReq__ETC___d3767 ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level0Up_processRequests =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_processRequests ;

  // rule RL_nodeVector_1_fromClientVCFifoToCrossbar
  assign CAN_FIRE_RL_nodeVector_1_fromClientVCFifoToCrossbar =
	     (!nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21] ||
	      nodeVector_1_crossbar_level0Up_inPortDn_pw_deq$whas) &&
	     (nodeVector_1_clientVcFifo_arbiter_priority_vec_ETC___d12949 ?
		nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_r :
		nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_r) ;
  assign WILL_FIRE_RL_nodeVector_1_fromClientVCFifoToCrossbar =
	     CAN_FIRE_RL_nodeVector_1_fromClientVCFifoToCrossbar ;

  // rule RL_nodeVector_1_fromUpVCFifoToCrossbar
  assign CAN_FIRE_RL_nodeVector_1_fromUpVCFifoToCrossbar =
	     (!nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] ||
	      nodeVector_1_crossbar_level0Up_inPortUp_pw_deq$whas) &&
	     (nodeVector_1_upRingVcFifo_arbiter_priority_vec_ETC___d12952 ?
		nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_r :
		nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_r) ;
  assign WILL_FIRE_RL_nodeVector_1_fromUpVCFifoToCrossbar =
	     CAN_FIRE_RL_nodeVector_1_fromUpVCFifoToCrossbar ;

  // rule RL_nodeVector_1_clientVcFifo_vcFifoArr_0_canonicalize
  assign CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_clientVcFifo_vcFifoArr_1_canonicalize
  assign CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_clientVcFifo_vcFifoArr_1_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_canonicalize
  assign CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_canonicalize
  assign CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_crossbar_level0Up_portSelectControl
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_portSelectControl =
	     nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21] &&
	     nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level0Up_portSelectControl =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_portSelectControl ;

  // rule RL_nodeVector_1_crossbar_level0Up_outPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_outPortUp_rule_update_final =
	     nodeVector_1_crossbar_level0Up_outPortUp_rw_enq$whas ||
	     CAN_FIRE_RL_nodeVector_1_crossbar_rowUpToRowUp ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level0Up_outPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_outPortUp_rule_update_final ;

  // rule RL_nodeVector_1_crossbar_level0Up_outPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_outPortDn_rule_update_final =
	     nodeVector_1_crossbar_level0Up_outPortDn_rw_enq$whas ||
	     CAN_FIRE_RL_nodeVector_1_crossbar_rowUpToRowDn ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level0Up_outPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_outPortDn_rule_update_final ;

  // rule RL_nodeVector_1_crossbar_level0Up_inPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_fromUpVCFifoToCrossbar ||
	     nodeVector_1_crossbar_level0Up_inPortUp_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level0Up_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_inPortUp_rule_update_final ;

  // rule RL_nodeVector_1_crossbar_level0Up_inPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_fromClientVCFifoToCrossbar ||
	     nodeVector_1_crossbar_level0Up_inPortDn_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level0Up_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_inPortDn_rule_update_final ;

  // rule RL_nodeVector_1_crossbar_level0Dn_processRequests
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_processRequests =
	     !nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	     !nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21] ||
	     IF_nodeVector_1_crossbar_level0Dn_wireInUpReq__ETC___d3896 ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level0Dn_processRequests =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_processRequests ;

  // rule RL_nodeVector_1_fromDownVCFifoToCrossbar
  assign CAN_FIRE_RL_nodeVector_1_fromDownVCFifoToCrossbar =
	     (!nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] ||
	      nodeVector_1_crossbar_level0Dn_inPortUp_pw_deq$whas) &&
	     (nodeVector_1_downRingVcFifo_arbiter_priority_v_ETC___d12955 ?
		nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_r :
		nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_r) ;
  assign WILL_FIRE_RL_nodeVector_1_fromDownVCFifoToCrossbar =
	     CAN_FIRE_RL_nodeVector_1_fromDownVCFifoToCrossbar ;

  // rule RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_canonicalize
  assign CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_canonicalize
  assign CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_crossbar_level0Dn_portSelectControl
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_portSelectControl =
	     nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	     nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level0Dn_portSelectControl =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_portSelectControl ;

  // rule RL_nodeVector_1_crossbar_level0Dn_outPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_outPortUp_rule_update_final =
	     nodeVector_1_crossbar_level0Dn_outPortUp_rw_enq$whas ||
	     CAN_FIRE_RL_nodeVector_1_crossbar_rowDnToRowUp ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level0Dn_outPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_outPortUp_rule_update_final ;

  // rule RL_nodeVector_1_crossbar_level0Dn_outPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_outPortDn_rule_update_final =
	     nodeVector_1_crossbar_level0Dn_outPortDn_rw_enq$whas ||
	     CAN_FIRE_RL_nodeVector_1_crossbar_rowDnToRowDn ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level0Dn_outPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_outPortDn_rule_update_final ;

  // rule RL_nodeVector_1_crossbar_level0Dn_inPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_fromDownVCFifoToCrossbar ||
	     nodeVector_1_crossbar_level0Dn_inPortUp_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level0Dn_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_inPortUp_rule_update_final ;

  // rule RL_nodeVector_1_crossbar_level0Dn_inPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_inPortDn_rule_update_final =
	     nodeVector_1_crossbar_level0Dn_inPortDn_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level0Dn_inPortDn_rule_update_final =
	     nodeVector_1_crossbar_level0Dn_inPortDn_pw_deq$whas ;

  // rule RL_nodeVector_1_crossbar_level1Dn_portSelectControl
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_portSelectControl =
	     nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	     nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level1Dn_portSelectControl =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_portSelectControl ;

  // rule RL_nodeVector_1_crossbar_level1Dn_outPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_outPortUp_rule_update_final =
	     nodeVector_1_crossbar_level1Dn_outPortUp_rw_enq$whas ||
	     CAN_FIRE_RL_nodeVector_1_fromCrossbarToFlitToPacket ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level1Dn_outPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_outPortUp_rule_update_final ;

  // rule RL_nodeVector_1_crossbar_level1Dn_outPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_outPortDn_rule_update_final =
	     nodeVector_1_crossbar_level1Dn_outPortDn_rw_enq$whas ||
	     nodeVector_1_crossbar_level1Dn_outPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level1Dn_outPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_outPortDn_rule_update_final ;

  // rule RL_nodeVector_1_crossbar_level1Dn_inPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_crossbar_rowUpToRowDn ||
	     nodeVector_1_crossbar_level1Dn_inPortUp_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level1Dn_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_inPortUp_rule_update_final ;

  // rule RL_nodeVector_1_crossbar_level1Dn_inPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_crossbar_rowDnToRowDn ||
	     nodeVector_1_crossbar_level1Dn_inPortDn_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_1_crossbar_level1Dn_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_inPortDn_rule_update_final ;

  // rule RL_nodeVector_1_flitToPacket_cam_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_cam_do_stuff_1
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_1 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_1 = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_cam_do_stuff_2
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_2 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_2 = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_cam_do_stuff_4
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_4 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_4 = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_cam_do_stuff_3
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_3 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_3 = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_cam_do_stuff_5
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_5 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_5 = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_cam_do_stuff_6
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_6 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_6 = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_cam_do_stuff_7
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_7 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_cam_do_stuff_7 = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_validEntry_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_validEntry_do_stuff_1
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_1 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_1 = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_validEntry_do_stuff_2
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_2 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_2 = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_validEntry_do_stuff_3
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_3 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_3 = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_validEntry_do_stuff_4
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_4 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_4 = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_validEntry_do_stuff_5
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_5 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_5 = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_validEntry_do_stuff_7
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_7 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_7 = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_validEntry_do_stuff_6
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_6 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_validEntry_do_stuff_6 = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_flitsCounter_count
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_flitsCounter_count_2
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_2 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_2 = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_flitsCounter_count_1
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_1 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_1 = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_flitsCounter_count_3
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_3 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_3 = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_flitsCounter_count_4
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_4 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_4 = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_flitsCounter_count_5
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_5 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_5 = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_flitsCounter_count_6
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_6 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_6 = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_flitsCounter_count_7
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_7 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_flitsCounter_count_7 = 1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_packetFifo_fifo_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_fifo_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_fifo_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_indexPool_indexFifo_canonicalize
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_packetFifo_fifo_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_fifo_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_fifo_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_indexPool_indexFifo_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle2RamOperation &&
	     (nodeVector_1_flitToPacket_stage2$D_OUT[1:0] == 2'd3 ||
	      nodeVector_1_flitToPacket_stage2$D_OUT[1:0] == 2'd0 ||
	      !nodeVector_1_flitToPacket_stage2$D_OUT[5]) ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly =
	     nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N &&
	     !CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly =
	     nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N &&
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo &&
	     !nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq =
	     nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N &&
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd =
	     nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt_1$whas ||
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1__dreg_update
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1__dreg_update =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1__dreg_update =
	     1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle2RamOperation &&
	     nodeVector_1_flitToPacket_stage2$D_OUT[5] &&
	     (nodeVector_1_flitToPacket_stage2$D_OUT[1:0] == 2'd3 ||
	      nodeVector_1_flitToPacket_stage2$D_OUT[1:0] == 2'd1) ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly =
	     nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N &&
	     !CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly =
	     nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N &&
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo &&
	     !nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq =
	     nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N &&
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd =
	     nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt_1$whas ||
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1__dreg_update
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1__dreg_update =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1__dreg_update =
	     1'd1 ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle2RamOperation &&
	     nodeVector_1_flitToPacket_stage2$D_OUT[5] &&
	     (nodeVector_1_flitToPacket_stage2$D_OUT[1:0] == 2'd3 ||
	      nodeVector_1_flitToPacket_stage2$D_OUT[1:0] == 2'd2) ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly =
	     nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N &&
	     !CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly =
	     nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N &&
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo &&
	     !nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq =
	     nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N &&
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd =
	     nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt_1$whas ||
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd ;

  // rule RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1__dreg_update
  assign CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1__dreg_update =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1__dreg_update =
	     1'd1 ;

  // rule RL_nodeVector_2_packetToFlit_packetFifo_rule_update_final
  assign CAN_FIRE_RL_nodeVector_2_packetToFlit_packetFifo_rule_update_final =
	     EN_enq2 || nodeVector_2_packetToFlit_packetFifo_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_2_packetToFlit_packetFifo_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_packetToFlit_packetFifo_rule_update_final ;

  // rule RL_nodeVector_2_packetToFlit_flitFifo_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_packetToFlit_flitFifo_enqP_do_stuff = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_packetToFlit_flitFifo_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_packetToFlit_flitFifo_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_packetToFlit_flitFifo_deqP_do_stuff = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_packetToFlit_flitFifo_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_packetToFlit_pktCount_count
  assign CAN_FIRE_RL_nodeVector_2_packetToFlit_pktCount_count = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_packetToFlit_pktCount_count = 1'd1 ;

  // rule RL_nodeVector_2_packetToFlit_fltCount_count
  assign CAN_FIRE_RL_nodeVector_2_packetToFlit_fltCount_count = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_packetToFlit_fltCount_count = 1'd1 ;

  // rule RL_nodeVector_2_packetToFlit_vcCount_count
  assign CAN_FIRE_RL_nodeVector_2_packetToFlit_vcCount_count = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_packetToFlit_vcCount_count = 1'd1 ;

  // rule RL_nodeVector_2_clientVcFifo_bid
  assign CAN_FIRE_RL_nodeVector_2_clientVcFifo_bid =
	     nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_2_clientVcFifo_bid =
	     nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_r ;

  // rule RL_nodeVector_2_clientVcFifo_bid_1
  assign CAN_FIRE_RL_nodeVector_2_clientVcFifo_bid_1 =
	     nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_2_clientVcFifo_bid_1 =
	     nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_r ;

  // rule RL_nodeVector_2_clientVcFifo_arbiter_every
  assign CAN_FIRE_RL_nodeVector_2_clientVcFifo_arbiter_every = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_clientVcFifo_arbiter_every = 1'd1 ;

  // rule RL_nodeVector_2_upRingVcFifo_bid
  assign CAN_FIRE_RL_nodeVector_2_upRingVcFifo_bid =
	     nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_2_upRingVcFifo_bid =
	     nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_r ;

  // rule RL_nodeVector_2_upRingVcFifo_bid_1
  assign CAN_FIRE_RL_nodeVector_2_upRingVcFifo_bid_1 =
	     nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_2_upRingVcFifo_bid_1 =
	     nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_r ;

  // rule RL_nodeVector_2_upRingVcFifo_arbiter_every
  assign CAN_FIRE_RL_nodeVector_2_upRingVcFifo_arbiter_every = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_upRingVcFifo_arbiter_every = 1'd1 ;

  // rule RL_nodeVector_2_downRingVcFifo_bid
  assign CAN_FIRE_RL_nodeVector_2_downRingVcFifo_bid =
	     nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_2_downRingVcFifo_bid =
	     nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_r ;

  // rule RL_nodeVector_2_downRingVcFifo_bid_1
  assign CAN_FIRE_RL_nodeVector_2_downRingVcFifo_bid_1 =
	     nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_2_downRingVcFifo_bid_1 =
	     nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_r ;

  // rule RL_nodeVector_2_downRingVcFifo_arbiter_every
  assign CAN_FIRE_RL_nodeVector_2_downRingVcFifo_arbiter_every = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_downRingVcFifo_arbiter_every = 1'd1 ;

  // rule RL_nodeVector_2_crossbar_fatal
  assign CAN_FIRE_RL_nodeVector_2_crossbar_fatal =
	     nodeVector_2_crossbar_level1Dn_outPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_fatal =
	     CAN_FIRE_RL_nodeVector_2_crossbar_fatal ;

  // rule RL_nodeVector_2_crossbar_level0Up_processInPortUp
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_processInPortUp =
	     nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level0Up_processInPortUp =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_processInPortUp ;

  // rule RL_nodeVector_2_crossbar_level0Up_processInPortDn
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_processInPortDn =
	     nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level0Up_processInPortDn =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_processInPortDn ;

  // rule RL_nodeVector_2_crossbar_level0Dn_processInPortUp
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_processInPortUp =
	     nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level0Dn_processInPortUp =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_processInPortUp ;

  // rule RL_nodeVector_2_crossbar_level0Dn_processInPortDn
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_processInPortDn =
	     nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level0Dn_processInPortDn =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_processInPortDn ;

  // rule RL_nodeVector_2_crossbar_level1Up_processInPortUp
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_processInPortUp =
	     nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level1Up_processInPortUp =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_processInPortUp ;

  // rule RL_nodeVector_2_crossbar_level1Up_processInPortDn
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_processInPortDn =
	     nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level1Up_processInPortDn =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_processInPortDn ;

  // rule RL_nodeVector_2_crossbar_level1Up_processRequests
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_processRequests =
	     !nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] &&
	     !nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21] ||
	     IF_nodeVector_2_crossbar_level1Up_wireInUpReq__ETC___d6925 ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level1Up_processRequests =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_processRequests ;

  // rule RL_nodeVector_2_crossbar_rowUpToRowUp
  assign CAN_FIRE_RL_nodeVector_2_crossbar_rowUpToRowUp =
	     nodeVector_2_crossbar_level0Up_outPortUp_taggedReg[21] &&
	     (!nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] ||
	      nodeVector_2_crossbar_level1Up_inPortUp_pw_deq$whas) ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_rowUpToRowUp =
	     CAN_FIRE_RL_nodeVector_2_crossbar_rowUpToRowUp ;

  // rule RL_nodeVector_2_crossbar_rowDnToRowUp
  assign CAN_FIRE_RL_nodeVector_2_crossbar_rowDnToRowUp =
	     nodeVector_2_crossbar_level0Dn_outPortUp_taggedReg[21] &&
	     (!nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21] ||
	      nodeVector_2_crossbar_level1Up_inPortDn_pw_deq$whas) ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_rowDnToRowUp =
	     CAN_FIRE_RL_nodeVector_2_crossbar_rowDnToRowUp ;

  // rule RL_nodeVector_2_crossbar_level1Up_portSelectControl
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_portSelectControl =
	     nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21] &&
	     nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level1Up_portSelectControl =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_portSelectControl ;

  // rule RL_nodeVector_2_crossbar_level1Up_outPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_outPortUp_rule_update_final =
	     nodeVector_2_crossbar_level1Up_outPortUp_rw_enq$whas ||
	     CAN_FIRE_RL_putFlitToNext_2 ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level1Up_outPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_outPortUp_rule_update_final ;

  // rule RL_nodeVector_2_crossbar_level1Up_outPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_outPortDn_rule_update_final =
	     nodeVector_2_crossbar_level1Up_outPortDn_rw_enq$whas ||
	     CAN_FIRE_RL_getFlitFromNext_1 ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level1Up_outPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_outPortDn_rule_update_final ;

  // rule RL_nodeVector_2_crossbar_level1Up_inPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_crossbar_rowUpToRowUp ||
	     nodeVector_2_crossbar_level1Up_inPortUp_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level1Up_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_inPortUp_rule_update_final ;

  // rule RL_nodeVector_2_crossbar_level1Up_inPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_crossbar_rowDnToRowUp ||
	     nodeVector_2_crossbar_level1Up_inPortDn_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level1Up_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_inPortDn_rule_update_final ;

  // rule RL_nodeVector_2_crossbar_level1Dn_processInPortUp
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_processInPortUp =
	     nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level1Dn_processInPortUp =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_processInPortUp ;

  // rule RL_nodeVector_2_crossbar_level1Dn_processInPortDn
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_processInPortDn =
	     nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level1Dn_processInPortDn =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_processInPortDn ;

  // rule RL_nodeVector_2_flitToPacket_packetFifo_ageThreshold
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_ageThreshold =
	     nodeVector_2_flitToPacket_packetFifo_ageCount == 32'd16 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_ageThreshold =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_ageThreshold ;

  // rule RL_nodeVector_2_flitToPacket_packetFifo_doDeque
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_doDeque =
	     cnt0__h389559 != 4'd0 &&
	     (nodeVector_2_flitToPacket_packetFifo_ageCount == 32'd16 ||
	      EN_deq2) ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_doDeque =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_doDeque ;

  // rule RL_nodeVector_2_flitToPacket_packetFifo_ageControl
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_ageControl =
	     cnt0__h389559 != 4'd0 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_ageControl =
	     cnt0__h389559 != 4'd0 ;

  // rule RL_nodeVector_2_flitToPacket_indexPool_initializePool
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_indexPool_initializePool =
	     nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_r &&
	     !nodeVector_2_flitToPacket_indexPool_isInitDone ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_indexPool_initializePool =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_indexPool_initializePool ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO =
	     (!nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1[0] ||
	      nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N) &&
	     nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1[1] ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_overRun
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_overRun =
	     nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1[1] &&
	     !nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_overRun =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_overRun ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_setFirstCore
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_setFirstCore =
	     nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_setFirstCore =
	     nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq =
	     !nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO =
	     (!nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1[0] ||
	      nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N) &&
	     nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1[1] ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_overRun
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_overRun =
	     nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1[1] &&
	     !nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_overRun =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_overRun ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_setFirstCore
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_setFirstCore =
	     nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_setFirstCore =
	     nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq =
	     !nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO =
	     (!nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1[0] ||
	      nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N) &&
	     nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1[1] ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_overRun
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_overRun =
	     nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1[1] &&
	     !nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_overRun =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_overRun ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_setFirstCore
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_setFirstCore =
	     nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_setFirstCore =
	     nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq =
	     !nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq ;

  // rule RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo =
	     cnt1__h389560 < 4'd4 &&
	     (nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N ||
	      nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas) &&
	     nodeVector_2_flitToPacket_ramArr_1_serverAdapt_ETC___d8053 &&
	     nodeVector_2_flitToPacket_stage3$EMPTY_N ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo ;

  // rule RL_nodeVector_2_flitToPacket_cycle2RamOperation
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle2RamOperation =
	     nodeVector_2_flitToPacket_stage2_i_notEmpty__9_ETC___d7986 &&
	     nodeVector_2_flitToPacket_stage2$EMPTY_N &&
	     nodeVector_2_flitToPacket_indexPool_isInitDone ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle2RamOperation =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle2RamOperation ;

  // rule RL_nodeVector_2_flitToPacket_cycle1CamLookup
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle1CamLookup =
	     nodeVector_2_flitToPacket_stage1$EMPTY_N &&
	     nodeVector_2_flitToPacket_stage2$FULL_N &&
	     (IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7838 ||
	      nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_r) &&
	     nodeVector_2_flitToPacket_stage1$EMPTY_N &&
	     nodeVector_2_flitToPacket_indexPool_isInitDone ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle1CamLookup =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle1CamLookup ;

  // rule RL_nodeVector_2_fromCrossbarToFlitToPacket
  assign CAN_FIRE_RL_nodeVector_2_fromCrossbarToFlitToPacket =
	     nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg[21] &&
	     nodeVector_2_flitToPacket_indexPool_isInitDone &&
	     nodeVector_2_flitToPacket_stage1$FULL_N ;
  assign WILL_FIRE_RL_nodeVector_2_fromCrossbarToFlitToPacket =
	     CAN_FIRE_RL_nodeVector_2_fromCrossbarToFlitToPacket ;

  // rule RL_nodeVector_2_crossbar_level1Dn_processRequests
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_processRequests =
	     !nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	     !nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	     IF_nodeVector_2_crossbar_level1Dn_wireInUpReq__ETC___d7054 ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level1Dn_processRequests =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_processRequests ;

  // rule RL_nodeVector_2_crossbar_rowUpToRowDn
  assign CAN_FIRE_RL_nodeVector_2_crossbar_rowUpToRowDn =
	     nodeVector_2_crossbar_level0Up_outPortDn_taggedReg[21] &&
	     (!nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] ||
	      nodeVector_2_crossbar_level1Dn_inPortUp_pw_deq$whas) ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_rowUpToRowDn =
	     CAN_FIRE_RL_nodeVector_2_crossbar_rowUpToRowDn ;

  // rule RL_nodeVector_2_crossbar_rowDnToRowDn
  assign CAN_FIRE_RL_nodeVector_2_crossbar_rowDnToRowDn =
	     nodeVector_2_crossbar_level0Dn_outPortDn_taggedReg[21] &&
	     (!nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	      nodeVector_2_crossbar_level1Dn_inPortDn_pw_deq$whas) ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_rowDnToRowDn =
	     CAN_FIRE_RL_nodeVector_2_crossbar_rowDnToRowDn ;

  // rule RL_nodeVector_2_crossbar_level0Up_processRequests
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_processRequests =
	     !nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] &&
	     !nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21] ||
	     IF_nodeVector_2_crossbar_level0Up_wireInUpReq__ETC___d6667 ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level0Up_processRequests =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_processRequests ;

  // rule RL_nodeVector_2_fromClientVCFifoToCrossbar
  assign CAN_FIRE_RL_nodeVector_2_fromClientVCFifoToCrossbar =
	     (!nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21] ||
	      nodeVector_2_crossbar_level0Up_inPortDn_pw_deq$whas) &&
	     (nodeVector_2_clientVcFifo_arbiter_priority_vec_ETC___d13005 ?
		nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_r :
		nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_r) ;
  assign WILL_FIRE_RL_nodeVector_2_fromClientVCFifoToCrossbar =
	     CAN_FIRE_RL_nodeVector_2_fromClientVCFifoToCrossbar ;

  // rule RL_nodeVector_2_fromUpVCFifoToCrossbar
  assign CAN_FIRE_RL_nodeVector_2_fromUpVCFifoToCrossbar =
	     (!nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] ||
	      nodeVector_2_crossbar_level0Up_inPortUp_pw_deq$whas) &&
	     (nodeVector_2_upRingVcFifo_arbiter_priority_vec_ETC___d13008 ?
		nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_r :
		nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_r) ;
  assign WILL_FIRE_RL_nodeVector_2_fromUpVCFifoToCrossbar =
	     CAN_FIRE_RL_nodeVector_2_fromUpVCFifoToCrossbar ;

  // rule RL_nodeVector_2_clientVcFifo_vcFifoArr_0_canonicalize
  assign CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_clientVcFifo_vcFifoArr_1_canonicalize
  assign CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_clientVcFifo_vcFifoArr_1_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_canonicalize
  assign CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_canonicalize
  assign CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_crossbar_level0Up_portSelectControl
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_portSelectControl =
	     nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21] &&
	     nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level0Up_portSelectControl =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_portSelectControl ;

  // rule RL_nodeVector_2_crossbar_level0Up_outPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_outPortUp_rule_update_final =
	     nodeVector_2_crossbar_level0Up_outPortUp_rw_enq$whas ||
	     CAN_FIRE_RL_nodeVector_2_crossbar_rowUpToRowUp ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level0Up_outPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_outPortUp_rule_update_final ;

  // rule RL_nodeVector_2_crossbar_level0Up_outPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_outPortDn_rule_update_final =
	     nodeVector_2_crossbar_level0Up_outPortDn_rw_enq$whas ||
	     CAN_FIRE_RL_nodeVector_2_crossbar_rowUpToRowDn ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level0Up_outPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_outPortDn_rule_update_final ;

  // rule RL_nodeVector_2_crossbar_level0Up_inPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_fromUpVCFifoToCrossbar ||
	     nodeVector_2_crossbar_level0Up_inPortUp_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level0Up_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_inPortUp_rule_update_final ;

  // rule RL_nodeVector_2_crossbar_level0Up_inPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_fromClientVCFifoToCrossbar ||
	     nodeVector_2_crossbar_level0Up_inPortDn_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level0Up_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_inPortDn_rule_update_final ;

  // rule RL_nodeVector_2_crossbar_level0Dn_processRequests
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_processRequests =
	     !nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	     !nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21] ||
	     IF_nodeVector_2_crossbar_level0Dn_wireInUpReq__ETC___d6796 ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level0Dn_processRequests =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_processRequests ;

  // rule RL_nodeVector_2_fromDownVCFifoToCrossbar
  assign CAN_FIRE_RL_nodeVector_2_fromDownVCFifoToCrossbar =
	     (!nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] ||
	      nodeVector_2_crossbar_level0Dn_inPortUp_pw_deq$whas) &&
	     (nodeVector_2_downRingVcFifo_arbiter_priority_v_ETC___d13011 ?
		nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_r :
		nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_r) ;
  assign WILL_FIRE_RL_nodeVector_2_fromDownVCFifoToCrossbar =
	     CAN_FIRE_RL_nodeVector_2_fromDownVCFifoToCrossbar ;

  // rule RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_canonicalize
  assign CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_canonicalize
  assign CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_crossbar_level0Dn_portSelectControl
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_portSelectControl =
	     nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	     nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level0Dn_portSelectControl =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_portSelectControl ;

  // rule RL_nodeVector_2_crossbar_level0Dn_outPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_outPortUp_rule_update_final =
	     nodeVector_2_crossbar_level0Dn_outPortUp_rw_enq$whas ||
	     CAN_FIRE_RL_nodeVector_2_crossbar_rowDnToRowUp ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level0Dn_outPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_outPortUp_rule_update_final ;

  // rule RL_nodeVector_2_crossbar_level0Dn_outPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_outPortDn_rule_update_final =
	     nodeVector_2_crossbar_level0Dn_outPortDn_rw_enq$whas ||
	     CAN_FIRE_RL_nodeVector_2_crossbar_rowDnToRowDn ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level0Dn_outPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_outPortDn_rule_update_final ;

  // rule RL_nodeVector_2_crossbar_level0Dn_inPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_fromDownVCFifoToCrossbar ||
	     nodeVector_2_crossbar_level0Dn_inPortUp_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level0Dn_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_inPortUp_rule_update_final ;

  // rule RL_nodeVector_2_crossbar_level0Dn_inPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_inPortDn_rule_update_final =
	     nodeVector_2_crossbar_level0Dn_inPortDn_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level0Dn_inPortDn_rule_update_final =
	     nodeVector_2_crossbar_level0Dn_inPortDn_pw_deq$whas ;

  // rule RL_nodeVector_2_crossbar_level1Dn_portSelectControl
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_portSelectControl =
	     nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	     nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level1Dn_portSelectControl =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_portSelectControl ;

  // rule RL_nodeVector_2_crossbar_level1Dn_outPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_outPortUp_rule_update_final =
	     nodeVector_2_crossbar_level1Dn_outPortUp_rw_enq$whas ||
	     CAN_FIRE_RL_nodeVector_2_fromCrossbarToFlitToPacket ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level1Dn_outPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_outPortUp_rule_update_final ;

  // rule RL_nodeVector_2_crossbar_level1Dn_outPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_outPortDn_rule_update_final =
	     nodeVector_2_crossbar_level1Dn_outPortDn_rw_enq$whas ||
	     nodeVector_2_crossbar_level1Dn_outPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level1Dn_outPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_outPortDn_rule_update_final ;

  // rule RL_nodeVector_2_crossbar_level1Dn_inPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_crossbar_rowUpToRowDn ||
	     nodeVector_2_crossbar_level1Dn_inPortUp_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level1Dn_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_inPortUp_rule_update_final ;

  // rule RL_nodeVector_2_crossbar_level1Dn_inPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_crossbar_rowDnToRowDn ||
	     nodeVector_2_crossbar_level1Dn_inPortDn_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_2_crossbar_level1Dn_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_inPortDn_rule_update_final ;

  // rule RL_nodeVector_2_flitToPacket_cam_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_cam_do_stuff_1
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_1 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_1 = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_cam_do_stuff_2
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_2 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_2 = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_cam_do_stuff_3
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_3 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_3 = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_cam_do_stuff_4
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_4 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_4 = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_cam_do_stuff_5
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_5 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_5 = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_cam_do_stuff_6
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_6 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_6 = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_cam_do_stuff_7
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_7 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_cam_do_stuff_7 = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_validEntry_do_stuff_1
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_1 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_1 = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_validEntry_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_validEntry_do_stuff_2
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_2 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_2 = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_validEntry_do_stuff_4
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_4 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_4 = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_validEntry_do_stuff_3
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_3 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_3 = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_validEntry_do_stuff_5
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_5 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_5 = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_validEntry_do_stuff_6
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_6 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_6 = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_validEntry_do_stuff_7
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_7 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_validEntry_do_stuff_7 = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_flitsCounter_count
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_flitsCounter_count_1
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_1 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_1 = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_flitsCounter_count_2
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_2 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_2 = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_flitsCounter_count_4
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_4 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_4 = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_flitsCounter_count_3
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_3 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_3 = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_flitsCounter_count_5
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_5 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_5 = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_flitsCounter_count_6
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_6 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_6 = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_flitsCounter_count_7
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_7 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_flitsCounter_count_7 = 1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_packetFifo_fifo_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_fifo_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_fifo_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_packetFifo_fifo_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_fifo_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_fifo_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_indexPool_indexFifo_canonicalize
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_indexPool_indexFifo_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle2RamOperation &&
	     (nodeVector_2_flitToPacket_stage2$D_OUT[1:0] == 2'd3 ||
	      nodeVector_2_flitToPacket_stage2$D_OUT[1:0] == 2'd0 ||
	      !nodeVector_2_flitToPacket_stage2$D_OUT[5]) ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly =
	     nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N &&
	     !CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly =
	     nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N &&
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo &&
	     !nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq =
	     nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N &&
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd =
	     nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt_1$whas ||
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1__dreg_update
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1__dreg_update =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1__dreg_update =
	     1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle2RamOperation &&
	     nodeVector_2_flitToPacket_stage2$D_OUT[5] &&
	     (nodeVector_2_flitToPacket_stage2$D_OUT[1:0] == 2'd3 ||
	      nodeVector_2_flitToPacket_stage2$D_OUT[1:0] == 2'd1) ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly =
	     nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N &&
	     !CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly =
	     nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N &&
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo &&
	     !nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq =
	     nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N &&
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd =
	     nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt_1$whas ||
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1__dreg_update
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1__dreg_update =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1__dreg_update =
	     1'd1 ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle2RamOperation &&
	     nodeVector_2_flitToPacket_stage2$D_OUT[5] &&
	     (nodeVector_2_flitToPacket_stage2$D_OUT[1:0] == 2'd3 ||
	      nodeVector_2_flitToPacket_stage2$D_OUT[1:0] == 2'd2) ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly =
	     nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N &&
	     !CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly =
	     nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N &&
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo &&
	     !nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq =
	     nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N &&
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd =
	     nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt_1$whas ||
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd ;

  // rule RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1__dreg_update
  assign CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1__dreg_update =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1__dreg_update =
	     1'd1 ;

  // rule RL_nodeVector_3_packetToFlit_packetFifo_rule_update_final
  assign CAN_FIRE_RL_nodeVector_3_packetToFlit_packetFifo_rule_update_final =
	     EN_enq3 || nodeVector_3_packetToFlit_packetFifo_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_3_packetToFlit_packetFifo_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_packetToFlit_packetFifo_rule_update_final ;

  // rule RL_nodeVector_3_packetToFlit_flitFifo_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_packetToFlit_flitFifo_enqP_do_stuff = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_packetToFlit_flitFifo_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_packetToFlit_flitFifo_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_packetToFlit_flitFifo_deqP_do_stuff = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_packetToFlit_flitFifo_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_packetToFlit_pktCount_count
  assign CAN_FIRE_RL_nodeVector_3_packetToFlit_pktCount_count = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_packetToFlit_pktCount_count = 1'd1 ;

  // rule RL_nodeVector_3_packetToFlit_fltCount_count
  assign CAN_FIRE_RL_nodeVector_3_packetToFlit_fltCount_count = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_packetToFlit_fltCount_count = 1'd1 ;

  // rule RL_nodeVector_3_packetToFlit_vcCount_count
  assign CAN_FIRE_RL_nodeVector_3_packetToFlit_vcCount_count = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_packetToFlit_vcCount_count = 1'd1 ;

  // rule RL_nodeVector_3_clientVcFifo_bid
  assign CAN_FIRE_RL_nodeVector_3_clientVcFifo_bid =
	     nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_3_clientVcFifo_bid =
	     nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_r ;

  // rule RL_nodeVector_3_clientVcFifo_bid_1
  assign CAN_FIRE_RL_nodeVector_3_clientVcFifo_bid_1 =
	     nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_3_clientVcFifo_bid_1 =
	     nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_r ;

  // rule RL_nodeVector_3_clientVcFifo_arbiter_every
  assign CAN_FIRE_RL_nodeVector_3_clientVcFifo_arbiter_every = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_clientVcFifo_arbiter_every = 1'd1 ;

  // rule RL_nodeVector_3_upRingVcFifo_bid
  assign CAN_FIRE_RL_nodeVector_3_upRingVcFifo_bid =
	     nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_3_upRingVcFifo_bid =
	     nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_r ;

  // rule RL_nodeVector_3_upRingVcFifo_bid_1
  assign CAN_FIRE_RL_nodeVector_3_upRingVcFifo_bid_1 =
	     nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_3_upRingVcFifo_bid_1 =
	     nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_r ;

  // rule RL_nodeVector_3_upRingVcFifo_arbiter_every
  assign CAN_FIRE_RL_nodeVector_3_upRingVcFifo_arbiter_every = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_upRingVcFifo_arbiter_every = 1'd1 ;

  // rule RL_nodeVector_3_downRingVcFifo_bid
  assign CAN_FIRE_RL_nodeVector_3_downRingVcFifo_bid =
	     nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_3_downRingVcFifo_bid =
	     nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_r ;

  // rule RL_nodeVector_3_downRingVcFifo_bid_1
  assign CAN_FIRE_RL_nodeVector_3_downRingVcFifo_bid_1 =
	     nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign WILL_FIRE_RL_nodeVector_3_downRingVcFifo_bid_1 =
	     nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_r ;

  // rule RL_nodeVector_3_downRingVcFifo_arbiter_every
  assign CAN_FIRE_RL_nodeVector_3_downRingVcFifo_arbiter_every = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_downRingVcFifo_arbiter_every = 1'd1 ;

  // rule RL_nodeVector_3_crossbar_fatal
  assign CAN_FIRE_RL_nodeVector_3_crossbar_fatal =
	     nodeVector_3_crossbar_level1Dn_outPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_fatal =
	     CAN_FIRE_RL_nodeVector_3_crossbar_fatal ;

  // rule RL_nodeVector_3_crossbar_level0Up_processInPortUp
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_processInPortUp =
	     nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level0Up_processInPortUp =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_processInPortUp ;

  // rule RL_nodeVector_3_crossbar_level0Up_processInPortDn
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_processInPortDn =
	     nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level0Up_processInPortDn =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_processInPortDn ;

  // rule RL_nodeVector_3_crossbar_level0Dn_processInPortUp
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_processInPortUp =
	     nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level0Dn_processInPortUp =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_processInPortUp ;

  // rule RL_nodeVector_3_crossbar_level0Dn_processInPortDn
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_processInPortDn =
	     nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level0Dn_processInPortDn =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_processInPortDn ;

  // rule RL_nodeVector_3_crossbar_level1Up_processInPortUp
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_processInPortUp =
	     nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level1Up_processInPortUp =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_processInPortUp ;

  // rule RL_nodeVector_3_crossbar_level1Up_processInPortDn
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_processInPortDn =
	     nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level1Up_processInPortDn =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_processInPortDn ;

  // rule RL_nodeVector_3_crossbar_level1Up_processRequests
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_processRequests =
	     !nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] &&
	     !nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21] ||
	     IF_nodeVector_3_crossbar_level1Up_wireInUpReq__ETC___d9825 ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level1Up_processRequests =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_processRequests ;

  // rule RL_nodeVector_3_crossbar_rowUpToRowUp
  assign CAN_FIRE_RL_nodeVector_3_crossbar_rowUpToRowUp =
	     nodeVector_3_crossbar_level0Up_outPortUp_taggedReg[21] &&
	     (!nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] ||
	      nodeVector_3_crossbar_level1Up_inPortUp_pw_deq$whas) ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_rowUpToRowUp =
	     CAN_FIRE_RL_nodeVector_3_crossbar_rowUpToRowUp ;

  // rule RL_nodeVector_3_crossbar_rowDnToRowUp
  assign CAN_FIRE_RL_nodeVector_3_crossbar_rowDnToRowUp =
	     nodeVector_3_crossbar_level0Dn_outPortUp_taggedReg[21] &&
	     (!nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21] ||
	      nodeVector_3_crossbar_level1Up_inPortDn_pw_deq$whas) ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_rowDnToRowUp =
	     CAN_FIRE_RL_nodeVector_3_crossbar_rowDnToRowUp ;

  // rule RL_nodeVector_3_crossbar_level1Up_portSelectControl
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_portSelectControl =
	     nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21] &&
	     nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level1Up_portSelectControl =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_portSelectControl ;

  // rule RL_nodeVector_3_crossbar_level1Up_outPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_outPortUp_rule_update_final =
	     nodeVector_3_crossbar_level1Up_outPortUp_rw_enq$whas ||
	     CAN_FIRE_RL_putFlitToNext_3 ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level1Up_outPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_outPortUp_rule_update_final ;

  // rule RL_nodeVector_3_crossbar_level1Up_outPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_outPortDn_rule_update_final =
	     nodeVector_3_crossbar_level1Up_outPortDn_rw_enq$whas ||
	     CAN_FIRE_RL_getFlitFromNext_2 ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level1Up_outPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_outPortDn_rule_update_final ;

  // rule RL_nodeVector_3_crossbar_level1Up_inPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_crossbar_rowUpToRowUp ||
	     nodeVector_3_crossbar_level1Up_inPortUp_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level1Up_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_inPortUp_rule_update_final ;

  // rule RL_nodeVector_3_crossbar_level1Up_inPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_crossbar_rowDnToRowUp ||
	     nodeVector_3_crossbar_level1Up_inPortDn_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level1Up_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_inPortDn_rule_update_final ;

  // rule RL_nodeVector_3_crossbar_level1Dn_processInPortUp
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_processInPortUp =
	     nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level1Dn_processInPortUp =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_processInPortUp ;

  // rule RL_nodeVector_3_crossbar_level1Dn_processInPortDn
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_processInPortDn =
	     nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level1Dn_processInPortDn =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_processInPortDn ;

  // rule RL_nodeVector_3_flitToPacket_packetFifo_ageThreshold
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_ageThreshold =
	     nodeVector_3_flitToPacket_packetFifo_ageCount == 32'd16 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_ageThreshold =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_ageThreshold ;

  // rule RL_nodeVector_3_flitToPacket_packetFifo_doDeque
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_doDeque =
	     cnt0__h530819 != 4'd0 &&
	     (nodeVector_3_flitToPacket_packetFifo_ageCount == 32'd16 ||
	      EN_deq3) ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_doDeque =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_doDeque ;

  // rule RL_nodeVector_3_flitToPacket_packetFifo_ageControl
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_ageControl =
	     cnt0__h530819 != 4'd0 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_ageControl =
	     cnt0__h530819 != 4'd0 ;

  // rule RL_nodeVector_3_flitToPacket_indexPool_initializePool
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_indexPool_initializePool =
	     nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_r &&
	     !nodeVector_3_flitToPacket_indexPool_isInitDone ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_indexPool_initializePool =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_indexPool_initializePool ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO =
	     (!nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1[0] ||
	      nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N) &&
	     nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1[1] ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_overRun
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_overRun =
	     nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1[1] &&
	     !nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_overRun =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_overRun ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_setFirstCore
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_setFirstCore =
	     nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_setFirstCore =
	     nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq =
	     !nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO =
	     (!nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1[0] ||
	      nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N) &&
	     nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1[1] ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_overRun
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_overRun =
	     nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1[1] &&
	     !nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_overRun =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_overRun ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_setFirstCore
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_setFirstCore =
	     nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_setFirstCore =
	     nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq =
	     !nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO =
	     (!nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1[0] ||
	      nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N) &&
	     nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1[1] ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_overRun
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_overRun =
	     nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1[1] &&
	     !nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_overRun =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_overRun ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_setFirstCore
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_setFirstCore =
	     nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_setFirstCore =
	     nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq =
	     !nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq ;

  // rule RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo =
	     cnt1__h530820 < 4'd4 &&
	     (nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N ||
	      nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas) &&
	     nodeVector_3_flitToPacket_ramArr_1_serverAdapt_ETC___d10953 &&
	     nodeVector_3_flitToPacket_stage3$EMPTY_N ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo ;

  // rule RL_nodeVector_3_flitToPacket_cycle2RamOperation
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle2RamOperation =
	     nodeVector_3_flitToPacket_stage2_i_notEmpty__0_ETC___d10886 &&
	     nodeVector_3_flitToPacket_stage2$EMPTY_N &&
	     nodeVector_3_flitToPacket_indexPool_isInitDone ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle2RamOperation =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle2RamOperation ;

  // rule RL_nodeVector_3_flitToPacket_cycle1CamLookup
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle1CamLookup =
	     nodeVector_3_flitToPacket_stage1$EMPTY_N &&
	     nodeVector_3_flitToPacket_stage2$FULL_N &&
	     (IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10738 ||
	      nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_r) &&
	     nodeVector_3_flitToPacket_stage1$EMPTY_N &&
	     nodeVector_3_flitToPacket_indexPool_isInitDone ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle1CamLookup =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle1CamLookup ;

  // rule RL_nodeVector_3_fromCrossbarToFlitToPacket
  assign CAN_FIRE_RL_nodeVector_3_fromCrossbarToFlitToPacket =
	     nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg[21] &&
	     nodeVector_3_flitToPacket_indexPool_isInitDone &&
	     nodeVector_3_flitToPacket_stage1$FULL_N ;
  assign WILL_FIRE_RL_nodeVector_3_fromCrossbarToFlitToPacket =
	     CAN_FIRE_RL_nodeVector_3_fromCrossbarToFlitToPacket ;

  // rule RL_nodeVector_3_crossbar_level1Dn_processRequests
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_processRequests =
	     !nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	     !nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	     IF_nodeVector_3_crossbar_level1Dn_wireInUpReq__ETC___d9954 ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level1Dn_processRequests =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_processRequests ;

  // rule RL_nodeVector_3_crossbar_rowUpToRowDn
  assign CAN_FIRE_RL_nodeVector_3_crossbar_rowUpToRowDn =
	     nodeVector_3_crossbar_level0Up_outPortDn_taggedReg[21] &&
	     (!nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] ||
	      nodeVector_3_crossbar_level1Dn_inPortUp_pw_deq$whas) ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_rowUpToRowDn =
	     CAN_FIRE_RL_nodeVector_3_crossbar_rowUpToRowDn ;

  // rule RL_nodeVector_3_crossbar_rowDnToRowDn
  assign CAN_FIRE_RL_nodeVector_3_crossbar_rowDnToRowDn =
	     nodeVector_3_crossbar_level0Dn_outPortDn_taggedReg[21] &&
	     (!nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	      nodeVector_3_crossbar_level1Dn_inPortDn_pw_deq$whas) ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_rowDnToRowDn =
	     CAN_FIRE_RL_nodeVector_3_crossbar_rowDnToRowDn ;

  // rule RL_nodeVector_3_crossbar_level0Up_processRequests
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_processRequests =
	     !nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] &&
	     !nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21] ||
	     IF_nodeVector_3_crossbar_level0Up_wireInUpReq__ETC___d9567 ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level0Up_processRequests =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_processRequests ;

  // rule RL_nodeVector_3_fromClientVCFifoToCrossbar
  assign CAN_FIRE_RL_nodeVector_3_fromClientVCFifoToCrossbar =
	     (!nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21] ||
	      nodeVector_3_crossbar_level0Up_inPortDn_pw_deq$whas) &&
	     (nodeVector_3_clientVcFifo_arbiter_priority_vec_ETC___d13061 ?
		nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_r :
		nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_r) ;
  assign WILL_FIRE_RL_nodeVector_3_fromClientVCFifoToCrossbar =
	     CAN_FIRE_RL_nodeVector_3_fromClientVCFifoToCrossbar ;

  // rule RL_nodeVector_3_fromUpVCFifoToCrossbar
  assign CAN_FIRE_RL_nodeVector_3_fromUpVCFifoToCrossbar =
	     (!nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] ||
	      nodeVector_3_crossbar_level0Up_inPortUp_pw_deq$whas) &&
	     (nodeVector_3_upRingVcFifo_arbiter_priority_vec_ETC___d13064 ?
		nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_r :
		nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_r) ;
  assign WILL_FIRE_RL_nodeVector_3_fromUpVCFifoToCrossbar =
	     CAN_FIRE_RL_nodeVector_3_fromUpVCFifoToCrossbar ;

  // rule RL_nodeVector_3_clientVcFifo_vcFifoArr_0_canonicalize
  assign CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_clientVcFifo_vcFifoArr_1_canonicalize
  assign CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_clientVcFifo_vcFifoArr_1_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_canonicalize
  assign CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_canonicalize
  assign CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_crossbar_level0Up_portSelectControl
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_portSelectControl =
	     nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21] &&
	     nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level0Up_portSelectControl =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_portSelectControl ;

  // rule RL_nodeVector_3_crossbar_level0Up_outPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_outPortUp_rule_update_final =
	     nodeVector_3_crossbar_level0Up_outPortUp_rw_enq$whas ||
	     CAN_FIRE_RL_nodeVector_3_crossbar_rowUpToRowUp ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level0Up_outPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_outPortUp_rule_update_final ;

  // rule RL_nodeVector_3_crossbar_level0Up_outPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_outPortDn_rule_update_final =
	     nodeVector_3_crossbar_level0Up_outPortDn_rw_enq$whas ||
	     CAN_FIRE_RL_nodeVector_3_crossbar_rowUpToRowDn ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level0Up_outPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_outPortDn_rule_update_final ;

  // rule RL_nodeVector_3_crossbar_level0Up_inPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_fromUpVCFifoToCrossbar ||
	     nodeVector_3_crossbar_level0Up_inPortUp_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level0Up_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_inPortUp_rule_update_final ;

  // rule RL_nodeVector_3_crossbar_level0Up_inPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_fromClientVCFifoToCrossbar ||
	     nodeVector_3_crossbar_level0Up_inPortDn_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level0Up_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_inPortDn_rule_update_final ;

  // rule RL_nodeVector_3_crossbar_level0Dn_processRequests
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_processRequests =
	     !nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	     !nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21] ||
	     IF_nodeVector_3_crossbar_level0Dn_wireInUpReq__ETC___d9696 ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level0Dn_processRequests =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_processRequests ;

  // rule RL_nodeVector_3_fromDownVCFifoToCrossbar
  assign CAN_FIRE_RL_nodeVector_3_fromDownVCFifoToCrossbar =
	     (!nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] ||
	      nodeVector_3_crossbar_level0Dn_inPortUp_pw_deq$whas) &&
	     (nodeVector_3_downRingVcFifo_arbiter_priority_v_ETC___d13067 ?
		nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_r :
		nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_r) ;
  assign WILL_FIRE_RL_nodeVector_3_fromDownVCFifoToCrossbar =
	     CAN_FIRE_RL_nodeVector_3_fromDownVCFifoToCrossbar ;

  // rule RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_canonicalize
  assign CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_canonicalize
  assign CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_crossbar_level0Dn_portSelectControl
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_portSelectControl =
	     nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	     nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level0Dn_portSelectControl =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_portSelectControl ;

  // rule RL_nodeVector_3_crossbar_level0Dn_outPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_outPortUp_rule_update_final =
	     nodeVector_3_crossbar_level0Dn_outPortUp_rw_enq$whas ||
	     CAN_FIRE_RL_nodeVector_3_crossbar_rowDnToRowUp ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level0Dn_outPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_outPortUp_rule_update_final ;

  // rule RL_nodeVector_3_crossbar_level0Dn_outPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_outPortDn_rule_update_final =
	     nodeVector_3_crossbar_level0Dn_outPortDn_rw_enq$whas ||
	     CAN_FIRE_RL_nodeVector_3_crossbar_rowDnToRowDn ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level0Dn_outPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_outPortDn_rule_update_final ;

  // rule RL_nodeVector_3_crossbar_level0Dn_inPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_fromDownVCFifoToCrossbar ||
	     nodeVector_3_crossbar_level0Dn_inPortUp_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level0Dn_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_inPortUp_rule_update_final ;

  // rule RL_nodeVector_3_crossbar_level0Dn_inPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_inPortDn_rule_update_final =
	     nodeVector_3_crossbar_level0Dn_inPortDn_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level0Dn_inPortDn_rule_update_final =
	     nodeVector_3_crossbar_level0Dn_inPortDn_pw_deq$whas ;

  // rule RL_nodeVector_3_crossbar_level1Dn_portSelectControl
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_portSelectControl =
	     nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	     nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level1Dn_portSelectControl =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_portSelectControl ;

  // rule RL_nodeVector_3_crossbar_level1Dn_outPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_outPortUp_rule_update_final =
	     nodeVector_3_crossbar_level1Dn_outPortUp_rw_enq$whas ||
	     CAN_FIRE_RL_nodeVector_3_fromCrossbarToFlitToPacket ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level1Dn_outPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_outPortUp_rule_update_final ;

  // rule RL_nodeVector_3_crossbar_level1Dn_outPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_outPortDn_rule_update_final =
	     nodeVector_3_crossbar_level1Dn_outPortDn_rw_enq$whas ||
	     nodeVector_3_crossbar_level1Dn_outPortDn_taggedReg[21] ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level1Dn_outPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_outPortDn_rule_update_final ;

  // rule RL_nodeVector_3_crossbar_level1Dn_inPortUp_rule_update_final
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_crossbar_rowUpToRowDn ||
	     nodeVector_3_crossbar_level1Dn_inPortUp_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level1Dn_inPortUp_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_inPortUp_rule_update_final ;

  // rule RL_nodeVector_3_crossbar_level1Dn_inPortDn_rule_update_final
  assign CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_crossbar_rowDnToRowDn ||
	     nodeVector_3_crossbar_level1Dn_inPortDn_pw_deq$whas ;
  assign WILL_FIRE_RL_nodeVector_3_crossbar_level1Dn_inPortDn_rule_update_final =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_inPortDn_rule_update_final ;

  // rule RL_nodeVector_3_flitToPacket_cam_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_cam_do_stuff_1
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_1 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_1 = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_cam_do_stuff_2
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_2 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_2 = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_cam_do_stuff_3
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_3 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_3 = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_cam_do_stuff_4
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_4 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_4 = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_cam_do_stuff_6
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_6 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_6 = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_cam_do_stuff_5
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_5 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_5 = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_cam_do_stuff_7
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_7 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_cam_do_stuff_7 = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_validEntry_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_validEntry_do_stuff_1
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_1 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_1 = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_validEntry_do_stuff_2
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_2 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_2 = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_validEntry_do_stuff_3
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_3 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_3 = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_validEntry_do_stuff_4
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_4 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_4 = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_validEntry_do_stuff_6
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_6 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_6 = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_validEntry_do_stuff_5
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_5 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_5 = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_validEntry_do_stuff_7
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_7 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_validEntry_do_stuff_7 = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_flitsCounter_count
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_flitsCounter_count_1
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_1 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_1 = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_flitsCounter_count_2
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_2 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_2 = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_flitsCounter_count_3
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_3 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_3 = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_flitsCounter_count_4
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_4 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_4 = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_flitsCounter_count_5
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_5 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_5 = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_flitsCounter_count_6
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_6 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_6 = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_flitsCounter_count_7
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_7 = 1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_flitsCounter_count_7 = 1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_packetFifo_fifo_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_fifo_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_fifo_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_packetFifo_fifo_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_fifo_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_fifo_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_indexPool_indexFifo_canonicalize
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_canonicalize =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_canonicalize =
	     1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_indexPool_indexFifo_tempData_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_tempData_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_tempData_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_do_stuff
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_do_stuff =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_do_stuff =
	     1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle2RamOperation &&
	     (nodeVector_3_flitToPacket_stage2$D_OUT[1:0] == 2'd3 ||
	      nodeVector_3_flitToPacket_stage2$D_OUT[1:0] == 2'd0 ||
	      !nodeVector_3_flitToPacket_stage2$D_OUT[5]) ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly =
	     nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N &&
	     !CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly =
	     nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N &&
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo &&
	     !nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq =
	     nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$FULL_N &&
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd =
	     nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt_1$whas ||
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1__dreg_update
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1__dreg_update =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1__dreg_update =
	     1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle2RamOperation &&
	     nodeVector_3_flitToPacket_stage2$D_OUT[5] &&
	     (nodeVector_3_flitToPacket_stage2$D_OUT[1:0] == 2'd3 ||
	      nodeVector_3_flitToPacket_stage2$D_OUT[1:0] == 2'd1) ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly =
	     nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N &&
	     !CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly =
	     nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N &&
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo &&
	     !nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq =
	     nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$FULL_N &&
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd =
	     nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt_1$whas ||
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1__dreg_update
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1__dreg_update =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1__dreg_update =
	     1'd1 ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle2RamOperation &&
	     nodeVector_3_flitToPacket_stage2$D_OUT[5] &&
	     (nodeVector_3_flitToPacket_stage2$D_OUT[1:0] == 2'd3 ||
	      nodeVector_3_flitToPacket_stage2$D_OUT[1:0] == 2'd2) ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly =
	     nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N &&
	     !CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly =
	     nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N &&
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo &&
	     !nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq =
	     nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N &&
	     nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$FULL_N &&
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd =
	     nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt_1$whas ||
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd ;

  // rule RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1__dreg_update
  assign CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1__dreg_update =
	     1'd1 ;
  assign WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1__dreg_update =
	     1'd1 ;

  // inputs to muxes for submodule ports
  assign MUX_nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_probes$wset_1__SEL_1 =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle2RamOperation &&
	     nodeVector_0_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_0_flitToPacket_stage2$D_OUT[1:0] == 2'd3 ;
  assign MUX_nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_probes$wset_1__SEL_1 =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle2RamOperation &&
	     nodeVector_1_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_1_flitToPacket_stage2$D_OUT[1:0] == 2'd3 ;
  assign MUX_nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_probes$wset_1__SEL_1 =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle2RamOperation &&
	     nodeVector_2_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_2_flitToPacket_stage2$D_OUT[1:0] == 2'd3 ;
  assign MUX_nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_probes$wset_1__SEL_1 =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle2RamOperation &&
	     nodeVector_3_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_3_flitToPacket_stage2$D_OUT[1:0] == 2'd3 ;
  assign MUX_nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_wires$wset_1__VAL_1 =
	     { 1'd0,
	       nodeVector_0_flitToPacket_indexPool_indexFifo__ETC__q57[3:0] } ;
  assign MUX_nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wset_1__VAL_1 =
	     { 3'd4,
	       nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_r[2:0] } ;
  assign MUX_nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_wires$wset_1__VAL_1 =
	     { 1'd0,
	       nodeVector_1_flitToPacket_indexPool_indexFifo__ETC__q58[3:0] } ;
  assign MUX_nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wset_1__VAL_1 =
	     { 3'd4,
	       nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_r[2:0] } ;
  assign MUX_nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_wires$wset_1__VAL_1 =
	     { 1'd0,
	       nodeVector_2_flitToPacket_indexPool_indexFifo__ETC__q59[3:0] } ;
  assign MUX_nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wset_1__VAL_1 =
	     { 3'd4,
	       nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_r[2:0] } ;
  assign MUX_nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_wires$wset_1__VAL_1 =
	     { 1'd0,
	       nodeVector_3_flitToPacket_indexPool_indexFifo__ETC__q60[3:0] } ;
  assign MUX_nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wset_1__VAL_1 =
	     { 3'd4,
	       nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_r[2:0] } ;

  // inlined wires
  assign nodeVector_0_packetToFlit_flitFifo_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_0_packetToFlit_flitFifo_enqP_r_PLUS_1__q61[2:0] } ;
  assign nodeVector_0_packetToFlit_flitFifo_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_0_packetToFlit_flitFifo_deqP_r_PLUS_1__q62[2:0] } ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_r_P_ETC__q64[2:0] } ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_0_fromPacket2FlitToVCFifo &&
	     IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2302 ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r_P_ETC__q65[2:0] } ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_0_fromClientVCFifoToCrossbar &&
	     !nodeVector_0_clientVcFifo_arbiter_priority_vec_ETC___d12893 ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_wires_2$whas =
	     (nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_wires$whas ||
	      !nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_r) &&
	     cnt__h10301 != 4'd4 ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_wires_2$whas =
	     (nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_wires$whas ||
	      !nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_r) &&
	     cnt__h10301 != 4'd0 ;
  always@(nodeVector_0_packetToFlit_flitFifo_deqP_r or
	  nodeVector_0_packetToFlit_flitFifo_data_3 or
	  nodeVector_0_packetToFlit_flitFifo_data or
	  nodeVector_0_packetToFlit_flitFifo_data_1 or
	  nodeVector_0_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_0_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_wires$wget =
	      nodeVector_0_packetToFlit_flitFifo_data;
      2'd1:
	  nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_wires$wget =
	      nodeVector_0_packetToFlit_flitFifo_data_1;
      2'd2:
	  nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_wires$wget =
	      nodeVector_0_packetToFlit_flitFifo_data_2;
      2'd3:
	  nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_wires$wget =
	      nodeVector_0_packetToFlit_flitFifo_data_3;
    endcase
  end
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_r[1:0] } ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_r_P_ETC__q66[2:0] } ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_0_fromPacket2FlitToVCFifo &&
	     IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2373 &&
	     IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d11841 ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r_P_ETC__q67[2:0] } ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_0_fromClientVCFifoToCrossbar &&
	     nodeVector_0_clientVcFifo_arbiter_priority_vec_ETC___d12893 ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_wires_2$whas =
	     (nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_wires$whas ||
	      !nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_r) &&
	     cnt__h17799 != 4'd4 ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_wires_2$whas =
	     (nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_wires$whas ||
	      !nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_r) &&
	     cnt__h17799 != 4'd0 ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_r[1:0] } ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_r_P_ETC__q68[2:0] } ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_wires$whas =
	     WILL_FIRE_RL_getFlitFromNext &&
	     !nodeVector_1_crossbar_level1Up_outPortDn_taggedReg[8] ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r_P_ETC__q69[2:0] } ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_0_fromUpVCFifoToCrossbar &&
	     !nodeVector_0_upRingVcFifo_arbiter_priority_vec_ETC___d12896 ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas =
	     (nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_wires$whas ||
	      !nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_r) &&
	     cnt__h27518 != 4'd4 ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas =
	     (nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_wires$whas ||
	      !nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_r) &&
	     cnt__h27518 != 4'd0 ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_r[1:0] } ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_r_P_ETC__q70[2:0] } ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_wires$whas =
	     WILL_FIRE_RL_getFlitFromNext &&
	     nodeVector_1_crossbar_level1Up_outPortDn_taggedReg[8] ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r_P_ETC__q71[2:0] } ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_0_fromUpVCFifoToCrossbar &&
	     nodeVector_0_upRingVcFifo_arbiter_priority_vec_ETC___d12896 ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas =
	     (nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_wires$whas ||
	      !nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_r) &&
	     cnt__h35016 != 4'd4 ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas =
	     (nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_wires$whas ||
	      !nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_r) &&
	     cnt__h35016 != 4'd0 ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_r[1:0] } ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_r_ETC__q72[2:0] } ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_wires$whas =
	     WILL_FIRE_RL_putFlitToNext_3 &&
	     !nodeVector_3_crossbar_level1Up_outPortUp_taggedReg[8] ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r_ETC__q73[2:0] } ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_0_fromDownVCFifoToCrossbar &&
	     !nodeVector_0_downRingVcFifo_arbiter_priority_v_ETC___d12899 ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas =
	     (nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_wires$whas ||
	      !nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_r) &&
	     cnt__h44732 != 4'd4 ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas =
	     (nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_wires$whas ||
	      !nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_r) &&
	     cnt__h44732 != 4'd0 ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_r[1:0] } ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_r_ETC__q74[2:0] } ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_wires$whas =
	     WILL_FIRE_RL_putFlitToNext_3 &&
	     nodeVector_3_crossbar_level1Up_outPortUp_taggedReg[8] ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r_ETC__q75[2:0] } ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_0_fromDownVCFifoToCrossbar &&
	     nodeVector_0_downRingVcFifo_arbiter_priority_v_ETC___d12899 ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas =
	     (nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_wires$whas ||
	      !nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_r) &&
	     cnt__h52230 != 4'd4 ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas =
	     (nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_wires$whas ||
	      !nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_r) &&
	     cnt__h52230 != 4'd0 ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_r[1:0] } ;
  assign nodeVector_0_crossbar_level0Up_outPortUp_rw_enq$wget =
	     (nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      !nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21]) ?
	       nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[20:0] :
	       ((!nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] &&
		 nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21]) ?
		  nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[20:0] :
		  IF_NOT_nodeVector_0_crossbar_level0Up_wireInUp_ETC___d895) ;
  assign nodeVector_0_crossbar_level0Up_outPortUp_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_0_crossbar_level0Up_processRequests &&
	     (nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      !nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      !nodeVector_0_crossbar_level0Up_wireInUpReq$wget[19] ||
	      !nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      !nodeVector_0_crossbar_level0Up_wireInDnReq$wget[19] ||
	      nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      (!nodeVector_0_crossbar_level0Up_wireInUpReq$wget[19] &&
	       !nodeVector_0_crossbar_level0Up_wireInDnReq$wget[19] ||
	       !nodeVector_0_crossbar_level0Up_wireInUpReq$wget[19] &&
	       nodeVector_0_crossbar_level0Up_wireInDnReq$wget[19] ||
	       nodeVector_0_crossbar_level0Up_wireInUpReq$wget[19] &&
	       !nodeVector_0_crossbar_level0Up_wireInDnReq$wget[19])) ;
  assign nodeVector_0_crossbar_level0Up_outPortDn_rw_enq$wget =
	     (nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      !nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21]) ?
	       nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[20:0] :
	       IF_NOT_nodeVector_0_crossbar_level0Up_wireInUp_ETC___d884 ;
  assign nodeVector_0_crossbar_level0Up_outPortDn_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_0_crossbar_level0Up_processRequests &&
	     (nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      !nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      nodeVector_0_crossbar_level0Up_wireInUpReq$wget[19] ||
	      !nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      nodeVector_0_crossbar_level0Up_wireInDnReq$wget[19] ||
	      nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      (nodeVector_0_crossbar_level0Up_wireInDnReq$wget[19] ||
	       nodeVector_0_crossbar_level0Up_wireInUpReq$wget[19])) ;
  assign nodeVector_0_crossbar_level0Up_inPortUp_rw_enq$wget =
	     { IF_IF_nodeVector_0_upRingVcFifo_arbiter_grant__ETC___d13737 ==
	       2'd1,
	       IF_IF_nodeVector_0_upRingVcFifo_arbiter_grant__ETC___d13737 !=
	       2'd0 &&
	       IF_IF_nodeVector_0_upRingVcFifo_arbiter_grant__ETC___d13737 !=
	       2'd1,
	       IF_nodeVector_0_upRingVcFifo_arbiter_grant_id__ETC___d2720 } ;
  assign nodeVector_0_crossbar_level0Up_inPortDn_rw_enq$wget =
	     { IF_IF_nodeVector_0_clientVcFifo_arbiter_grant__ETC___d13728 ==
	       2'd1,
	       IF_IF_nodeVector_0_clientVcFifo_arbiter_grant__ETC___d13728 !=
	       2'd0 &&
	       IF_IF_nodeVector_0_clientVcFifo_arbiter_grant__ETC___d13728 !=
	       2'd1,
	       IF_nodeVector_0_clientVcFifo_arbiter_grant_id__ETC___d2550 } ;
  assign nodeVector_0_crossbar_level0Up_wireInUpReq$wget =
	     nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[20:0] ;
  assign nodeVector_0_crossbar_level0Up_wireInDnReq$wget =
	     nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[20:0] ;
  assign nodeVector_0_crossbar_level0Dn_outPortUp_rw_enq$wget =
	     (nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[20:0] :
	       ((!nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] &&
		 nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21]) ?
		  nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[20:0] :
		  IF_NOT_nodeVector_0_crossbar_level0Dn_wireInUp_ETC___d1024) ;
  assign nodeVector_0_crossbar_level0Dn_outPortUp_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_0_crossbar_level0Dn_processRequests &&
	     (nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      !nodeVector_0_crossbar_level0Dn_wireInUpReq$wget[19] ||
	      !nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      !nodeVector_0_crossbar_level0Dn_wireInDnReq$wget[19] ||
	      nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      (!nodeVector_0_crossbar_level0Dn_wireInUpReq$wget[19] &&
	       !nodeVector_0_crossbar_level0Dn_wireInDnReq$wget[19] ||
	       !nodeVector_0_crossbar_level0Dn_wireInUpReq$wget[19] &&
	       nodeVector_0_crossbar_level0Dn_wireInDnReq$wget[19] ||
	       nodeVector_0_crossbar_level0Dn_wireInUpReq$wget[19] &&
	       !nodeVector_0_crossbar_level0Dn_wireInDnReq$wget[19])) ;
  assign nodeVector_0_crossbar_level0Dn_outPortDn_rw_enq$wget =
	     (nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[20:0] :
	       IF_NOT_nodeVector_0_crossbar_level0Dn_wireInUp_ETC___d1013 ;
  assign nodeVector_0_crossbar_level0Dn_outPortDn_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_0_crossbar_level0Dn_processRequests &&
	     (nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      nodeVector_0_crossbar_level0Dn_wireInUpReq$wget[19] ||
	      !nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      nodeVector_0_crossbar_level0Dn_wireInDnReq$wget[19] ||
	      nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      (nodeVector_0_crossbar_level0Dn_wireInDnReq$wget[19] ||
	       nodeVector_0_crossbar_level0Dn_wireInUpReq$wget[19])) ;
  assign nodeVector_0_crossbar_level0Dn_inPortUp_rw_enq$wget =
	     { IF_IF_nodeVector_0_downRingVcFifo_arbiter_gran_ETC___d13746 ==
	       2'd1,
	       IF_IF_nodeVector_0_downRingVcFifo_arbiter_gran_ETC___d13746 !=
	       2'd0 &&
	       IF_IF_nodeVector_0_downRingVcFifo_arbiter_gran_ETC___d13746 !=
	       2'd1,
	       IF_nodeVector_0_downRingVcFifo_arbiter_grant_i_ETC___d2890 } ;
  assign nodeVector_0_crossbar_level0Dn_wireInUpReq$wget =
	     nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[20:0] ;
  assign nodeVector_0_crossbar_level0Dn_wireInDnReq$wget =
	     nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[20:0] ;
  assign nodeVector_0_crossbar_level1Up_outPortUp_rw_enq$wget =
	     (nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      !nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21]) ?
	       nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[20:0] :
	       ((!nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] &&
		 nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21]) ?
		  nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[20:0] :
		  IF_NOT_nodeVector_0_crossbar_level1Up_wireInUp_ETC___d1153) ;
  assign nodeVector_0_crossbar_level1Up_outPortUp_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_0_crossbar_level1Up_processRequests &&
	     (nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      !nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      !nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5[20] ||
	      !nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      !nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6[20] ||
	      nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      (!nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5[20] &&
	       !nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6[20] ||
	       !nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5[20] &&
	       nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6[20] ||
	       nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5[20] &&
	       !nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6[20])) ;
  assign nodeVector_0_crossbar_level1Up_outPortDn_rw_enq$wget =
	     (nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      !nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21]) ?
	       nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[20:0] :
	       IF_NOT_nodeVector_0_crossbar_level1Up_wireInUp_ETC___d1142 ;
  assign nodeVector_0_crossbar_level1Up_outPortDn_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_0_crossbar_level1Up_processRequests &&
	     (nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      !nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5[20] ||
	      !nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6[20] ||
	      nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      (nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6[20] ||
	       nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5[20])) ;
  assign nodeVector_0_crossbar_level1Up_wireInUpReq$wget =
	     nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[20:0] ;
  assign nodeVector_0_crossbar_level1Up_wireInDnReq$wget =
	     nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[20:0] ;
  assign nodeVector_0_crossbar_level1Dn_outPortUp_rw_enq$wget =
	     (nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[20:0] :
	       ((!nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] &&
		 nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21]) ?
		  nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[20:0] :
		  IF_NOT_nodeVector_0_crossbar_level1Dn_wireInUp_ETC___d1282) ;
  assign nodeVector_0_crossbar_level1Dn_outPortUp_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_0_crossbar_level1Dn_processRequests &&
	     (nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      !nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7[20] ||
	      !nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      !nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8[20] ||
	      nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      (!nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7[20] &&
	       !nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8[20] ||
	       !nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7[20] &&
	       nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8[20] ||
	       nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7[20] &&
	       !nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8[20])) ;
  assign nodeVector_0_crossbar_level1Dn_outPortDn_rw_enq$wget =
	     (nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[20:0] :
	       IF_NOT_nodeVector_0_crossbar_level1Dn_wireInUp_ETC___d1271 ;
  assign nodeVector_0_crossbar_level1Dn_outPortDn_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_0_crossbar_level1Dn_processRequests &&
	     (nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7[20] ||
	      !nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8[20] ||
	      nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      (nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8[20] ||
	       nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7[20])) ;
  assign nodeVector_0_crossbar_level1Dn_wireInUpReq$wget =
	     nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[20:0] ;
  assign nodeVector_0_crossbar_level1Dn_wireInDnReq$wget =
	     nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[20:0] ;
  assign nodeVector_0_flitToPacket_cam_wires$wget =
	     { nodeVector_0_flitToPacket_stage2$D_OUT[24:23],
	       nodeVector_0_flitToPacket_stage2$D_OUT[18:15] } ;
  assign nodeVector_0_flitToPacket_cam_wires$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle2RamOperation &&
	     !nodeVector_0_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_0_flitToPacket_stage2$D_OUT[4:2] == 3'd0 ;
  assign nodeVector_0_flitToPacket_cam_wires_1_1$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle2RamOperation &&
	     !nodeVector_0_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_0_flitToPacket_stage2$D_OUT[4:2] == 3'd1 ;
  assign nodeVector_0_flitToPacket_cam_wires_2$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle2RamOperation &&
	     !nodeVector_0_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_0_flitToPacket_stage2$D_OUT[4:2] == 3'd2 ;
  assign nodeVector_0_flitToPacket_cam_wires_3$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle2RamOperation &&
	     !nodeVector_0_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_0_flitToPacket_stage2$D_OUT[4:2] == 3'd3 ;
  assign nodeVector_0_flitToPacket_cam_wires_4$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle2RamOperation &&
	     !nodeVector_0_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_0_flitToPacket_stage2$D_OUT[4:2] == 3'd4 ;
  assign nodeVector_0_flitToPacket_cam_wires_5$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle2RamOperation &&
	     !nodeVector_0_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_0_flitToPacket_stage2$D_OUT[4:2] == 3'd5 ;
  assign nodeVector_0_flitToPacket_cam_wires_6$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle2RamOperation &&
	     !nodeVector_0_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_0_flitToPacket_stage2$D_OUT[4:2] == 3'd6 ;
  assign nodeVector_0_flitToPacket_cam_wires_7$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle2RamOperation &&
	     !nodeVector_0_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_0_flitToPacket_stage2$D_OUT[4:2] == 3'd7 ;
  assign nodeVector_0_flitToPacket_packetFifo_fifo_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_0_flitToPacket_packetFifo_fifo_enqP_ETC__q76[2:0] } ;
  assign nodeVector_0_flitToPacket_packetFifo_fifo_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_0_flitToPacket_packetFifo_fifo_deqP_ETC__q77[2:0] } ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_wires$wget =
	     MUX_nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_probes$wset_1__SEL_1 ?
	       MUX_nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_wires$wset_1__VAL_1 :
	       MUX_nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_wires$wset_1__VAL_1 ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle2RamOperation &&
	     nodeVector_0_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_0_flitToPacket_stage2$D_OUT[1:0] == 2'd3 ||
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_indexPool_initializePool ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_0_flitToPacket_indexPool_indexFifo__ETC__q78[3:0] } ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle1CamLookup &&
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2051 &&
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2106 ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_wires_2$whas =
	     (nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
		!1'd0 :
		!nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_r) &&
	     cnt__h114726 != 5'd8 ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_wires_2$whas =
	     (nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_wires$whas ||
	      !nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_r) &&
	     cnt__h114726 != 5'd0 ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_tempData_wires$wget =
	     MUX_nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_probes$wset_1__SEL_1 ?
	       nodeVector_0_flitToPacket_stage2$D_OUT[4:2] :
	       nodeVector_0_flitToPacket_indexPool_ii ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wget =
	     MUX_nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_probes$wset_1__SEL_1 ?
	       MUX_nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wset_1__VAL_1 :
	       MUX_nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wset_1__VAL_1 ;
  assign nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO &&
	     nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1[0] ;
  assign nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_outData$wget =
	     nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N ?
	       nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_OUT :
	       nodeVector_0_flitToPacket_ramArr_0_memory$DO ;
  assign nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_outData$whas =
	     nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N ||
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq ;
  assign nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt_1$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways &&
	     (!ab__h118856[1] || ab__h118856[0]) ;
  assign nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1_1$wget =
	     { 1'd1, !ab__h118856[1] || ab__h118856[0] } ;
  assign nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO &&
	     nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1[0] ;
  assign nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_outData$wget =
	     nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N ?
	       nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_OUT :
	       nodeVector_0_flitToPacket_ramArr_1_memory$DO ;
  assign nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_outData$whas =
	     nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N ||
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq ;
  assign nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt_1$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways &&
	     (!ab__h120419[1] || ab__h120419[0]) ;
  assign nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1_1$wget =
	     { 1'd1, !ab__h120419[1] || ab__h120419[0] } ;
  assign nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO &&
	     nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1[0] ;
  assign nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_outData$wget =
	     nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N ?
	       nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_OUT :
	       nodeVector_0_flitToPacket_ramArr_2_memory$DO ;
  assign nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_outData$whas =
	     nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N ||
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq ;
  assign nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt_1$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways &&
	     (!ab__h121980[1] || ab__h121980[0]) ;
  assign nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1_1$wget =
	     { 1'd1, !ab__h121980[1] || ab__h121980[0] } ;
  assign nodeVector_1_packetToFlit_flitFifo_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_1_packetToFlit_flitFifo_enqP_r_PLUS_1__q79[2:0] } ;
  assign nodeVector_1_packetToFlit_flitFifo_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_1_packetToFlit_flitFifo_deqP_r_PLUS_1__q80[2:0] } ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_r_P_ETC__q82[2:0] } ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_1_fromPacket2FlitToVCFifo &&
	     IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5202 ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r_P_ETC__q83[2:0] } ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_1_fromClientVCFifoToCrossbar &&
	     !nodeVector_1_clientVcFifo_arbiter_priority_vec_ETC___d12949 ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_wires_2$whas =
	     (nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_wires$whas ||
	      !nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_r) &&
	     cnt__h151297 != 4'd4 ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_wires_2$whas =
	     (nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_wires$whas ||
	      !nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_r) &&
	     cnt__h151297 != 4'd0 ;
  always@(nodeVector_1_packetToFlit_flitFifo_deqP_r or
	  nodeVector_1_packetToFlit_flitFifo_data_3 or
	  nodeVector_1_packetToFlit_flitFifo_data or
	  nodeVector_1_packetToFlit_flitFifo_data_1 or
	  nodeVector_1_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_1_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_wires$wget =
	      nodeVector_1_packetToFlit_flitFifo_data;
      2'd1:
	  nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_wires$wget =
	      nodeVector_1_packetToFlit_flitFifo_data_1;
      2'd2:
	  nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_wires$wget =
	      nodeVector_1_packetToFlit_flitFifo_data_2;
      2'd3:
	  nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_wires$wget =
	      nodeVector_1_packetToFlit_flitFifo_data_3;
    endcase
  end
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_r[1:0] } ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_r_P_ETC__q84[2:0] } ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_1_fromPacket2FlitToVCFifo &&
	     IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5273 &&
	     IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d11847 ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r_P_ETC__q85[2:0] } ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_1_fromClientVCFifoToCrossbar &&
	     nodeVector_1_clientVcFifo_arbiter_priority_vec_ETC___d12949 ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_wires_2$whas =
	     (nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_wires$whas ||
	      !nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_r) &&
	     cnt__h158795 != 4'd4 ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_wires_2$whas =
	     (nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_wires$whas ||
	      !nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_r) &&
	     cnt__h158795 != 4'd0 ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_r[1:0] } ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_r_P_ETC__q86[2:0] } ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_wires$whas =
	     WILL_FIRE_RL_getFlitFromNext_1 &&
	     !nodeVector_2_crossbar_level1Up_outPortDn_taggedReg[8] ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r_P_ETC__q87[2:0] } ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_1_fromUpVCFifoToCrossbar &&
	     !nodeVector_1_upRingVcFifo_arbiter_priority_vec_ETC___d12952 ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas =
	     (nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_wires$whas ||
	      !nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_r) &&
	     cnt__h168511 != 4'd4 ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas =
	     (nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_wires$whas ||
	      !nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_r) &&
	     cnt__h168511 != 4'd0 ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_r[1:0] } ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_r_P_ETC__q88[2:0] } ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_wires$whas =
	     WILL_FIRE_RL_getFlitFromNext_1 &&
	     nodeVector_2_crossbar_level1Up_outPortDn_taggedReg[8] ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r_P_ETC__q89[2:0] } ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_1_fromUpVCFifoToCrossbar &&
	     nodeVector_1_upRingVcFifo_arbiter_priority_vec_ETC___d12952 ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas =
	     (nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_wires$whas ||
	      !nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_r) &&
	     cnt__h176009 != 4'd4 ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas =
	     (nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_wires$whas ||
	      !nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_r) &&
	     cnt__h176009 != 4'd0 ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_r[1:0] } ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_r_ETC__q90[2:0] } ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_wires$whas =
	     WILL_FIRE_RL_putFlitToNext &&
	     !nodeVector_0_crossbar_level1Up_outPortUp_taggedReg[8] ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r_ETC__q91[2:0] } ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_1_fromDownVCFifoToCrossbar &&
	     !nodeVector_1_downRingVcFifo_arbiter_priority_v_ETC___d12955 ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas =
	     (nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_wires$whas ||
	      !nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_r) &&
	     cnt__h185725 != 4'd4 ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas =
	     (nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_wires$whas ||
	      !nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_r) &&
	     cnt__h185725 != 4'd0 ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_r[1:0] } ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_r_ETC__q92[2:0] } ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_wires$whas =
	     WILL_FIRE_RL_putFlitToNext &&
	     nodeVector_0_crossbar_level1Up_outPortUp_taggedReg[8] ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r_ETC__q93[2:0] } ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_1_fromDownVCFifoToCrossbar &&
	     nodeVector_1_downRingVcFifo_arbiter_priority_v_ETC___d12955 ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas =
	     (nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_wires$whas ||
	      !nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_r) &&
	     cnt__h193223 != 4'd4 ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas =
	     (nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_wires$whas ||
	      !nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_r) &&
	     cnt__h193223 != 4'd0 ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_r[1:0] } ;
  assign nodeVector_1_crossbar_level0Up_outPortUp_rw_enq$wget =
	     (nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      !nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21]) ?
	       nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[20:0] :
	       ((!nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] &&
		 nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21]) ?
		  nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[20:0] :
		  IF_NOT_nodeVector_1_crossbar_level0Up_wireInUp_ETC___d3796) ;
  assign nodeVector_1_crossbar_level0Up_outPortUp_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_1_crossbar_level0Up_processRequests &&
	     (nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      !nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      !nodeVector_1_crossbar_level0Up_wireInUpReq$wget[19] ||
	      !nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      !nodeVector_1_crossbar_level0Up_wireInDnReq$wget[19] ||
	      nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      (!nodeVector_1_crossbar_level0Up_wireInUpReq$wget[19] &&
	       !nodeVector_1_crossbar_level0Up_wireInDnReq$wget[19] ||
	       !nodeVector_1_crossbar_level0Up_wireInUpReq$wget[19] &&
	       nodeVector_1_crossbar_level0Up_wireInDnReq$wget[19] ||
	       nodeVector_1_crossbar_level0Up_wireInUpReq$wget[19] &&
	       !nodeVector_1_crossbar_level0Up_wireInDnReq$wget[19])) ;
  assign nodeVector_1_crossbar_level0Up_outPortDn_rw_enq$wget =
	     (nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      !nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21]) ?
	       nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[20:0] :
	       IF_NOT_nodeVector_1_crossbar_level0Up_wireInUp_ETC___d3785 ;
  assign nodeVector_1_crossbar_level0Up_outPortDn_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_1_crossbar_level0Up_processRequests &&
	     (nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      !nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      nodeVector_1_crossbar_level0Up_wireInUpReq$wget[19] ||
	      !nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      nodeVector_1_crossbar_level0Up_wireInDnReq$wget[19] ||
	      nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      (nodeVector_1_crossbar_level0Up_wireInDnReq$wget[19] ||
	       nodeVector_1_crossbar_level0Up_wireInUpReq$wget[19])) ;
  assign nodeVector_1_crossbar_level0Up_inPortUp_rw_enq$wget =
	     { IF_IF_nodeVector_1_upRingVcFifo_arbiter_grant__ETC___d13795 ==
	       2'd1,
	       IF_IF_nodeVector_1_upRingVcFifo_arbiter_grant__ETC___d13795 !=
	       2'd0 &&
	       IF_IF_nodeVector_1_upRingVcFifo_arbiter_grant__ETC___d13795 !=
	       2'd1,
	       IF_nodeVector_1_upRingVcFifo_arbiter_grant_id__ETC___d5620 } ;
  assign nodeVector_1_crossbar_level0Up_inPortDn_rw_enq$wget =
	     { IF_IF_nodeVector_1_clientVcFifo_arbiter_grant__ETC___d13786 ==
	       2'd1,
	       IF_IF_nodeVector_1_clientVcFifo_arbiter_grant__ETC___d13786 !=
	       2'd0 &&
	       IF_IF_nodeVector_1_clientVcFifo_arbiter_grant__ETC___d13786 !=
	       2'd1,
	       IF_nodeVector_1_clientVcFifo_arbiter_grant_id__ETC___d5450 } ;
  assign nodeVector_1_crossbar_level0Up_wireInUpReq$wget =
	     nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[20:0] ;
  assign nodeVector_1_crossbar_level0Up_wireInDnReq$wget =
	     nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[20:0] ;
  assign nodeVector_1_crossbar_level0Dn_outPortUp_rw_enq$wget =
	     (nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[20:0] :
	       ((!nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] &&
		 nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21]) ?
		  nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[20:0] :
		  IF_NOT_nodeVector_1_crossbar_level0Dn_wireInUp_ETC___d3925) ;
  assign nodeVector_1_crossbar_level0Dn_outPortUp_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_1_crossbar_level0Dn_processRequests &&
	     (nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      !nodeVector_1_crossbar_level0Dn_wireInUpReq$wget[19] ||
	      !nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      !nodeVector_1_crossbar_level0Dn_wireInDnReq$wget[19] ||
	      nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      (!nodeVector_1_crossbar_level0Dn_wireInUpReq$wget[19] &&
	       !nodeVector_1_crossbar_level0Dn_wireInDnReq$wget[19] ||
	       !nodeVector_1_crossbar_level0Dn_wireInUpReq$wget[19] &&
	       nodeVector_1_crossbar_level0Dn_wireInDnReq$wget[19] ||
	       nodeVector_1_crossbar_level0Dn_wireInUpReq$wget[19] &&
	       !nodeVector_1_crossbar_level0Dn_wireInDnReq$wget[19])) ;
  assign nodeVector_1_crossbar_level0Dn_outPortDn_rw_enq$wget =
	     (nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[20:0] :
	       IF_NOT_nodeVector_1_crossbar_level0Dn_wireInUp_ETC___d3914 ;
  assign nodeVector_1_crossbar_level0Dn_outPortDn_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_1_crossbar_level0Dn_processRequests &&
	     (nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      nodeVector_1_crossbar_level0Dn_wireInUpReq$wget[19] ||
	      !nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      nodeVector_1_crossbar_level0Dn_wireInDnReq$wget[19] ||
	      nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      (nodeVector_1_crossbar_level0Dn_wireInDnReq$wget[19] ||
	       nodeVector_1_crossbar_level0Dn_wireInUpReq$wget[19])) ;
  assign nodeVector_1_crossbar_level0Dn_inPortUp_rw_enq$wget =
	     { IF_IF_nodeVector_1_downRingVcFifo_arbiter_gran_ETC___d13804 ==
	       2'd1,
	       IF_IF_nodeVector_1_downRingVcFifo_arbiter_gran_ETC___d13804 !=
	       2'd0 &&
	       IF_IF_nodeVector_1_downRingVcFifo_arbiter_gran_ETC___d13804 !=
	       2'd1,
	       IF_nodeVector_1_downRingVcFifo_arbiter_grant_i_ETC___d5790 } ;
  assign nodeVector_1_crossbar_level0Dn_wireInUpReq$wget =
	     nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[20:0] ;
  assign nodeVector_1_crossbar_level0Dn_wireInDnReq$wget =
	     nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[20:0] ;
  assign nodeVector_1_crossbar_level1Up_outPortUp_rw_enq$wget =
	     (nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      !nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21]) ?
	       nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[20:0] :
	       ((!nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] &&
		 nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21]) ?
		  nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[20:0] :
		  IF_NOT_nodeVector_1_crossbar_level1Up_wireInUp_ETC___d4054) ;
  assign nodeVector_1_crossbar_level1Up_outPortUp_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_1_crossbar_level1Up_processRequests &&
	     (nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      !nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      !nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13[20] ||
	      !nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      !nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14[20] ||
	      nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      (!nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13[20] &&
	       !nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14[20] ||
	       !nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13[20] &&
	       nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14[20] ||
	       nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13[20] &&
	       !nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14[20])) ;
  assign nodeVector_1_crossbar_level1Up_outPortDn_rw_enq$wget =
	     (nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      !nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21]) ?
	       nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[20:0] :
	       IF_NOT_nodeVector_1_crossbar_level1Up_wireInUp_ETC___d4043 ;
  assign nodeVector_1_crossbar_level1Up_outPortDn_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_1_crossbar_level1Up_processRequests &&
	     (nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      !nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13[20] ||
	      !nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14[20] ||
	      nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      (nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14[20] ||
	       nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13[20])) ;
  assign nodeVector_1_crossbar_level1Up_wireInUpReq$wget =
	     nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[20:0] ;
  assign nodeVector_1_crossbar_level1Up_wireInDnReq$wget =
	     nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[20:0] ;
  assign nodeVector_1_crossbar_level1Dn_outPortUp_rw_enq$wget =
	     (nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[20:0] :
	       ((!nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] &&
		 nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21]) ?
		  nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[20:0] :
		  IF_NOT_nodeVector_1_crossbar_level1Dn_wireInUp_ETC___d4183) ;
  assign nodeVector_1_crossbar_level1Dn_outPortUp_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_1_crossbar_level1Dn_processRequests &&
	     (nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      !nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15[20] ||
	      !nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      !nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16[20] ||
	      nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      (!nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15[20] &&
	       !nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16[20] ||
	       !nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15[20] &&
	       nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16[20] ||
	       nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15[20] &&
	       !nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16[20])) ;
  assign nodeVector_1_crossbar_level1Dn_outPortDn_rw_enq$wget =
	     (nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[20:0] :
	       IF_NOT_nodeVector_1_crossbar_level1Dn_wireInUp_ETC___d4172 ;
  assign nodeVector_1_crossbar_level1Dn_outPortDn_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_1_crossbar_level1Dn_processRequests &&
	     (nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15[20] ||
	      !nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16[20] ||
	      nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      (nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16[20] ||
	       nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15[20])) ;
  assign nodeVector_1_crossbar_level1Dn_wireInUpReq$wget =
	     nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[20:0] ;
  assign nodeVector_1_crossbar_level1Dn_wireInDnReq$wget =
	     nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[20:0] ;
  assign nodeVector_1_flitToPacket_cam_wires$wget =
	     { nodeVector_1_flitToPacket_stage2$D_OUT[24:23],
	       nodeVector_1_flitToPacket_stage2$D_OUT[18:15] } ;
  assign nodeVector_1_flitToPacket_cam_wires$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle2RamOperation &&
	     !nodeVector_1_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_1_flitToPacket_stage2$D_OUT[4:2] == 3'd0 ;
  assign nodeVector_1_flitToPacket_cam_wires_1_1$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle2RamOperation &&
	     !nodeVector_1_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_1_flitToPacket_stage2$D_OUT[4:2] == 3'd1 ;
  assign nodeVector_1_flitToPacket_cam_wires_2$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle2RamOperation &&
	     !nodeVector_1_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_1_flitToPacket_stage2$D_OUT[4:2] == 3'd2 ;
  assign nodeVector_1_flitToPacket_cam_wires_3$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle2RamOperation &&
	     !nodeVector_1_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_1_flitToPacket_stage2$D_OUT[4:2] == 3'd3 ;
  assign nodeVector_1_flitToPacket_cam_wires_4$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle2RamOperation &&
	     !nodeVector_1_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_1_flitToPacket_stage2$D_OUT[4:2] == 3'd4 ;
  assign nodeVector_1_flitToPacket_cam_wires_5$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle2RamOperation &&
	     !nodeVector_1_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_1_flitToPacket_stage2$D_OUT[4:2] == 3'd5 ;
  assign nodeVector_1_flitToPacket_cam_wires_6$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle2RamOperation &&
	     !nodeVector_1_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_1_flitToPacket_stage2$D_OUT[4:2] == 3'd6 ;
  assign nodeVector_1_flitToPacket_cam_wires_7$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle2RamOperation &&
	     !nodeVector_1_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_1_flitToPacket_stage2$D_OUT[4:2] == 3'd7 ;
  assign nodeVector_1_flitToPacket_packetFifo_fifo_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_1_flitToPacket_packetFifo_fifo_enqP_ETC__q94[2:0] } ;
  assign nodeVector_1_flitToPacket_packetFifo_fifo_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_1_flitToPacket_packetFifo_fifo_deqP_ETC__q95[2:0] } ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_wires$wget =
	     MUX_nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_probes$wset_1__SEL_1 ?
	       MUX_nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_wires$wset_1__VAL_1 :
	       MUX_nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_wires$wset_1__VAL_1 ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle2RamOperation &&
	     nodeVector_1_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_1_flitToPacket_stage2$D_OUT[1:0] == 2'd3 ||
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_indexPool_initializePool ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_1_flitToPacket_indexPool_indexFifo__ETC__q96[3:0] } ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle1CamLookup &&
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d4951 &&
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d5006 ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_wires_2$whas =
	     (nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
		!1'd0 :
		!nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_r) &&
	     cnt__h255714 != 5'd8 ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_wires_2$whas =
	     (nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_wires$whas ||
	      !nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_r) &&
	     cnt__h255714 != 5'd0 ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_tempData_wires$wget =
	     MUX_nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_probes$wset_1__SEL_1 ?
	       nodeVector_1_flitToPacket_stage2$D_OUT[4:2] :
	       nodeVector_1_flitToPacket_indexPool_ii ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wget =
	     MUX_nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_probes$wset_1__SEL_1 ?
	       MUX_nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wset_1__VAL_1 :
	       MUX_nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wset_1__VAL_1 ;
  assign nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO &&
	     nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1[0] ;
  assign nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_outData$wget =
	     nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N ?
	       nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_OUT :
	       nodeVector_1_flitToPacket_ramArr_0_memory$DO ;
  assign nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_outData$whas =
	     nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N ||
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq ;
  assign nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt_1$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways &&
	     (!ab__h259844[1] || ab__h259844[0]) ;
  assign nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1_1$wget =
	     { 1'd1, !ab__h259844[1] || ab__h259844[0] } ;
  assign nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO &&
	     nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1[0] ;
  assign nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_outData$wget =
	     nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N ?
	       nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_OUT :
	       nodeVector_1_flitToPacket_ramArr_1_memory$DO ;
  assign nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_outData$whas =
	     nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N ||
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq ;
  assign nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt_1$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways &&
	     (!ab__h261407[1] || ab__h261407[0]) ;
  assign nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1_1$wget =
	     { 1'd1, !ab__h261407[1] || ab__h261407[0] } ;
  assign nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO &&
	     nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1[0] ;
  assign nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_outData$wget =
	     nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N ?
	       nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_OUT :
	       nodeVector_1_flitToPacket_ramArr_2_memory$DO ;
  assign nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_outData$whas =
	     nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N ||
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq ;
  assign nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt_1$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways &&
	     (!ab__h262968[1] || ab__h262968[0]) ;
  assign nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1_1$wget =
	     { 1'd1, !ab__h262968[1] || ab__h262968[0] } ;
  assign nodeVector_2_packetToFlit_flitFifo_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_2_packetToFlit_flitFifo_enqP_r_PLUS_1__q97[2:0] } ;
  assign nodeVector_2_packetToFlit_flitFifo_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_2_packetToFlit_flitFifo_deqP_r_PLUS_1__q98[2:0] } ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_r_P_ETC__q100[2:0] } ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_2_fromPacket2FlitToVCFifo &&
	     IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8102 ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r_P_ETC__q101[2:0] } ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_2_fromClientVCFifoToCrossbar &&
	     !nodeVector_2_clientVcFifo_arbiter_priority_vec_ETC___d13005 ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_wires_2$whas =
	     (nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_wires$whas ||
	      !nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_r) &&
	     cnt__h292557 != 4'd4 ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_wires_2$whas =
	     (nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_wires$whas ||
	      !nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_r) &&
	     cnt__h292557 != 4'd0 ;
  always@(nodeVector_2_packetToFlit_flitFifo_deqP_r or
	  nodeVector_2_packetToFlit_flitFifo_data_3 or
	  nodeVector_2_packetToFlit_flitFifo_data or
	  nodeVector_2_packetToFlit_flitFifo_data_1 or
	  nodeVector_2_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_2_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_wires$wget =
	      nodeVector_2_packetToFlit_flitFifo_data;
      2'd1:
	  nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_wires$wget =
	      nodeVector_2_packetToFlit_flitFifo_data_1;
      2'd2:
	  nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_wires$wget =
	      nodeVector_2_packetToFlit_flitFifo_data_2;
      2'd3:
	  nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_wires$wget =
	      nodeVector_2_packetToFlit_flitFifo_data_3;
    endcase
  end
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_r[1:0] } ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_r_P_ETC__q102[2:0] } ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_2_fromPacket2FlitToVCFifo &&
	     IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8173 &&
	     IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d11853 ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r_P_ETC__q103[2:0] } ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_2_fromClientVCFifoToCrossbar &&
	     nodeVector_2_clientVcFifo_arbiter_priority_vec_ETC___d13005 ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_wires_2$whas =
	     (nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_wires$whas ||
	      !nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_r) &&
	     cnt__h300055 != 4'd4 ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_wires_2$whas =
	     (nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_wires$whas ||
	      !nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_r) &&
	     cnt__h300055 != 4'd0 ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_r[1:0] } ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_r_P_ETC__q104[2:0] } ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_wires$whas =
	     WILL_FIRE_RL_getFlitFromNext_2 &&
	     !nodeVector_3_crossbar_level1Up_outPortDn_taggedReg[8] ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r_P_ETC__q105[2:0] } ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_2_fromUpVCFifoToCrossbar &&
	     !nodeVector_2_upRingVcFifo_arbiter_priority_vec_ETC___d13008 ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas =
	     (nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_wires$whas ||
	      !nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_r) &&
	     cnt__h309771 != 4'd4 ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas =
	     (nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_wires$whas ||
	      !nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_r) &&
	     cnt__h309771 != 4'd0 ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_r[1:0] } ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_r_P_ETC__q106[2:0] } ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_wires$whas =
	     WILL_FIRE_RL_getFlitFromNext_2 &&
	     nodeVector_3_crossbar_level1Up_outPortDn_taggedReg[8] ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r_P_ETC__q107[2:0] } ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_2_fromUpVCFifoToCrossbar &&
	     nodeVector_2_upRingVcFifo_arbiter_priority_vec_ETC___d13008 ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas =
	     (nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_wires$whas ||
	      !nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_r) &&
	     cnt__h317269 != 4'd4 ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas =
	     (nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_wires$whas ||
	      !nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_r) &&
	     cnt__h317269 != 4'd0 ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_r[1:0] } ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_r_ETC__q108[2:0] } ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_wires$whas =
	     WILL_FIRE_RL_putFlitToNext_1 &&
	     !nodeVector_1_crossbar_level1Up_outPortUp_taggedReg[8] ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r_ETC__q109[2:0] } ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_2_fromDownVCFifoToCrossbar &&
	     !nodeVector_2_downRingVcFifo_arbiter_priority_v_ETC___d13011 ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas =
	     (nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_wires$whas ||
	      !nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_r) &&
	     cnt__h326985 != 4'd4 ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas =
	     (nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_wires$whas ||
	      !nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_r) &&
	     cnt__h326985 != 4'd0 ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_r[1:0] } ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_r_ETC__q110[2:0] } ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_wires$whas =
	     WILL_FIRE_RL_putFlitToNext_1 &&
	     nodeVector_1_crossbar_level1Up_outPortUp_taggedReg[8] ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r_ETC__q111[2:0] } ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_2_fromDownVCFifoToCrossbar &&
	     nodeVector_2_downRingVcFifo_arbiter_priority_v_ETC___d13011 ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas =
	     (nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_wires$whas ||
	      !nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_r) &&
	     cnt__h334483 != 4'd4 ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas =
	     (nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_wires$whas ||
	      !nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_r) &&
	     cnt__h334483 != 4'd0 ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_r[1:0] } ;
  assign nodeVector_2_crossbar_level0Up_outPortUp_rw_enq$wget =
	     (nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      !nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21]) ?
	       nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[20:0] :
	       ((!nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] &&
		 nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21]) ?
		  nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[20:0] :
		  IF_NOT_nodeVector_2_crossbar_level0Up_wireInUp_ETC___d6696) ;
  assign nodeVector_2_crossbar_level0Up_outPortUp_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_2_crossbar_level0Up_processRequests &&
	     (nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      !nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      !nodeVector_2_crossbar_level0Up_wireInUpReq$wget[19] ||
	      !nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      !nodeVector_2_crossbar_level0Up_wireInDnReq$wget[19] ||
	      nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      (!nodeVector_2_crossbar_level0Up_wireInUpReq$wget[19] &&
	       !nodeVector_2_crossbar_level0Up_wireInDnReq$wget[19] ||
	       !nodeVector_2_crossbar_level0Up_wireInUpReq$wget[19] &&
	       nodeVector_2_crossbar_level0Up_wireInDnReq$wget[19] ||
	       nodeVector_2_crossbar_level0Up_wireInUpReq$wget[19] &&
	       !nodeVector_2_crossbar_level0Up_wireInDnReq$wget[19])) ;
  assign nodeVector_2_crossbar_level0Up_outPortDn_rw_enq$wget =
	     (nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      !nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21]) ?
	       nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[20:0] :
	       IF_NOT_nodeVector_2_crossbar_level0Up_wireInUp_ETC___d6685 ;
  assign nodeVector_2_crossbar_level0Up_outPortDn_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_2_crossbar_level0Up_processRequests &&
	     (nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      !nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      nodeVector_2_crossbar_level0Up_wireInUpReq$wget[19] ||
	      !nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      nodeVector_2_crossbar_level0Up_wireInDnReq$wget[19] ||
	      nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      (nodeVector_2_crossbar_level0Up_wireInDnReq$wget[19] ||
	       nodeVector_2_crossbar_level0Up_wireInUpReq$wget[19])) ;
  assign nodeVector_2_crossbar_level0Up_inPortUp_rw_enq$wget =
	     { IF_IF_nodeVector_2_upRingVcFifo_arbiter_grant__ETC___d13853 ==
	       2'd1,
	       IF_IF_nodeVector_2_upRingVcFifo_arbiter_grant__ETC___d13853 !=
	       2'd0 &&
	       IF_IF_nodeVector_2_upRingVcFifo_arbiter_grant__ETC___d13853 !=
	       2'd1,
	       IF_nodeVector_2_upRingVcFifo_arbiter_grant_id__ETC___d8520 } ;
  assign nodeVector_2_crossbar_level0Up_inPortDn_rw_enq$wget =
	     { IF_IF_nodeVector_2_clientVcFifo_arbiter_grant__ETC___d13844 ==
	       2'd1,
	       IF_IF_nodeVector_2_clientVcFifo_arbiter_grant__ETC___d13844 !=
	       2'd0 &&
	       IF_IF_nodeVector_2_clientVcFifo_arbiter_grant__ETC___d13844 !=
	       2'd1,
	       IF_nodeVector_2_clientVcFifo_arbiter_grant_id__ETC___d8350 } ;
  assign nodeVector_2_crossbar_level0Up_wireInUpReq$wget =
	     nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[20:0] ;
  assign nodeVector_2_crossbar_level0Up_wireInDnReq$wget =
	     nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[20:0] ;
  assign nodeVector_2_crossbar_level0Dn_outPortUp_rw_enq$wget =
	     (nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[20:0] :
	       ((!nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] &&
		 nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21]) ?
		  nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[20:0] :
		  IF_NOT_nodeVector_2_crossbar_level0Dn_wireInUp_ETC___d6825) ;
  assign nodeVector_2_crossbar_level0Dn_outPortUp_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_2_crossbar_level0Dn_processRequests &&
	     (nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      !nodeVector_2_crossbar_level0Dn_wireInUpReq$wget[19] ||
	      !nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      !nodeVector_2_crossbar_level0Dn_wireInDnReq$wget[19] ||
	      nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      (!nodeVector_2_crossbar_level0Dn_wireInUpReq$wget[19] &&
	       !nodeVector_2_crossbar_level0Dn_wireInDnReq$wget[19] ||
	       !nodeVector_2_crossbar_level0Dn_wireInUpReq$wget[19] &&
	       nodeVector_2_crossbar_level0Dn_wireInDnReq$wget[19] ||
	       nodeVector_2_crossbar_level0Dn_wireInUpReq$wget[19] &&
	       !nodeVector_2_crossbar_level0Dn_wireInDnReq$wget[19])) ;
  assign nodeVector_2_crossbar_level0Dn_outPortDn_rw_enq$wget =
	     (nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[20:0] :
	       IF_NOT_nodeVector_2_crossbar_level0Dn_wireInUp_ETC___d6814 ;
  assign nodeVector_2_crossbar_level0Dn_outPortDn_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_2_crossbar_level0Dn_processRequests &&
	     (nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      nodeVector_2_crossbar_level0Dn_wireInUpReq$wget[19] ||
	      !nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      nodeVector_2_crossbar_level0Dn_wireInDnReq$wget[19] ||
	      nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      (nodeVector_2_crossbar_level0Dn_wireInDnReq$wget[19] ||
	       nodeVector_2_crossbar_level0Dn_wireInUpReq$wget[19])) ;
  assign nodeVector_2_crossbar_level0Dn_inPortUp_rw_enq$wget =
	     { IF_IF_nodeVector_2_downRingVcFifo_arbiter_gran_ETC___d13862 ==
	       2'd1,
	       IF_IF_nodeVector_2_downRingVcFifo_arbiter_gran_ETC___d13862 !=
	       2'd0 &&
	       IF_IF_nodeVector_2_downRingVcFifo_arbiter_gran_ETC___d13862 !=
	       2'd1,
	       IF_nodeVector_2_downRingVcFifo_arbiter_grant_i_ETC___d8690 } ;
  assign nodeVector_2_crossbar_level0Dn_wireInUpReq$wget =
	     nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[20:0] ;
  assign nodeVector_2_crossbar_level0Dn_wireInDnReq$wget =
	     nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[20:0] ;
  assign nodeVector_2_crossbar_level1Up_outPortUp_rw_enq$wget =
	     (nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      !nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21]) ?
	       nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[20:0] :
	       ((!nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] &&
		 nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21]) ?
		  nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[20:0] :
		  IF_NOT_nodeVector_2_crossbar_level1Up_wireInUp_ETC___d6954) ;
  assign nodeVector_2_crossbar_level1Up_outPortUp_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_2_crossbar_level1Up_processRequests &&
	     (nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      !nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      !nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21[20] ||
	      !nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      !nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22[20] ||
	      nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      (!nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21[20] &&
	       !nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22[20] ||
	       !nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21[20] &&
	       nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22[20] ||
	       nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21[20] &&
	       !nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22[20])) ;
  assign nodeVector_2_crossbar_level1Up_outPortDn_rw_enq$wget =
	     (nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      !nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21]) ?
	       nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[20:0] :
	       IF_NOT_nodeVector_2_crossbar_level1Up_wireInUp_ETC___d6943 ;
  assign nodeVector_2_crossbar_level1Up_outPortDn_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_2_crossbar_level1Up_processRequests &&
	     (nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      !nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21[20] ||
	      !nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22[20] ||
	      nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      (nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22[20] ||
	       nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21[20])) ;
  assign nodeVector_2_crossbar_level1Up_wireInUpReq$wget =
	     nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[20:0] ;
  assign nodeVector_2_crossbar_level1Up_wireInDnReq$wget =
	     nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[20:0] ;
  assign nodeVector_2_crossbar_level1Dn_outPortUp_rw_enq$wget =
	     (nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[20:0] :
	       ((!nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] &&
		 nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21]) ?
		  nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[20:0] :
		  IF_NOT_nodeVector_2_crossbar_level1Dn_wireInUp_ETC___d7083) ;
  assign nodeVector_2_crossbar_level1Dn_outPortUp_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_2_crossbar_level1Dn_processRequests &&
	     (nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      !nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23[20] ||
	      !nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      !nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24[20] ||
	      nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      (!nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23[20] &&
	       !nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24[20] ||
	       !nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23[20] &&
	       nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24[20] ||
	       nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23[20] &&
	       !nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24[20])) ;
  assign nodeVector_2_crossbar_level1Dn_outPortDn_rw_enq$wget =
	     (nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[20:0] :
	       IF_NOT_nodeVector_2_crossbar_level1Dn_wireInUp_ETC___d7072 ;
  assign nodeVector_2_crossbar_level1Dn_outPortDn_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_2_crossbar_level1Dn_processRequests &&
	     (nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23[20] ||
	      !nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24[20] ||
	      nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      (nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24[20] ||
	       nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23[20])) ;
  assign nodeVector_2_crossbar_level1Dn_wireInUpReq$wget =
	     nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[20:0] ;
  assign nodeVector_2_crossbar_level1Dn_wireInDnReq$wget =
	     nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[20:0] ;
  assign nodeVector_2_flitToPacket_cam_wires$wget =
	     { nodeVector_2_flitToPacket_stage2$D_OUT[24:23],
	       nodeVector_2_flitToPacket_stage2$D_OUT[18:15] } ;
  assign nodeVector_2_flitToPacket_cam_wires$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle2RamOperation &&
	     !nodeVector_2_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_2_flitToPacket_stage2$D_OUT[4:2] == 3'd0 ;
  assign nodeVector_2_flitToPacket_cam_wires_1_1$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle2RamOperation &&
	     !nodeVector_2_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_2_flitToPacket_stage2$D_OUT[4:2] == 3'd1 ;
  assign nodeVector_2_flitToPacket_cam_wires_2$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle2RamOperation &&
	     !nodeVector_2_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_2_flitToPacket_stage2$D_OUT[4:2] == 3'd2 ;
  assign nodeVector_2_flitToPacket_cam_wires_3$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle2RamOperation &&
	     !nodeVector_2_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_2_flitToPacket_stage2$D_OUT[4:2] == 3'd3 ;
  assign nodeVector_2_flitToPacket_cam_wires_4$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle2RamOperation &&
	     !nodeVector_2_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_2_flitToPacket_stage2$D_OUT[4:2] == 3'd4 ;
  assign nodeVector_2_flitToPacket_cam_wires_5$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle2RamOperation &&
	     !nodeVector_2_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_2_flitToPacket_stage2$D_OUT[4:2] == 3'd5 ;
  assign nodeVector_2_flitToPacket_cam_wires_6$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle2RamOperation &&
	     !nodeVector_2_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_2_flitToPacket_stage2$D_OUT[4:2] == 3'd6 ;
  assign nodeVector_2_flitToPacket_cam_wires_7$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle2RamOperation &&
	     !nodeVector_2_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_2_flitToPacket_stage2$D_OUT[4:2] == 3'd7 ;
  assign nodeVector_2_flitToPacket_packetFifo_fifo_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_2_flitToPacket_packetFifo_fifo_enqP_ETC__q112[2:0] } ;
  assign nodeVector_2_flitToPacket_packetFifo_fifo_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_2_flitToPacket_packetFifo_fifo_deqP_ETC__q113[2:0] } ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_wires$wget =
	     MUX_nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_probes$wset_1__SEL_1 ?
	       MUX_nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_wires$wset_1__VAL_1 :
	       MUX_nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_wires$wset_1__VAL_1 ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle2RamOperation &&
	     nodeVector_2_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_2_flitToPacket_stage2$D_OUT[1:0] == 2'd3 ||
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_indexPool_initializePool ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_2_flitToPacket_indexPool_indexFifo__ETC__q114[3:0] } ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle1CamLookup &&
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7851 &&
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7906 ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_wires_2$whas =
	     (nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
		!1'd0 :
		!nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_r) &&
	     cnt__h396974 != 5'd8 ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_wires_2$whas =
	     (nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_wires$whas ||
	      !nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_r) &&
	     cnt__h396974 != 5'd0 ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_tempData_wires$wget =
	     MUX_nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_probes$wset_1__SEL_1 ?
	       nodeVector_2_flitToPacket_stage2$D_OUT[4:2] :
	       nodeVector_2_flitToPacket_indexPool_ii ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wget =
	     MUX_nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_probes$wset_1__SEL_1 ?
	       MUX_nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wset_1__VAL_1 :
	       MUX_nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wset_1__VAL_1 ;
  assign nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO &&
	     nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1[0] ;
  assign nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_outData$wget =
	     nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N ?
	       nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_OUT :
	       nodeVector_2_flitToPacket_ramArr_0_memory$DO ;
  assign nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_outData$whas =
	     nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N ||
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq ;
  assign nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt_1$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways &&
	     (!ab__h401104[1] || ab__h401104[0]) ;
  assign nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1_1$wget =
	     { 1'd1, !ab__h401104[1] || ab__h401104[0] } ;
  assign nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO &&
	     nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1[0] ;
  assign nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_outData$wget =
	     nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N ?
	       nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_OUT :
	       nodeVector_2_flitToPacket_ramArr_1_memory$DO ;
  assign nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_outData$whas =
	     nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N ||
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq ;
  assign nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt_1$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways &&
	     (!ab__h402667[1] || ab__h402667[0]) ;
  assign nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1_1$wget =
	     { 1'd1, !ab__h402667[1] || ab__h402667[0] } ;
  assign nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO &&
	     nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1[0] ;
  assign nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_outData$wget =
	     nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N ?
	       nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_OUT :
	       nodeVector_2_flitToPacket_ramArr_2_memory$DO ;
  assign nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_outData$whas =
	     nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N ||
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq ;
  assign nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt_1$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways &&
	     (!ab__h404228[1] || ab__h404228[0]) ;
  assign nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1_1$wget =
	     { 1'd1, !ab__h404228[1] || ab__h404228[0] } ;
  assign nodeVector_3_packetToFlit_flitFifo_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_3_packetToFlit_flitFifo_enqP_r_PLUS_1__q115[2:0] } ;
  assign nodeVector_3_packetToFlit_flitFifo_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_3_packetToFlit_flitFifo_deqP_r_PLUS_1__q116[2:0] } ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_r_P_ETC__q118[2:0] } ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_3_fromPacket2FlitToVCFifo &&
	     IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11002 ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r_P_ETC__q119[2:0] } ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_3_fromClientVCFifoToCrossbar &&
	     !nodeVector_3_clientVcFifo_arbiter_priority_vec_ETC___d13061 ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_wires_2$whas =
	     (nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_wires$whas ||
	      !nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_r) &&
	     cnt__h433817 != 4'd4 ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_wires_2$whas =
	     (nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_wires$whas ||
	      !nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_r) &&
	     cnt__h433817 != 4'd0 ;
  always@(nodeVector_3_packetToFlit_flitFifo_deqP_r or
	  nodeVector_3_packetToFlit_flitFifo_data_3 or
	  nodeVector_3_packetToFlit_flitFifo_data or
	  nodeVector_3_packetToFlit_flitFifo_data_1 or
	  nodeVector_3_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_3_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_wires$wget =
	      nodeVector_3_packetToFlit_flitFifo_data;
      2'd1:
	  nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_wires$wget =
	      nodeVector_3_packetToFlit_flitFifo_data_1;
      2'd2:
	  nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_wires$wget =
	      nodeVector_3_packetToFlit_flitFifo_data_2;
      2'd3:
	  nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_wires$wget =
	      nodeVector_3_packetToFlit_flitFifo_data_3;
    endcase
  end
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_r[1:0] } ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_r_P_ETC__q120[2:0] } ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_3_fromPacket2FlitToVCFifo &&
	     IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11073 &&
	     IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11859 ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r_P_ETC__q121[2:0] } ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_3_fromClientVCFifoToCrossbar &&
	     nodeVector_3_clientVcFifo_arbiter_priority_vec_ETC___d13061 ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_wires_2$whas =
	     (nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_wires$whas ||
	      !nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_r) &&
	     cnt__h441315 != 4'd4 ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_wires_2$whas =
	     (nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_wires$whas ||
	      !nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_r) &&
	     cnt__h441315 != 4'd0 ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_r[1:0] } ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_r_P_ETC__q122[2:0] } ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_wires$whas =
	     WILL_FIRE_RL_getFlitFromNext_3 &&
	     !nodeVector_0_crossbar_level1Up_outPortDn_taggedReg[8] ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r_P_ETC__q123[2:0] } ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_3_fromUpVCFifoToCrossbar &&
	     !nodeVector_3_upRingVcFifo_arbiter_priority_vec_ETC___d13064 ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas =
	     (nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_wires$whas ||
	      !nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_r) &&
	     cnt__h451031 != 4'd4 ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas =
	     (nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_wires$whas ||
	      !nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_r) &&
	     cnt__h451031 != 4'd0 ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_r[1:0] } ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_r_P_ETC__q124[2:0] } ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_wires$whas =
	     WILL_FIRE_RL_getFlitFromNext_3 &&
	     nodeVector_0_crossbar_level1Up_outPortDn_taggedReg[8] ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r_P_ETC__q125[2:0] } ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_3_fromUpVCFifoToCrossbar &&
	     nodeVector_3_upRingVcFifo_arbiter_priority_vec_ETC___d13064 ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas =
	     (nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_wires$whas ||
	      !nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_r) &&
	     cnt__h458529 != 4'd4 ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas =
	     (nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_wires$whas ||
	      !nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_r) &&
	     cnt__h458529 != 4'd0 ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_r[1:0] } ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_r_ETC__q126[2:0] } ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_wires$whas =
	     WILL_FIRE_RL_putFlitToNext_2 &&
	     !nodeVector_2_crossbar_level1Up_outPortUp_taggedReg[8] ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r_ETC__q127[2:0] } ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_3_fromDownVCFifoToCrossbar &&
	     !nodeVector_3_downRingVcFifo_arbiter_priority_v_ETC___d13067 ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas =
	     (nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_wires$whas ||
	      !nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_r) &&
	     cnt__h468245 != 4'd4 ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas =
	     (nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_wires$whas ||
	      !nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_r) &&
	     cnt__h468245 != 4'd0 ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_r[1:0] } ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_r_ETC__q128[2:0] } ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_wires$whas =
	     WILL_FIRE_RL_putFlitToNext_2 &&
	     nodeVector_2_crossbar_level1Up_outPortUp_taggedReg[8] ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r_ETC__q129[2:0] } ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_3_fromDownVCFifoToCrossbar &&
	     nodeVector_3_downRingVcFifo_arbiter_priority_v_ETC___d13067 ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas =
	     (nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_wires$whas ||
	      !nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_r) &&
	     cnt__h475743 != 4'd4 ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas =
	     (nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_wires$whas ||
	      !nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_r) &&
	     cnt__h475743 != 4'd0 ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget =
	     { 3'd4, nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_r[1:0] } ;
  assign nodeVector_3_crossbar_level0Up_outPortUp_rw_enq$wget =
	     (nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      !nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21]) ?
	       nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[20:0] :
	       ((!nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] &&
		 nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21]) ?
		  nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[20:0] :
		  IF_NOT_nodeVector_3_crossbar_level0Up_wireInUp_ETC___d9596) ;
  assign nodeVector_3_crossbar_level0Up_outPortUp_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_3_crossbar_level0Up_processRequests &&
	     (nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      !nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      !nodeVector_3_crossbar_level0Up_wireInUpReq$wget[19] ||
	      !nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      !nodeVector_3_crossbar_level0Up_wireInDnReq$wget[19] ||
	      nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      (!nodeVector_3_crossbar_level0Up_wireInUpReq$wget[19] &&
	       !nodeVector_3_crossbar_level0Up_wireInDnReq$wget[19] ||
	       !nodeVector_3_crossbar_level0Up_wireInUpReq$wget[19] &&
	       nodeVector_3_crossbar_level0Up_wireInDnReq$wget[19] ||
	       nodeVector_3_crossbar_level0Up_wireInUpReq$wget[19] &&
	       !nodeVector_3_crossbar_level0Up_wireInDnReq$wget[19])) ;
  assign nodeVector_3_crossbar_level0Up_outPortDn_rw_enq$wget =
	     (nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      !nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21]) ?
	       nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[20:0] :
	       IF_NOT_nodeVector_3_crossbar_level0Up_wireInUp_ETC___d9585 ;
  assign nodeVector_3_crossbar_level0Up_outPortDn_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_3_crossbar_level0Up_processRequests &&
	     (nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      !nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      nodeVector_3_crossbar_level0Up_wireInUpReq$wget[19] ||
	      !nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      nodeVector_3_crossbar_level0Up_wireInDnReq$wget[19] ||
	      nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      (nodeVector_3_crossbar_level0Up_wireInDnReq$wget[19] ||
	       nodeVector_3_crossbar_level0Up_wireInUpReq$wget[19])) ;
  assign nodeVector_3_crossbar_level0Up_inPortUp_rw_enq$wget =
	     { IF_IF_nodeVector_3_upRingVcFifo_arbiter_grant__ETC___d13911 ==
	       2'd1,
	       IF_IF_nodeVector_3_upRingVcFifo_arbiter_grant__ETC___d13911 !=
	       2'd0 &&
	       IF_IF_nodeVector_3_upRingVcFifo_arbiter_grant__ETC___d13911 !=
	       2'd1,
	       IF_nodeVector_3_upRingVcFifo_arbiter_grant_id__ETC___d11420 } ;
  assign nodeVector_3_crossbar_level0Up_inPortDn_rw_enq$wget =
	     { IF_IF_nodeVector_3_clientVcFifo_arbiter_grant__ETC___d13902 ==
	       2'd1,
	       IF_IF_nodeVector_3_clientVcFifo_arbiter_grant__ETC___d13902 !=
	       2'd0 &&
	       IF_IF_nodeVector_3_clientVcFifo_arbiter_grant__ETC___d13902 !=
	       2'd1,
	       IF_nodeVector_3_clientVcFifo_arbiter_grant_id__ETC___d11250 } ;
  assign nodeVector_3_crossbar_level0Up_wireInUpReq$wget =
	     nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[20:0] ;
  assign nodeVector_3_crossbar_level0Up_wireInDnReq$wget =
	     nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[20:0] ;
  assign nodeVector_3_crossbar_level0Dn_outPortUp_rw_enq$wget =
	     (nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[20:0] :
	       ((!nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] &&
		 nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21]) ?
		  nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[20:0] :
		  IF_NOT_nodeVector_3_crossbar_level0Dn_wireInUp_ETC___d9725) ;
  assign nodeVector_3_crossbar_level0Dn_outPortUp_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_3_crossbar_level0Dn_processRequests &&
	     (nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      !nodeVector_3_crossbar_level0Dn_wireInUpReq$wget[19] ||
	      !nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      !nodeVector_3_crossbar_level0Dn_wireInDnReq$wget[19] ||
	      nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      (!nodeVector_3_crossbar_level0Dn_wireInUpReq$wget[19] &&
	       !nodeVector_3_crossbar_level0Dn_wireInDnReq$wget[19] ||
	       !nodeVector_3_crossbar_level0Dn_wireInUpReq$wget[19] &&
	       nodeVector_3_crossbar_level0Dn_wireInDnReq$wget[19] ||
	       nodeVector_3_crossbar_level0Dn_wireInUpReq$wget[19] &&
	       !nodeVector_3_crossbar_level0Dn_wireInDnReq$wget[19])) ;
  assign nodeVector_3_crossbar_level0Dn_outPortDn_rw_enq$wget =
	     (nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[20:0] :
	       IF_NOT_nodeVector_3_crossbar_level0Dn_wireInUp_ETC___d9714 ;
  assign nodeVector_3_crossbar_level0Dn_outPortDn_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_3_crossbar_level0Dn_processRequests &&
	     (nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      nodeVector_3_crossbar_level0Dn_wireInUpReq$wget[19] ||
	      !nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      nodeVector_3_crossbar_level0Dn_wireInDnReq$wget[19] ||
	      nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      (nodeVector_3_crossbar_level0Dn_wireInDnReq$wget[19] ||
	       nodeVector_3_crossbar_level0Dn_wireInUpReq$wget[19])) ;
  assign nodeVector_3_crossbar_level0Dn_inPortUp_rw_enq$wget =
	     { IF_IF_nodeVector_3_downRingVcFifo_arbiter_gran_ETC___d13920 ==
	       2'd1,
	       IF_IF_nodeVector_3_downRingVcFifo_arbiter_gran_ETC___d13920 !=
	       2'd0 &&
	       IF_IF_nodeVector_3_downRingVcFifo_arbiter_gran_ETC___d13920 !=
	       2'd1,
	       IF_nodeVector_3_downRingVcFifo_arbiter_grant_i_ETC___d11590 } ;
  assign nodeVector_3_crossbar_level0Dn_wireInUpReq$wget =
	     nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[20:0] ;
  assign nodeVector_3_crossbar_level0Dn_wireInDnReq$wget =
	     nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[20:0] ;
  assign nodeVector_3_crossbar_level1Up_outPortUp_rw_enq$wget =
	     (nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      !nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21]) ?
	       nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[20:0] :
	       ((!nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] &&
		 nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21]) ?
		  nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[20:0] :
		  IF_NOT_nodeVector_3_crossbar_level1Up_wireInUp_ETC___d9854) ;
  assign nodeVector_3_crossbar_level1Up_outPortUp_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_3_crossbar_level1Up_processRequests &&
	     (nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      !nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      !nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29[20] ||
	      !nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      !nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30[20] ||
	      nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      (!nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29[20] &&
	       !nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30[20] ||
	       !nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29[20] &&
	       nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30[20] ||
	       nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29[20] &&
	       !nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30[20])) ;
  assign nodeVector_3_crossbar_level1Up_outPortDn_rw_enq$wget =
	     (nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      !nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21]) ?
	       nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[20:0] :
	       IF_NOT_nodeVector_3_crossbar_level1Up_wireInUp_ETC___d9843 ;
  assign nodeVector_3_crossbar_level1Up_outPortDn_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_3_crossbar_level1Up_processRequests &&
	     (nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      !nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29[20] ||
	      !nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30[20] ||
	      nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      (nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30[20] ||
	       nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29[20])) ;
  assign nodeVector_3_crossbar_level1Up_wireInUpReq$wget =
	     nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[20:0] ;
  assign nodeVector_3_crossbar_level1Up_wireInDnReq$wget =
	     nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[20:0] ;
  assign nodeVector_3_crossbar_level1Dn_outPortUp_rw_enq$wget =
	     (nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[20:0] :
	       ((!nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] &&
		 nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21]) ?
		  nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[20:0] :
		  IF_NOT_nodeVector_3_crossbar_level1Dn_wireInUp_ETC___d9983) ;
  assign nodeVector_3_crossbar_level1Dn_outPortUp_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_3_crossbar_level1Dn_processRequests &&
	     (nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      !nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31[20] ||
	      !nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      !nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32[20] ||
	      nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      (!nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31[20] &&
	       !nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32[20] ||
	       !nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31[20] &&
	       nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32[20] ||
	       nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31[20] &&
	       !nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32[20])) ;
  assign nodeVector_3_crossbar_level1Dn_outPortDn_rw_enq$wget =
	     (nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[20:0] :
	       IF_NOT_nodeVector_3_crossbar_level1Dn_wireInUp_ETC___d9972 ;
  assign nodeVector_3_crossbar_level1Dn_outPortDn_rw_enq$whas =
	     WILL_FIRE_RL_nodeVector_3_crossbar_level1Dn_processRequests &&
	     (nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31[20] ||
	      !nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32[20] ||
	      nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      (nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32[20] ||
	       nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31[20])) ;
  assign nodeVector_3_crossbar_level1Dn_wireInUpReq$wget =
	     nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[20:0] ;
  assign nodeVector_3_crossbar_level1Dn_wireInDnReq$wget =
	     nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[20:0] ;
  assign nodeVector_3_flitToPacket_cam_wires$wget =
	     { nodeVector_3_flitToPacket_stage2$D_OUT[24:23],
	       nodeVector_3_flitToPacket_stage2$D_OUT[18:15] } ;
  assign nodeVector_3_flitToPacket_cam_wires$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle2RamOperation &&
	     !nodeVector_3_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_3_flitToPacket_stage2$D_OUT[4:2] == 3'd0 ;
  assign nodeVector_3_flitToPacket_cam_wires_1_1$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle2RamOperation &&
	     !nodeVector_3_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_3_flitToPacket_stage2$D_OUT[4:2] == 3'd1 ;
  assign nodeVector_3_flitToPacket_cam_wires_2$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle2RamOperation &&
	     !nodeVector_3_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_3_flitToPacket_stage2$D_OUT[4:2] == 3'd2 ;
  assign nodeVector_3_flitToPacket_cam_wires_3$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle2RamOperation &&
	     !nodeVector_3_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_3_flitToPacket_stage2$D_OUT[4:2] == 3'd3 ;
  assign nodeVector_3_flitToPacket_cam_wires_4$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle2RamOperation &&
	     !nodeVector_3_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_3_flitToPacket_stage2$D_OUT[4:2] == 3'd4 ;
  assign nodeVector_3_flitToPacket_cam_wires_5$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle2RamOperation &&
	     !nodeVector_3_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_3_flitToPacket_stage2$D_OUT[4:2] == 3'd5 ;
  assign nodeVector_3_flitToPacket_cam_wires_6$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle2RamOperation &&
	     !nodeVector_3_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_3_flitToPacket_stage2$D_OUT[4:2] == 3'd6 ;
  assign nodeVector_3_flitToPacket_cam_wires_7$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle2RamOperation &&
	     !nodeVector_3_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_3_flitToPacket_stage2$D_OUT[4:2] == 3'd7 ;
  assign nodeVector_3_flitToPacket_packetFifo_fifo_enqP_wires$wget =
	     { 1'd0,
	       nodeVector_3_flitToPacket_packetFifo_fifo_enqP_ETC__q130[2:0] } ;
  assign nodeVector_3_flitToPacket_packetFifo_fifo_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_3_flitToPacket_packetFifo_fifo_deqP_ETC__q131[2:0] } ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_wires$wget =
	     MUX_nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_probes$wset_1__SEL_1 ?
	       MUX_nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_wires$wset_1__VAL_1 :
	       MUX_nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_wires$wset_1__VAL_1 ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle2RamOperation &&
	     nodeVector_3_flitToPacket_stage2$D_OUT[5] &&
	     nodeVector_3_flitToPacket_stage2$D_OUT[1:0] == 2'd3 ||
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_indexPool_initializePool ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_wires$wget =
	     { 1'd0,
	       nodeVector_3_flitToPacket_indexPool_indexFifo__ETC__q132[3:0] } ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_wires$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle1CamLookup &&
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10751 &&
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10806 ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_wires_2$whas =
	     (nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
		!1'd0 :
		!nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_r) &&
	     cnt__h538234 != 5'd8 ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_wires_2$whas =
	     (nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_wires$whas ||
	      !nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_r) &&
	     cnt__h538234 != 5'd0 ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_tempData_wires$wget =
	     MUX_nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_probes$wset_1__SEL_1 ?
	       nodeVector_3_flitToPacket_stage2$D_OUT[4:2] :
	       nodeVector_3_flitToPacket_indexPool_ii ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wget =
	     MUX_nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_probes$wset_1__SEL_1 ?
	       MUX_nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wset_1__VAL_1 :
	       MUX_nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wset_1__VAL_1 ;
  assign nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqData$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_moveToOutFIFO &&
	     nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1[0] ;
  assign nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_outData$wget =
	     nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N ?
	       nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_OUT :
	       nodeVector_3_flitToPacket_ramArr_0_memory$DO ;
  assign nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_outData$whas =
	     nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$EMPTY_N ||
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_setFirstEnq ;
  assign nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt_1$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways &&
	     (!ab__h542364[1] || ab__h542364[0]) ;
  assign nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1_1$wget =
	     { 1'd1, !ab__h542364[1] || ab__h542364[0] } ;
  assign nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_moveToOutFIFO &&
	     nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1[0] ;
  assign nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_outData$wget =
	     nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N ?
	       nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_OUT :
	       nodeVector_3_flitToPacket_ramArr_1_memory$DO ;
  assign nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_outData$whas =
	     nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N ||
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_setFirstEnq ;
  assign nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt_1$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways &&
	     (!ab__h543927[1] || ab__h543927[0]) ;
  assign nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1_1$wget =
	     { 1'd1, !ab__h543927[1] || ab__h543927[0] } ;
  assign nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_moveToOutFIFO &&
	     nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1[0] ;
  assign nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_outData$wget =
	     nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N ?
	       nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_OUT :
	       nodeVector_3_flitToPacket_ramArr_2_memory$DO ;
  assign nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_outData$whas =
	     nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N ||
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_setFirstEnq ;
  assign nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt_1$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways &&
	     (!ab__h545488[1] || ab__h545488[0]) ;
  assign nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1_1$wget =
	     { 1'd1, !ab__h545488[1] || ab__h545488[0] } ;
  assign nodeVector_0_packetToFlit_packetFifo_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_0_packetToFlit_enqFlit &&
	     nodeVector_0_packetToFlit_fltCount_counter == 2'd3 ;
  assign nodeVector_0_crossbar_level0Up_inPortUp_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_0_crossbar_level0Up_processRequests &&
	     nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] &&
	     (!nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21] ||
	      NOT_nodeVector_0_crossbar_level0Up_wireInUpReq_ETC___d905) ;
  assign nodeVector_0_crossbar_level0Up_inPortDn_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_0_crossbar_level0Up_processRequests &&
	     (!nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21] ||
	      nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      NOT_nodeVector_0_crossbar_level0Up_wireInUpReq_ETC___d914) ;
  assign nodeVector_0_crossbar_level0Dn_inPortUp_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_0_crossbar_level0Dn_processRequests &&
	     nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	     (!nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21] ||
	      NOT_nodeVector_0_crossbar_level0Dn_wireInUpReq_ETC___d1034) ;
  assign nodeVector_0_crossbar_level0Dn_inPortDn_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_0_crossbar_level0Dn_processRequests &&
	     (!nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21] ||
	      nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      NOT_nodeVector_0_crossbar_level0Dn_wireInUpReq_ETC___d1043) ;
  assign nodeVector_0_crossbar_level1Up_inPortUp_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_0_crossbar_level1Up_processRequests &&
	     nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] &&
	     (!nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21] ||
	      NOT_nodeVector_0_crossbar_level1Up_wireInUpReq_ETC___d1163) ;
  assign nodeVector_0_crossbar_level1Up_inPortDn_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_0_crossbar_level1Up_processRequests &&
	     (!nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21] ||
	      nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      NOT_nodeVector_0_crossbar_level1Up_wireInUpReq_ETC___d1172) ;
  assign nodeVector_0_crossbar_level1Dn_inPortUp_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_0_crossbar_level1Dn_processRequests &&
	     nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	     (!nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	      NOT_nodeVector_0_crossbar_level1Dn_wireInUpReq_ETC___d1292) ;
  assign nodeVector_0_crossbar_level1Dn_inPortDn_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_0_crossbar_level1Dn_processRequests &&
	     (!nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	      nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      NOT_nodeVector_0_crossbar_level1Dn_wireInUpReq_ETC___d1301) ;
  assign nodeVector_0_flitToPacket_flitsCounter_increment_called$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle1CamLookup &&
	     v__h122234 == 3'd0 ;
  assign nodeVector_0_flitToPacket_flitsCounter_increment_called_1$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle1CamLookup &&
	     v__h122234 == 3'd1 ;
  assign nodeVector_0_flitToPacket_flitsCounter_increment_called_2$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle1CamLookup &&
	     v__h122234 == 3'd2 ;
  assign nodeVector_0_flitToPacket_flitsCounter_increment_called_3$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle1CamLookup &&
	     v__h122234 == 3'd3 ;
  assign nodeVector_0_flitToPacket_flitsCounter_increment_called_4$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle1CamLookup &&
	     v__h122234 == 3'd4 ;
  assign nodeVector_0_flitToPacket_flitsCounter_increment_called_5$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle1CamLookup &&
	     v__h122234 == 3'd5 ;
  assign nodeVector_0_flitToPacket_flitsCounter_increment_called_6$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle1CamLookup &&
	     v__h122234 == 3'd6 ;
  assign nodeVector_0_flitToPacket_flitsCounter_increment_called_7$whas =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle1CamLookup &&
	     v__h122234 == 3'd7 ;
  assign nodeVector_1_packetToFlit_packetFifo_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_1_packetToFlit_enqFlit &&
	     nodeVector_1_packetToFlit_fltCount_counter == 2'd3 ;
  assign nodeVector_1_crossbar_level0Up_inPortUp_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_1_crossbar_level0Up_processRequests &&
	     nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] &&
	     (!nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21] ||
	      NOT_nodeVector_1_crossbar_level0Up_wireInUpReq_ETC___d3806) ;
  assign nodeVector_1_crossbar_level0Up_inPortDn_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_1_crossbar_level0Up_processRequests &&
	     (!nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21] ||
	      nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      NOT_nodeVector_1_crossbar_level0Up_wireInUpReq_ETC___d3815) ;
  assign nodeVector_1_crossbar_level0Dn_inPortUp_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_1_crossbar_level0Dn_processRequests &&
	     nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	     (!nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21] ||
	      NOT_nodeVector_1_crossbar_level0Dn_wireInUpReq_ETC___d3935) ;
  assign nodeVector_1_crossbar_level0Dn_inPortDn_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_1_crossbar_level0Dn_processRequests &&
	     (!nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21] ||
	      nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      NOT_nodeVector_1_crossbar_level0Dn_wireInUpReq_ETC___d3944) ;
  assign nodeVector_1_crossbar_level1Up_inPortUp_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_1_crossbar_level1Up_processRequests &&
	     nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] &&
	     (!nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21] ||
	      NOT_nodeVector_1_crossbar_level1Up_wireInUpReq_ETC___d4064) ;
  assign nodeVector_1_crossbar_level1Up_inPortDn_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_1_crossbar_level1Up_processRequests &&
	     (!nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21] ||
	      nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      NOT_nodeVector_1_crossbar_level1Up_wireInUpReq_ETC___d4073) ;
  assign nodeVector_1_crossbar_level1Dn_inPortUp_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_1_crossbar_level1Dn_processRequests &&
	     nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	     (!nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	      NOT_nodeVector_1_crossbar_level1Dn_wireInUpReq_ETC___d4193) ;
  assign nodeVector_1_crossbar_level1Dn_inPortDn_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_1_crossbar_level1Dn_processRequests &&
	     (!nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	      nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      NOT_nodeVector_1_crossbar_level1Dn_wireInUpReq_ETC___d4202) ;
  assign nodeVector_1_flitToPacket_flitsCounter_increment_called$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle1CamLookup &&
	     v__h263222 == 3'd0 ;
  assign nodeVector_1_flitToPacket_flitsCounter_increment_called_1$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle1CamLookup &&
	     v__h263222 == 3'd1 ;
  assign nodeVector_1_flitToPacket_flitsCounter_increment_called_2$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle1CamLookup &&
	     v__h263222 == 3'd2 ;
  assign nodeVector_1_flitToPacket_flitsCounter_increment_called_3$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle1CamLookup &&
	     v__h263222 == 3'd3 ;
  assign nodeVector_1_flitToPacket_flitsCounter_increment_called_4$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle1CamLookup &&
	     v__h263222 == 3'd4 ;
  assign nodeVector_1_flitToPacket_flitsCounter_increment_called_5$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle1CamLookup &&
	     v__h263222 == 3'd5 ;
  assign nodeVector_1_flitToPacket_flitsCounter_increment_called_6$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle1CamLookup &&
	     v__h263222 == 3'd6 ;
  assign nodeVector_1_flitToPacket_flitsCounter_increment_called_7$whas =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle1CamLookup &&
	     v__h263222 == 3'd7 ;
  assign nodeVector_2_packetToFlit_packetFifo_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_2_packetToFlit_enqFlit &&
	     nodeVector_2_packetToFlit_fltCount_counter == 2'd3 ;
  assign nodeVector_2_crossbar_level0Up_inPortUp_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_2_crossbar_level0Up_processRequests &&
	     nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] &&
	     (!nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21] ||
	      NOT_nodeVector_2_crossbar_level0Up_wireInUpReq_ETC___d6706) ;
  assign nodeVector_2_crossbar_level0Up_inPortDn_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_2_crossbar_level0Up_processRequests &&
	     (!nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21] ||
	      nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      NOT_nodeVector_2_crossbar_level0Up_wireInUpReq_ETC___d6715) ;
  assign nodeVector_2_crossbar_level0Dn_inPortUp_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_2_crossbar_level0Dn_processRequests &&
	     nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	     (!nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21] ||
	      NOT_nodeVector_2_crossbar_level0Dn_wireInUpReq_ETC___d6835) ;
  assign nodeVector_2_crossbar_level0Dn_inPortDn_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_2_crossbar_level0Dn_processRequests &&
	     (!nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21] ||
	      nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      NOT_nodeVector_2_crossbar_level0Dn_wireInUpReq_ETC___d6844) ;
  assign nodeVector_2_crossbar_level1Up_inPortUp_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_2_crossbar_level1Up_processRequests &&
	     nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] &&
	     (!nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21] ||
	      NOT_nodeVector_2_crossbar_level1Up_wireInUpReq_ETC___d6964) ;
  assign nodeVector_2_crossbar_level1Up_inPortDn_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_2_crossbar_level1Up_processRequests &&
	     (!nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21] ||
	      nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      NOT_nodeVector_2_crossbar_level1Up_wireInUpReq_ETC___d6973) ;
  assign nodeVector_2_crossbar_level1Dn_inPortUp_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_2_crossbar_level1Dn_processRequests &&
	     nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	     (!nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	      NOT_nodeVector_2_crossbar_level1Dn_wireInUpReq_ETC___d7093) ;
  assign nodeVector_2_crossbar_level1Dn_inPortDn_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_2_crossbar_level1Dn_processRequests &&
	     (!nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	      nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      NOT_nodeVector_2_crossbar_level1Dn_wireInUpReq_ETC___d7102) ;
  assign nodeVector_2_flitToPacket_flitsCounter_increment_called$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle1CamLookup &&
	     v__h404482 == 3'd0 ;
  assign nodeVector_2_flitToPacket_flitsCounter_increment_called_1$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle1CamLookup &&
	     v__h404482 == 3'd1 ;
  assign nodeVector_2_flitToPacket_flitsCounter_increment_called_2$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle1CamLookup &&
	     v__h404482 == 3'd2 ;
  assign nodeVector_2_flitToPacket_flitsCounter_increment_called_3$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle1CamLookup &&
	     v__h404482 == 3'd3 ;
  assign nodeVector_2_flitToPacket_flitsCounter_increment_called_4$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle1CamLookup &&
	     v__h404482 == 3'd4 ;
  assign nodeVector_2_flitToPacket_flitsCounter_increment_called_5$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle1CamLookup &&
	     v__h404482 == 3'd5 ;
  assign nodeVector_2_flitToPacket_flitsCounter_increment_called_6$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle1CamLookup &&
	     v__h404482 == 3'd6 ;
  assign nodeVector_2_flitToPacket_flitsCounter_increment_called_7$whas =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle1CamLookup &&
	     v__h404482 == 3'd7 ;
  assign nodeVector_3_packetToFlit_packetFifo_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_3_packetToFlit_enqFlit &&
	     nodeVector_3_packetToFlit_fltCount_counter == 2'd3 ;
  assign nodeVector_3_crossbar_level0Up_inPortUp_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_3_crossbar_level0Up_processRequests &&
	     nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] &&
	     (!nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21] ||
	      NOT_nodeVector_3_crossbar_level0Up_wireInUpReq_ETC___d9606) ;
  assign nodeVector_3_crossbar_level0Up_inPortDn_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_3_crossbar_level0Up_processRequests &&
	     (!nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21] ||
	      nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21] &&
	      NOT_nodeVector_3_crossbar_level0Up_wireInUpReq_ETC___d9615) ;
  assign nodeVector_3_crossbar_level0Dn_inPortUp_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_3_crossbar_level0Dn_processRequests &&
	     nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	     (!nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21] ||
	      NOT_nodeVector_3_crossbar_level0Dn_wireInUpReq_ETC___d9735) ;
  assign nodeVector_3_crossbar_level0Dn_inPortDn_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_3_crossbar_level0Dn_processRequests &&
	     (!nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21] ||
	      nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	      NOT_nodeVector_3_crossbar_level0Dn_wireInUpReq_ETC___d9744) ;
  assign nodeVector_3_crossbar_level1Up_inPortUp_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_3_crossbar_level1Up_processRequests &&
	     nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] &&
	     (!nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21] ||
	      NOT_nodeVector_3_crossbar_level1Up_wireInUpReq_ETC___d9864) ;
  assign nodeVector_3_crossbar_level1Up_inPortDn_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_3_crossbar_level1Up_processRequests &&
	     (!nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21] ||
	      nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21] &&
	      NOT_nodeVector_3_crossbar_level1Up_wireInUpReq_ETC___d9873) ;
  assign nodeVector_3_crossbar_level1Dn_inPortUp_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_3_crossbar_level1Dn_processRequests &&
	     nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	     (!nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	      NOT_nodeVector_3_crossbar_level1Dn_wireInUpReq_ETC___d9993) ;
  assign nodeVector_3_crossbar_level1Dn_inPortDn_pw_deq$whas =
	     WILL_FIRE_RL_nodeVector_3_crossbar_level1Dn_processRequests &&
	     (!nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	      nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	      NOT_nodeVector_3_crossbar_level1Dn_wireInUpReq_ETC___d10002) ;
  assign nodeVector_3_flitToPacket_flitsCounter_increment_called$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle1CamLookup &&
	     v__h545742 == 3'd0 ;
  assign nodeVector_3_flitToPacket_flitsCounter_increment_called_1$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle1CamLookup &&
	     v__h545742 == 3'd1 ;
  assign nodeVector_3_flitToPacket_flitsCounter_increment_called_2$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle1CamLookup &&
	     v__h545742 == 3'd2 ;
  assign nodeVector_3_flitToPacket_flitsCounter_increment_called_3$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle1CamLookup &&
	     v__h545742 == 3'd3 ;
  assign nodeVector_3_flitToPacket_flitsCounter_increment_called_4$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle1CamLookup &&
	     v__h545742 == 3'd4 ;
  assign nodeVector_3_flitToPacket_flitsCounter_increment_called_5$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle1CamLookup &&
	     v__h545742 == 3'd5 ;
  assign nodeVector_3_flitToPacket_flitsCounter_increment_called_6$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle1CamLookup &&
	     v__h545742 == 3'd6 ;
  assign nodeVector_3_flitToPacket_flitsCounter_increment_called_7$whas =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle1CamLookup &&
	     v__h545742 == 3'd7 ;

  // register nodeVector_0_clientVcFifo_arbiter_priority_vector
  assign nodeVector_0_clientVcFifo_arbiter_priority_vector$D_IN =
	     { nodeVector_0_clientVcFifo_arbiter_priority_vec_ETC___d12393 ||
	       nodeVector_0_clientVcFifo_arbiter_priority_vector[0] &&
	       nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_r,
	       nodeVector_0_clientVcFifo_arbiter_priority_vec_ETC___d12893 } ;
  assign nodeVector_0_clientVcFifo_arbiter_priority_vector$EN =
	     nodeVector_0_clientVcFifo_arbiter_priority_vec_ETC___d12393 ||
	     nodeVector_0_clientVcFifo_arbiter_priority_vec_ETC___d12893 ;

  // register nodeVector_0_clientVcFifo_vcFifoArr_0_data
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_data$D_IN =
	     nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_wires$wget :
	       nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_r ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_data$EN =
	     IF_nodeVector_0_clientVcFifo_vcFifoArr_0_tempE_ETC___d14558 &&
	     IF_nodeVector_0_clientVcFifo_vcFifoArr_0_tempE_ETC___d11863 ==
	     4'd0 ;

  // register nodeVector_0_clientVcFifo_vcFifoArr_0_data_1
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_data_1$D_IN =
	     nodeVector_0_clientVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_data_1$EN =
	     IF_nodeVector_0_clientVcFifo_vcFifoArr_0_tempE_ETC___d14558 &&
	     IF_nodeVector_0_clientVcFifo_vcFifoArr_0_tempE_ETC___d11863 ==
	     4'd1 ;

  // register nodeVector_0_clientVcFifo_vcFifoArr_0_data_2
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_data_2$D_IN =
	     nodeVector_0_clientVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_data_2$EN =
	     IF_nodeVector_0_clientVcFifo_vcFifoArr_0_tempE_ETC___d14558 &&
	     IF_nodeVector_0_clientVcFifo_vcFifoArr_0_tempE_ETC___d11863 ==
	     4'd2 ;

  // register nodeVector_0_clientVcFifo_vcFifoArr_0_data_3
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_data_3$D_IN =
	     nodeVector_0_clientVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_data_3$EN =
	     IF_nodeVector_0_clientVcFifo_vcFifoArr_0_tempE_ETC___d14558 &&
	     IF_nodeVector_0_clientVcFifo_vcFifoArr_0_tempE_ETC___d11863 ==
	     4'd3 ;

  // register nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_r
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_r$D_IN =
	     nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_wires_2$whas ||
	     !nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_wires$whas &&
	     nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_r$EN = 1'd1 ;

  // register nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r$D_IN = def__h6533 ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r$EN = 1'd1 ;

  // register nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_r
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_r$D_IN =
	     nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_wires_2$whas ||
	     !nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_wires$whas &&
	     nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_r ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_r$EN = 1'd1 ;

  // register nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_r
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_r$D_IN = def__h5588 ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_r$EN = 1'd1 ;

  // register nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_r
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_r$D_IN =
	     nodeVector_0_clientVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_r$EN = 1'd1 ;

  // register nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_r
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_0_clientVcFifo_vcFifoArr_0_tempE_ETC___d14558 ?
		 4'b1010 :
		 IF_nodeVector_0_clientVcFifo_vcFifoArr_0_tempE_ETC___d11863 } ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_0_clientVcFifo_vcFifoArr_1_data
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_data$D_IN =
	     nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_wires$wget :
	       nodeVector_0_clientVcFifo_vcFifoArr_1_tempData_r ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_data$EN =
	     IF_nodeVector_0_clientVcFifo_vcFifoArr_1_tempE_ETC___d14560 &&
	     IF_nodeVector_0_clientVcFifo_vcFifoArr_1_tempE_ETC___d11864 ==
	     4'd0 ;

  // register nodeVector_0_clientVcFifo_vcFifoArr_1_data_1
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_data_1$D_IN =
	     nodeVector_0_clientVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_data_1$EN =
	     IF_nodeVector_0_clientVcFifo_vcFifoArr_1_tempE_ETC___d14560 &&
	     IF_nodeVector_0_clientVcFifo_vcFifoArr_1_tempE_ETC___d11864 ==
	     4'd1 ;

  // register nodeVector_0_clientVcFifo_vcFifoArr_1_data_2
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_data_2$D_IN =
	     nodeVector_0_clientVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_data_2$EN =
	     IF_nodeVector_0_clientVcFifo_vcFifoArr_1_tempE_ETC___d14560 &&
	     IF_nodeVector_0_clientVcFifo_vcFifoArr_1_tempE_ETC___d11864 ==
	     4'd2 ;

  // register nodeVector_0_clientVcFifo_vcFifoArr_1_data_3
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_data_3$D_IN =
	     nodeVector_0_clientVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_data_3$EN =
	     IF_nodeVector_0_clientVcFifo_vcFifoArr_1_tempE_ETC___d14560 &&
	     IF_nodeVector_0_clientVcFifo_vcFifoArr_1_tempE_ETC___d11864 ==
	     4'd3 ;

  // register nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_r
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_r$D_IN =
	     nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_wires_2$whas ||
	     !nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_wires$whas &&
	     nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_r$EN = 1'd1 ;

  // register nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r$D_IN = def__h14031 ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r$EN = 1'd1 ;

  // register nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_r
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_r$D_IN =
	     nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_wires_2$whas ||
	     !nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_wires$whas &&
	     nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_r ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_r$EN = 1'd1 ;

  // register nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_r
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_r$D_IN = def__h13086 ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_r$EN = 1'd1 ;

  // register nodeVector_0_clientVcFifo_vcFifoArr_1_tempData_r
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_tempData_r$D_IN =
	     nodeVector_0_clientVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_tempData_r$EN = 1'd1 ;

  // register nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_r
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_0_clientVcFifo_vcFifoArr_1_tempE_ETC___d14560 ?
		 4'b1010 :
		 IF_nodeVector_0_clientVcFifo_vcFifoArr_1_tempE_ETC___d11864 } ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg
  assign nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg$D_IN = 22'b0 ;
  assign nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg$EN =
	     nodeVector_0_crossbar_level0Dn_inPortDn_pw_deq$whas ;

  // register nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg
  assign nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_0_fromDownVCFifoToCrossbar,
	       nodeVector_0_crossbar_level0Dn_inPortUp_rw_enq$wget } ;
  assign nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_inPortUp_rule_update_final ;

  // register nodeVector_0_crossbar_level0Dn_outPortDn_taggedReg
  assign nodeVector_0_crossbar_level0Dn_outPortDn_taggedReg$D_IN =
	     { nodeVector_0_crossbar_level0Dn_outPortDn_rw_enq$whas,
	       nodeVector_0_crossbar_level0Dn_outPortDn_rw_enq$wget } ;
  assign nodeVector_0_crossbar_level0Dn_outPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_outPortDn_rule_update_final ;

  // register nodeVector_0_crossbar_level0Dn_outPortUp_taggedReg
  assign nodeVector_0_crossbar_level0Dn_outPortUp_taggedReg$D_IN =
	     { nodeVector_0_crossbar_level0Dn_outPortUp_rw_enq$whas,
	       nodeVector_0_crossbar_level0Dn_outPortUp_rw_enq$wget } ;
  assign nodeVector_0_crossbar_level0Dn_outPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Dn_outPortUp_rule_update_final ;

  // register nodeVector_0_crossbar_level0Dn_portSelect
  assign nodeVector_0_crossbar_level0Dn_portSelect$D_IN =
	     ~nodeVector_0_crossbar_level0Dn_portSelect ;
  assign nodeVector_0_crossbar_level0Dn_portSelect$EN =
	     WILL_FIRE_RL_nodeVector_0_crossbar_level0Dn_portSelectControl &&
	     nodeVector_0_crossbar_level0Dn_wireInUpReq$wget[19] ==
	     nodeVector_0_crossbar_level0Dn_wireInDnReq$wget[19] ;

  // register nodeVector_0_crossbar_level0Up_inPortDn_taggedReg
  assign nodeVector_0_crossbar_level0Up_inPortDn_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_0_fromClientVCFifoToCrossbar,
	       nodeVector_0_crossbar_level0Up_inPortDn_rw_enq$wget } ;
  assign nodeVector_0_crossbar_level0Up_inPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_inPortDn_rule_update_final ;

  // register nodeVector_0_crossbar_level0Up_inPortUp_taggedReg
  assign nodeVector_0_crossbar_level0Up_inPortUp_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_0_fromUpVCFifoToCrossbar,
	       nodeVector_0_crossbar_level0Up_inPortUp_rw_enq$wget } ;
  assign nodeVector_0_crossbar_level0Up_inPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_inPortUp_rule_update_final ;

  // register nodeVector_0_crossbar_level0Up_outPortDn_taggedReg
  assign nodeVector_0_crossbar_level0Up_outPortDn_taggedReg$D_IN =
	     { nodeVector_0_crossbar_level0Up_outPortDn_rw_enq$whas,
	       nodeVector_0_crossbar_level0Up_outPortDn_rw_enq$wget } ;
  assign nodeVector_0_crossbar_level0Up_outPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_outPortDn_rule_update_final ;

  // register nodeVector_0_crossbar_level0Up_outPortUp_taggedReg
  assign nodeVector_0_crossbar_level0Up_outPortUp_taggedReg$D_IN =
	     { nodeVector_0_crossbar_level0Up_outPortUp_rw_enq$whas,
	       nodeVector_0_crossbar_level0Up_outPortUp_rw_enq$wget } ;
  assign nodeVector_0_crossbar_level0Up_outPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level0Up_outPortUp_rule_update_final ;

  // register nodeVector_0_crossbar_level0Up_portSelect
  assign nodeVector_0_crossbar_level0Up_portSelect$D_IN =
	     ~nodeVector_0_crossbar_level0Up_portSelect ;
  assign nodeVector_0_crossbar_level0Up_portSelect$EN =
	     WILL_FIRE_RL_nodeVector_0_crossbar_level0Up_portSelectControl &&
	     nodeVector_0_crossbar_level0Up_wireInUpReq$wget[19] ==
	     nodeVector_0_crossbar_level0Up_wireInDnReq$wget[19] ;

  // register nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg
  assign nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_0_crossbar_rowDnToRowDn,
	       nodeVector_0_crossbar_level0Dn_outPortDn_taggedReg[20:0] } ;
  assign nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_inPortDn_rule_update_final ;

  // register nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg
  assign nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_0_crossbar_rowUpToRowDn,
	       nodeVector_0_crossbar_level0Up_outPortDn_taggedReg[20:0] } ;
  assign nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_inPortUp_rule_update_final ;

  // register nodeVector_0_crossbar_level1Dn_outPortDn_taggedReg
  assign nodeVector_0_crossbar_level1Dn_outPortDn_taggedReg$D_IN =
	     { nodeVector_0_crossbar_level1Dn_outPortDn_rw_enq$whas,
	       nodeVector_0_crossbar_level1Dn_outPortDn_rw_enq$wget } ;
  assign nodeVector_0_crossbar_level1Dn_outPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_outPortDn_rule_update_final ;

  // register nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg
  assign nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg$D_IN =
	     { nodeVector_0_crossbar_level1Dn_outPortUp_rw_enq$whas,
	       nodeVector_0_crossbar_level1Dn_outPortUp_rw_enq$wget } ;
  assign nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Dn_outPortUp_rule_update_final ;

  // register nodeVector_0_crossbar_level1Dn_portSelect
  assign nodeVector_0_crossbar_level1Dn_portSelect$D_IN =
	     ~nodeVector_0_crossbar_level1Dn_portSelect ;
  assign nodeVector_0_crossbar_level1Dn_portSelect$EN =
	     WILL_FIRE_RL_nodeVector_0_crossbar_level1Dn_portSelectControl &&
	     nodeVector_0_crossbar_level1Dn_wireInUpReq$wget[20] ==
	     nodeVector_0_crossbar_level1Dn_wireInDnReq$wget[20] ;

  // register nodeVector_0_crossbar_level1Up_inPortDn_taggedReg
  assign nodeVector_0_crossbar_level1Up_inPortDn_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_0_crossbar_rowDnToRowUp,
	       nodeVector_0_crossbar_level0Dn_outPortUp_taggedReg[20:0] } ;
  assign nodeVector_0_crossbar_level1Up_inPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_inPortDn_rule_update_final ;

  // register nodeVector_0_crossbar_level1Up_inPortUp_taggedReg
  assign nodeVector_0_crossbar_level1Up_inPortUp_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_0_crossbar_rowUpToRowUp,
	       nodeVector_0_crossbar_level0Up_outPortUp_taggedReg[20:0] } ;
  assign nodeVector_0_crossbar_level1Up_inPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_inPortUp_rule_update_final ;

  // register nodeVector_0_crossbar_level1Up_outPortDn_taggedReg
  assign nodeVector_0_crossbar_level1Up_outPortDn_taggedReg$D_IN =
	     { nodeVector_0_crossbar_level1Up_outPortDn_rw_enq$whas,
	       nodeVector_0_crossbar_level1Up_outPortDn_rw_enq$wget } ;
  assign nodeVector_0_crossbar_level1Up_outPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_outPortDn_rule_update_final ;

  // register nodeVector_0_crossbar_level1Up_outPortUp_taggedReg
  assign nodeVector_0_crossbar_level1Up_outPortUp_taggedReg$D_IN =
	     { nodeVector_0_crossbar_level1Up_outPortUp_rw_enq$whas,
	       nodeVector_0_crossbar_level1Up_outPortUp_rw_enq$wget } ;
  assign nodeVector_0_crossbar_level1Up_outPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_0_crossbar_level1Up_outPortUp_rule_update_final ;

  // register nodeVector_0_crossbar_level1Up_portSelect
  assign nodeVector_0_crossbar_level1Up_portSelect$D_IN =
	     ~nodeVector_0_crossbar_level1Up_portSelect ;
  assign nodeVector_0_crossbar_level1Up_portSelect$EN =
	     WILL_FIRE_RL_nodeVector_0_crossbar_level1Up_portSelectControl &&
	     nodeVector_0_crossbar_level1Up_wireInUpReq$wget[20] ==
	     nodeVector_0_crossbar_level1Up_wireInDnReq$wget[20] ;

  // register nodeVector_0_downRingVcFifo_arbiter_priority_vector
  assign nodeVector_0_downRingVcFifo_arbiter_priority_vector$D_IN =
	     { nodeVector_0_downRingVcFifo_arbiter_priority_v_ETC___d12407 ||
	       nodeVector_0_downRingVcFifo_arbiter_priority_vector[0] &&
	       nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_r,
	       nodeVector_0_downRingVcFifo_arbiter_priority_v_ETC___d12899 } ;
  assign nodeVector_0_downRingVcFifo_arbiter_priority_vector$EN =
	     nodeVector_0_downRingVcFifo_arbiter_priority_v_ETC___d12407 ||
	     nodeVector_0_downRingVcFifo_arbiter_priority_v_ETC___d12899 ;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_0_data
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_data$D_IN =
	     nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_3_crossbar_level1Up_outPortUp_taggedReg[18:0] :
	       nodeVector_0_downRingVcFifo_vcFifoArr_0_tempData_r ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_data$EN =
	     IF_nodeVector_0_downRingVcFifo_vcFifoArr_0_tem_ETC___d14566 &&
	     IF_nodeVector_0_downRingVcFifo_vcFifoArr_0_tem_ETC___d11867 ==
	     4'd0 ;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1$D_IN =
	     nodeVector_0_downRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1$EN =
	     IF_nodeVector_0_downRingVcFifo_vcFifoArr_0_tem_ETC___d14566 &&
	     IF_nodeVector_0_downRingVcFifo_vcFifoArr_0_tem_ETC___d11867 ==
	     4'd1 ;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2$D_IN =
	     nodeVector_0_downRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2$EN =
	     IF_nodeVector_0_downRingVcFifo_vcFifoArr_0_tem_ETC___d14566 &&
	     IF_nodeVector_0_downRingVcFifo_vcFifoArr_0_tem_ETC___d11867 ==
	     4'd2 ;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3$D_IN =
	     nodeVector_0_downRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3$EN =
	     IF_nodeVector_0_downRingVcFifo_vcFifoArr_0_tem_ETC___d14566 &&
	     IF_nodeVector_0_downRingVcFifo_vcFifoArr_0_tem_ETC___d11867 ==
	     4'd3 ;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_r
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_r$D_IN =
	     nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas ||
	     !nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_wires$whas &&
	     nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_r$EN = 1'd1 ;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r$D_IN = def__h40964 ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r$EN = 1'd1 ;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_r
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_r$D_IN =
	     nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas ||
	     !nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_wires$whas &&
	     nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_r ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_r$EN = 1'd1 ;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_r
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_r$D_IN = def__h40019 ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_r$EN = 1'd1 ;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_0_tempData_r
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_tempData_r$D_IN =
	     nodeVector_0_downRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_tempData_r$EN = 1'd1 ;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_r
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_0_downRingVcFifo_vcFifoArr_0_tem_ETC___d14566 ?
		 4'b1010 :
		 IF_nodeVector_0_downRingVcFifo_vcFifoArr_0_tem_ETC___d11867 } ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_1_data
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_data$D_IN =
	     nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_3_crossbar_level1Up_outPortUp_taggedReg[18:0] :
	       nodeVector_0_downRingVcFifo_vcFifoArr_1_tempData_r ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_data$EN =
	     IF_nodeVector_0_downRingVcFifo_vcFifoArr_1_tem_ETC___d14568 &&
	     IF_nodeVector_0_downRingVcFifo_vcFifoArr_1_tem_ETC___d11868 ==
	     4'd0 ;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1$D_IN =
	     nodeVector_0_downRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1$EN =
	     IF_nodeVector_0_downRingVcFifo_vcFifoArr_1_tem_ETC___d14568 &&
	     IF_nodeVector_0_downRingVcFifo_vcFifoArr_1_tem_ETC___d11868 ==
	     4'd1 ;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2$D_IN =
	     nodeVector_0_downRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2$EN =
	     IF_nodeVector_0_downRingVcFifo_vcFifoArr_1_tem_ETC___d14568 &&
	     IF_nodeVector_0_downRingVcFifo_vcFifoArr_1_tem_ETC___d11868 ==
	     4'd2 ;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3$D_IN =
	     nodeVector_0_downRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3$EN =
	     IF_nodeVector_0_downRingVcFifo_vcFifoArr_1_tem_ETC___d14568 &&
	     IF_nodeVector_0_downRingVcFifo_vcFifoArr_1_tem_ETC___d11868 ==
	     4'd3 ;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_r
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_r$D_IN =
	     nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas ||
	     !nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_wires$whas &&
	     nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_r$EN = 1'd1 ;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r$D_IN = def__h48462 ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r$EN = 1'd1 ;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_r
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_r$D_IN =
	     nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas ||
	     !nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_wires$whas &&
	     nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_r ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_r$EN = 1'd1 ;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_r
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_r$D_IN = def__h47517 ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_r$EN = 1'd1 ;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_1_tempData_r
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_tempData_r$D_IN =
	     nodeVector_0_downRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_tempData_r$EN = 1'd1 ;

  // register nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_r
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_0_downRingVcFifo_vcFifoArr_1_tem_ETC___d14568 ?
		 4'b1010 :
		 IF_nodeVector_0_downRingVcFifo_vcFifoArr_1_tem_ETC___d11868 } ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_cam_r
  assign nodeVector_0_flitToPacket_cam_r$D_IN =
	     nodeVector_0_flitToPacket_cam_wires$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget :
	       nodeVector_0_flitToPacket_cam_r ;
  assign nodeVector_0_flitToPacket_cam_r$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_cam_r_1
  assign nodeVector_0_flitToPacket_cam_r_1$D_IN =
	     nodeVector_0_flitToPacket_cam_wires_1_1$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget :
	       nodeVector_0_flitToPacket_cam_r_1 ;
  assign nodeVector_0_flitToPacket_cam_r_1$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_cam_r_2
  assign nodeVector_0_flitToPacket_cam_r_2$D_IN =
	     nodeVector_0_flitToPacket_cam_wires_2$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget :
	       nodeVector_0_flitToPacket_cam_r_2 ;
  assign nodeVector_0_flitToPacket_cam_r_2$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_cam_r_3
  assign nodeVector_0_flitToPacket_cam_r_3$D_IN =
	     nodeVector_0_flitToPacket_cam_wires_3$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget :
	       nodeVector_0_flitToPacket_cam_r_3 ;
  assign nodeVector_0_flitToPacket_cam_r_3$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_cam_r_4
  assign nodeVector_0_flitToPacket_cam_r_4$D_IN =
	     nodeVector_0_flitToPacket_cam_wires_4$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget :
	       nodeVector_0_flitToPacket_cam_r_4 ;
  assign nodeVector_0_flitToPacket_cam_r_4$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_cam_r_5
  assign nodeVector_0_flitToPacket_cam_r_5$D_IN =
	     nodeVector_0_flitToPacket_cam_wires_5$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget :
	       nodeVector_0_flitToPacket_cam_r_5 ;
  assign nodeVector_0_flitToPacket_cam_r_5$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_cam_r_6
  assign nodeVector_0_flitToPacket_cam_r_6$D_IN =
	     nodeVector_0_flitToPacket_cam_wires_6$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget :
	       nodeVector_0_flitToPacket_cam_r_6 ;
  assign nodeVector_0_flitToPacket_cam_r_6$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_cam_r_7
  assign nodeVector_0_flitToPacket_cam_r_7$D_IN =
	     nodeVector_0_flitToPacket_cam_wires_7$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget :
	       nodeVector_0_flitToPacket_cam_r_7 ;
  assign nodeVector_0_flitToPacket_cam_r_7$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_flitsCounter_counter
  assign nodeVector_0_flitToPacket_flitsCounter_counter$D_IN =
	     nodeVector_0_flitToPacket_flitsCounter_increment_called$whas ?
	       ((nodeVector_0_flitToPacket_flitsCounter_counter == 2'd3) ?
		  2'd0 :
		  x__h103540) :
	       nodeVector_0_flitToPacket_flitsCounter_counter ;
  assign nodeVector_0_flitToPacket_flitsCounter_counter$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_flitsCounter_counter_1
  assign nodeVector_0_flitToPacket_flitsCounter_counter_1$D_IN =
	     nodeVector_0_flitToPacket_flitsCounter_increment_called_1$whas ?
	       ((nodeVector_0_flitToPacket_flitsCounter_counter_1 == 2'd3) ?
		  2'd0 :
		  x__h103743) :
	       nodeVector_0_flitToPacket_flitsCounter_counter_1 ;
  assign nodeVector_0_flitToPacket_flitsCounter_counter_1$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_flitsCounter_counter_2
  assign nodeVector_0_flitToPacket_flitsCounter_counter_2$D_IN =
	     nodeVector_0_flitToPacket_flitsCounter_increment_called_2$whas ?
	       ((nodeVector_0_flitToPacket_flitsCounter_counter_2 == 2'd3) ?
		  2'd0 :
		  x__h103946) :
	       nodeVector_0_flitToPacket_flitsCounter_counter_2 ;
  assign nodeVector_0_flitToPacket_flitsCounter_counter_2$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_flitsCounter_counter_3
  assign nodeVector_0_flitToPacket_flitsCounter_counter_3$D_IN =
	     nodeVector_0_flitToPacket_flitsCounter_increment_called_3$whas ?
	       ((nodeVector_0_flitToPacket_flitsCounter_counter_3 == 2'd3) ?
		  2'd0 :
		  x__h104149) :
	       nodeVector_0_flitToPacket_flitsCounter_counter_3 ;
  assign nodeVector_0_flitToPacket_flitsCounter_counter_3$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_flitsCounter_counter_4
  assign nodeVector_0_flitToPacket_flitsCounter_counter_4$D_IN =
	     nodeVector_0_flitToPacket_flitsCounter_increment_called_4$whas ?
	       ((nodeVector_0_flitToPacket_flitsCounter_counter_4 == 2'd3) ?
		  2'd0 :
		  x__h104352) :
	       nodeVector_0_flitToPacket_flitsCounter_counter_4 ;
  assign nodeVector_0_flitToPacket_flitsCounter_counter_4$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_flitsCounter_counter_5
  assign nodeVector_0_flitToPacket_flitsCounter_counter_5$D_IN =
	     nodeVector_0_flitToPacket_flitsCounter_increment_called_5$whas ?
	       ((nodeVector_0_flitToPacket_flitsCounter_counter_5 == 2'd3) ?
		  2'd0 :
		  x__h104555) :
	       nodeVector_0_flitToPacket_flitsCounter_counter_5 ;
  assign nodeVector_0_flitToPacket_flitsCounter_counter_5$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_flitsCounter_counter_6
  assign nodeVector_0_flitToPacket_flitsCounter_counter_6$D_IN =
	     nodeVector_0_flitToPacket_flitsCounter_increment_called_6$whas ?
	       ((nodeVector_0_flitToPacket_flitsCounter_counter_6 == 2'd3) ?
		  2'd0 :
		  x__h104758) :
	       nodeVector_0_flitToPacket_flitsCounter_counter_6 ;
  assign nodeVector_0_flitToPacket_flitsCounter_counter_6$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_flitsCounter_counter_7
  assign nodeVector_0_flitToPacket_flitsCounter_counter_7$D_IN =
	     nodeVector_0_flitToPacket_flitsCounter_increment_called_7$whas ?
	       ((nodeVector_0_flitToPacket_flitsCounter_counter_7 == 2'd3) ?
		  2'd0 :
		  x__h104961) :
	       nodeVector_0_flitToPacket_flitsCounter_counter_7 ;
  assign nodeVector_0_flitToPacket_flitsCounter_counter_7$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_indexPool_ii
  assign nodeVector_0_flitToPacket_indexPool_ii$D_IN =
	     nodeVector_0_flitToPacket_indexPool_ii + 3'd1 ;
  assign nodeVector_0_flitToPacket_indexPool_ii$EN =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_indexPool_initializePool ;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_data
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_data$D_IN =
	     nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
	       nodeVector_0_flitToPacket_indexPool_indexFifo_tempData_wires$wget :
	       nodeVector_0_flitToPacket_indexPool_indexFifo_tempData_r ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_data$EN =
	     IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d14575 &&
	     IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d11869 ==
	     5'd0 ;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_data_1
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_data_1$D_IN =
	     nodeVector_0_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_data_1$EN =
	     IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d14575 &&
	     IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d11869 ==
	     5'd1 ;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_data_2
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_data_2$D_IN =
	     nodeVector_0_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_data_2$EN =
	     IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d14575 &&
	     IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d11869 ==
	     5'd2 ;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_data_3
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_data_3$D_IN =
	     nodeVector_0_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_data_3$EN =
	     IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d14575 &&
	     IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d11869 ==
	     5'd3 ;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_data_4
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_data_4$D_IN =
	     nodeVector_0_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_data_4$EN =
	     IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d14575 &&
	     IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d11869 ==
	     5'd4 ;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_data_5
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_data_5$D_IN =
	     nodeVector_0_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_data_5$EN =
	     IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d14575 &&
	     IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d11869 ==
	     5'd5 ;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_data_6
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_data_6$D_IN =
	     nodeVector_0_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_data_6$EN =
	     IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d14575 &&
	     IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d11869 ==
	     5'd6 ;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_data_7
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_data_7$D_IN =
	     nodeVector_0_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_data_7$EN =
	     IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d14575 &&
	     IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d11869 ==
	     5'd7 ;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_r
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_r$D_IN =
	     nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_wires_2$whas ||
	     !nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_wires$whas &&
	     nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_r ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_r$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_r
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_r$D_IN =
	     def__h111073 ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_r$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_r
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_r$D_IN =
	     nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_wires_2$whas ||
	     (nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
		1'd0 :
		nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_r) ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_r$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_r
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_r$D_IN =
	     def__h110128 ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_r$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_tempData_r
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_tempData_r$D_IN =
	     nodeVector_0_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_tempData_r$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_r
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d14575 ?
		 5'b01010 :
		 IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d11869 } ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_indexPool_isInitDone
  assign nodeVector_0_flitToPacket_indexPool_isInitDone$D_IN = 1'd1 ;
  assign nodeVector_0_flitToPacket_indexPool_isInitDone$EN =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_indexPool_initializePool &&
	     nodeVector_0_flitToPacket_indexPool_ii == 3'd7 ;

  // register nodeVector_0_flitToPacket_packetFifo_ageCount
  assign nodeVector_0_flitToPacket_packetFifo_ageCount$D_IN =
	     (EN_deq0 ||
	      nodeVector_0_flitToPacket_packetFifo_ageCount == 32'd16) ?
	       32'd0 :
	       nodeVector_0_flitToPacket_packetFifo_ageCount + 32'd1 ;
  assign nodeVector_0_flitToPacket_packetFifo_ageCount$EN =
	     cnt0__h107311 != 4'd0 ;

  // register nodeVector_0_flitToPacket_packetFifo_fifo_data
  assign nodeVector_0_flitToPacket_packetFifo_fifo_data$D_IN =
	     { nodeVector_0_flitToPacket_stage3$D_OUT[16:15],
	       packet_msg__h131530 } ;
  assign nodeVector_0_flitToPacket_packetFifo_fifo_data$EN =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r[1:0] == 2'd0 ;

  // register nodeVector_0_flitToPacket_packetFifo_fifo_data_1
  assign nodeVector_0_flitToPacket_packetFifo_fifo_data_1$D_IN =
	     nodeVector_0_flitToPacket_packetFifo_fifo_data$D_IN ;
  assign nodeVector_0_flitToPacket_packetFifo_fifo_data_1$EN =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r[1:0] == 2'd1 ;

  // register nodeVector_0_flitToPacket_packetFifo_fifo_data_2
  assign nodeVector_0_flitToPacket_packetFifo_fifo_data_2$D_IN =
	     nodeVector_0_flitToPacket_packetFifo_fifo_data$D_IN ;
  assign nodeVector_0_flitToPacket_packetFifo_fifo_data_2$EN =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r[1:0] == 2'd2 ;

  // register nodeVector_0_flitToPacket_packetFifo_fifo_data_3
  assign nodeVector_0_flitToPacket_packetFifo_fifo_data_3$D_IN =
	     nodeVector_0_flitToPacket_packetFifo_fifo_data$D_IN ;
  assign nodeVector_0_flitToPacket_packetFifo_fifo_data_3$EN =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r[1:0] == 2'd3 ;

  // register nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r
  assign nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r$D_IN =
	     n__read__h131030 ;
  assign nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r
  assign nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r$D_IN =
	     def__h106485 ;
  assign nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt
  assign nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt$D_IN =
	     nodeVector_0_flitToPacket_ramArr_0_serverAdapt_ETC___d1801 ;
  assign nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt$EN =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd ;

  // register nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1
  assign nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1$D_IN =
	     { CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways &&
	       nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1_1$wget[1],
	       nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1_1$wget[0] } ;
  assign nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt
  assign nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt$D_IN =
	     nodeVector_0_flitToPacket_ramArr_1_serverAdapt_ETC___d1860 ;
  assign nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt$EN =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd ;

  // register nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1
  assign nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1$D_IN =
	     { CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways &&
	       nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1_1$wget[1],
	       nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1_1$wget[0] } ;
  assign nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt
  assign nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt$D_IN =
	     nodeVector_0_flitToPacket_ramArr_2_serverAdapt_ETC___d1919 ;
  assign nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt$EN =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd ;

  // register nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1
  assign nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1$D_IN =
	     { CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways &&
	       nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1_1$wget[1],
	       nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1_1$wget[0] } ;
  assign nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_validEntry_r
  assign nodeVector_0_flitToPacket_validEntry_r$D_IN =
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12921 ;
  assign nodeVector_0_flitToPacket_validEntry_r$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_validEntry_r_1
  assign nodeVector_0_flitToPacket_validEntry_r_1$D_IN =
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12923 ;
  assign nodeVector_0_flitToPacket_validEntry_r_1$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_validEntry_r_2
  assign nodeVector_0_flitToPacket_validEntry_r_2$D_IN =
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12925 ;
  assign nodeVector_0_flitToPacket_validEntry_r_2$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_validEntry_r_3
  assign nodeVector_0_flitToPacket_validEntry_r_3$D_IN =
	     !MUX_nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_probes$wset_1__SEL_1 &&
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12927 ;
  assign nodeVector_0_flitToPacket_validEntry_r_3$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_validEntry_r_4
  assign nodeVector_0_flitToPacket_validEntry_r_4$D_IN =
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12929 ;
  assign nodeVector_0_flitToPacket_validEntry_r_4$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_validEntry_r_5
  assign nodeVector_0_flitToPacket_validEntry_r_5$D_IN =
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12931 ;
  assign nodeVector_0_flitToPacket_validEntry_r_5$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_validEntry_r_6
  assign nodeVector_0_flitToPacket_validEntry_r_6$D_IN =
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12933 ;
  assign nodeVector_0_flitToPacket_validEntry_r_6$EN = 1'd1 ;

  // register nodeVector_0_flitToPacket_validEntry_r_7
  assign nodeVector_0_flitToPacket_validEntry_r_7$D_IN =
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12934 ;
  assign nodeVector_0_flitToPacket_validEntry_r_7$EN = 1'd1 ;

  // register nodeVector_0_packetToFlit_flitFifo_data
  assign nodeVector_0_packetToFlit_flitFifo_data$D_IN =
	     { 2'd0,
	       nodeVector_0_packetToFlit_packetFifo_taggedReg[33:32],
	       nodeVector_0_packetToFlit_fltCount_counter,
	       nodeVector_0_packetToFlit_pktCount_counter,
	       nodeVector_0_packetToFlit_vcCount_counter,
	       x_data__h3881 } ;
  assign nodeVector_0_packetToFlit_flitFifo_data$EN =
	     WILL_FIRE_RL_nodeVector_0_packetToFlit_enqFlit &&
	     nodeVector_0_packetToFlit_flitFifo_enqP_r[1:0] == 2'd0 ;

  // register nodeVector_0_packetToFlit_flitFifo_data_1
  assign nodeVector_0_packetToFlit_flitFifo_data_1$D_IN =
	     nodeVector_0_packetToFlit_flitFifo_data$D_IN ;
  assign nodeVector_0_packetToFlit_flitFifo_data_1$EN =
	     WILL_FIRE_RL_nodeVector_0_packetToFlit_enqFlit &&
	     nodeVector_0_packetToFlit_flitFifo_enqP_r[1:0] == 2'd1 ;

  // register nodeVector_0_packetToFlit_flitFifo_data_2
  assign nodeVector_0_packetToFlit_flitFifo_data_2$D_IN =
	     nodeVector_0_packetToFlit_flitFifo_data$D_IN ;
  assign nodeVector_0_packetToFlit_flitFifo_data_2$EN =
	     WILL_FIRE_RL_nodeVector_0_packetToFlit_enqFlit &&
	     nodeVector_0_packetToFlit_flitFifo_enqP_r[1:0] == 2'd2 ;

  // register nodeVector_0_packetToFlit_flitFifo_data_3
  assign nodeVector_0_packetToFlit_flitFifo_data_3$D_IN =
	     nodeVector_0_packetToFlit_flitFifo_data$D_IN ;
  assign nodeVector_0_packetToFlit_flitFifo_data_3$EN =
	     WILL_FIRE_RL_nodeVector_0_packetToFlit_enqFlit &&
	     nodeVector_0_packetToFlit_flitFifo_enqP_r[1:0] == 2'd3 ;

  // register nodeVector_0_packetToFlit_flitFifo_deqP_r
  assign nodeVector_0_packetToFlit_flitFifo_deqP_r$D_IN = n__read__h3213 ;
  assign nodeVector_0_packetToFlit_flitFifo_deqP_r$EN = 1'd1 ;

  // register nodeVector_0_packetToFlit_flitFifo_enqP_r
  assign nodeVector_0_packetToFlit_flitFifo_enqP_r$D_IN = def__h1480 ;
  assign nodeVector_0_packetToFlit_flitFifo_enqP_r$EN = 1'd1 ;

  // register nodeVector_0_packetToFlit_fltCount_counter
  assign nodeVector_0_packetToFlit_fltCount_counter$D_IN =
	     CAN_FIRE_RL_nodeVector_0_packetToFlit_enqFlit ?
	       ((nodeVector_0_packetToFlit_fltCount_counter == 2'd3) ?
		  2'd0 :
		  x__h2735) :
	       nodeVector_0_packetToFlit_fltCount_counter ;
  assign nodeVector_0_packetToFlit_fltCount_counter$EN = 1'd1 ;

  // register nodeVector_0_packetToFlit_packetFifo_taggedReg
  assign nodeVector_0_packetToFlit_packetFifo_taggedReg$D_IN =
	     { EN_enq0, enq0_packet } ;
  assign nodeVector_0_packetToFlit_packetFifo_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_0_packetToFlit_packetFifo_rule_update_final ;

  // register nodeVector_0_packetToFlit_pktCount_counter
  assign nodeVector_0_packetToFlit_pktCount_counter$D_IN =
	     nodeVector_0_packetToFlit_packetFifo_pw_deq$whas ?
	       ((nodeVector_0_packetToFlit_pktCount_counter == 4'd15) ?
		  4'd0 :
		  x__h2497) :
	       nodeVector_0_packetToFlit_pktCount_counter ;
  assign nodeVector_0_packetToFlit_pktCount_counter$EN = 1'd1 ;

  // register nodeVector_0_packetToFlit_vcCount_counter
  assign nodeVector_0_packetToFlit_vcCount_counter$D_IN =
	     nodeVector_0_packetToFlit_packetFifo_pw_deq$whas ?
	       !nodeVector_0_packetToFlit_vcCount_counter && x__h2974 :
	       nodeVector_0_packetToFlit_vcCount_counter ;
  assign nodeVector_0_packetToFlit_vcCount_counter$EN = 1'd1 ;

  // register nodeVector_0_upRingVcFifo_arbiter_priority_vector
  assign nodeVector_0_upRingVcFifo_arbiter_priority_vector$D_IN =
	     { nodeVector_0_upRingVcFifo_arbiter_priority_vec_ETC___d12400 ||
	       nodeVector_0_upRingVcFifo_arbiter_priority_vector[0] &&
	       nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_r,
	       nodeVector_0_upRingVcFifo_arbiter_priority_vec_ETC___d12896 } ;
  assign nodeVector_0_upRingVcFifo_arbiter_priority_vector$EN =
	     nodeVector_0_upRingVcFifo_arbiter_priority_vec_ETC___d12400 ||
	     nodeVector_0_upRingVcFifo_arbiter_priority_vec_ETC___d12896 ;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_0_data
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_data$D_IN =
	     nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_1_crossbar_level1Up_outPortDn_taggedReg[18:0] :
	       nodeVector_0_upRingVcFifo_vcFifoArr_0_tempData_r ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_data$EN =
	     IF_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14562 &&
	     IF_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11865 ==
	     4'd0 ;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1$D_IN =
	     nodeVector_0_upRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1$EN =
	     IF_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14562 &&
	     IF_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11865 ==
	     4'd1 ;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2$D_IN =
	     nodeVector_0_upRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2$EN =
	     IF_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14562 &&
	     IF_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11865 ==
	     4'd2 ;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3$D_IN =
	     nodeVector_0_upRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3$EN =
	     IF_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14562 &&
	     IF_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11865 ==
	     4'd3 ;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_r
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_r$D_IN =
	     nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas ||
	     !nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_wires$whas &&
	     nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_r$EN = 1'd1 ;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r$D_IN = def__h23750 ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r$EN = 1'd1 ;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_r
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_r$D_IN =
	     nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas ||
	     !nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_wires$whas &&
	     nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_r ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_r$EN = 1'd1 ;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_r
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_r$D_IN = def__h22805 ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_r$EN = 1'd1 ;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_0_tempData_r
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_tempData_r$D_IN =
	     nodeVector_0_upRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_tempData_r$EN = 1'd1 ;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_r
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14562 ?
		 4'b1010 :
		 IF_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11865 } ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_1_data
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_data$D_IN =
	     nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_1_crossbar_level1Up_outPortDn_taggedReg[18:0] :
	       nodeVector_0_upRingVcFifo_vcFifoArr_1_tempData_r ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_data$EN =
	     IF_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14564 &&
	     IF_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11866 ==
	     4'd0 ;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1$D_IN =
	     nodeVector_0_upRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1$EN =
	     IF_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14564 &&
	     IF_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11866 ==
	     4'd1 ;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2$D_IN =
	     nodeVector_0_upRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2$EN =
	     IF_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14564 &&
	     IF_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11866 ==
	     4'd2 ;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3$D_IN =
	     nodeVector_0_upRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3$EN =
	     IF_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14564 &&
	     IF_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11866 ==
	     4'd3 ;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_r
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_r$D_IN =
	     nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas ||
	     !nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_wires$whas &&
	     nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_r$EN = 1'd1 ;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r$D_IN = def__h31248 ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r$EN = 1'd1 ;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_r
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_r$D_IN =
	     nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas ||
	     !nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_wires$whas &&
	     nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_r ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_r$EN = 1'd1 ;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_r
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_r$D_IN = def__h30303 ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_r$EN = 1'd1 ;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_1_tempData_r
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_tempData_r$D_IN =
	     nodeVector_0_upRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_tempData_r$EN = 1'd1 ;

  // register nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_r
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14564 ?
		 4'b1010 :
		 IF_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11866 } ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_1_clientVcFifo_arbiter_priority_vector
  assign nodeVector_1_clientVcFifo_arbiter_priority_vector$D_IN =
	     { nodeVector_1_clientVcFifo_arbiter_priority_vec_ETC___d12516 ||
	       nodeVector_1_clientVcFifo_arbiter_priority_vector[0] &&
	       nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_r,
	       nodeVector_1_clientVcFifo_arbiter_priority_vec_ETC___d12949 } ;
  assign nodeVector_1_clientVcFifo_arbiter_priority_vector$EN =
	     nodeVector_1_clientVcFifo_arbiter_priority_vec_ETC___d12516 ||
	     nodeVector_1_clientVcFifo_arbiter_priority_vec_ETC___d12949 ;

  // register nodeVector_1_clientVcFifo_vcFifoArr_0_data
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_data$D_IN =
	     nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_wires$wget :
	       nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_r ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_data$EN =
	     IF_nodeVector_1_clientVcFifo_vcFifoArr_0_tempE_ETC___d14579 &&
	     IF_nodeVector_1_clientVcFifo_vcFifoArr_0_tempE_ETC___d11870 ==
	     4'd0 ;

  // register nodeVector_1_clientVcFifo_vcFifoArr_0_data_1
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_data_1$D_IN =
	     nodeVector_1_clientVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_data_1$EN =
	     IF_nodeVector_1_clientVcFifo_vcFifoArr_0_tempE_ETC___d14579 &&
	     IF_nodeVector_1_clientVcFifo_vcFifoArr_0_tempE_ETC___d11870 ==
	     4'd1 ;

  // register nodeVector_1_clientVcFifo_vcFifoArr_0_data_2
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_data_2$D_IN =
	     nodeVector_1_clientVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_data_2$EN =
	     IF_nodeVector_1_clientVcFifo_vcFifoArr_0_tempE_ETC___d14579 &&
	     IF_nodeVector_1_clientVcFifo_vcFifoArr_0_tempE_ETC___d11870 ==
	     4'd2 ;

  // register nodeVector_1_clientVcFifo_vcFifoArr_0_data_3
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_data_3$D_IN =
	     nodeVector_1_clientVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_data_3$EN =
	     IF_nodeVector_1_clientVcFifo_vcFifoArr_0_tempE_ETC___d14579 &&
	     IF_nodeVector_1_clientVcFifo_vcFifoArr_0_tempE_ETC___d11870 ==
	     4'd3 ;

  // register nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_r
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_r$D_IN =
	     nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_wires_2$whas ||
	     !nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_wires$whas &&
	     nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_r$EN = 1'd1 ;

  // register nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r$D_IN = def__h147529 ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r$EN = 1'd1 ;

  // register nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_r
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_r$D_IN =
	     nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_wires_2$whas ||
	     !nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_wires$whas &&
	     nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_r ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_r$EN = 1'd1 ;

  // register nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_r
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_r$D_IN = def__h146584 ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_r$EN = 1'd1 ;

  // register nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_r
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_r$D_IN =
	     nodeVector_1_clientVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_r$EN = 1'd1 ;

  // register nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_r
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_1_clientVcFifo_vcFifoArr_0_tempE_ETC___d14579 ?
		 4'b1010 :
		 IF_nodeVector_1_clientVcFifo_vcFifoArr_0_tempE_ETC___d11870 } ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_1_clientVcFifo_vcFifoArr_1_data
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_data$D_IN =
	     nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_wires$wget :
	       nodeVector_1_clientVcFifo_vcFifoArr_1_tempData_r ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_data$EN =
	     IF_nodeVector_1_clientVcFifo_vcFifoArr_1_tempE_ETC___d14581 &&
	     IF_nodeVector_1_clientVcFifo_vcFifoArr_1_tempE_ETC___d11871 ==
	     4'd0 ;

  // register nodeVector_1_clientVcFifo_vcFifoArr_1_data_1
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_data_1$D_IN =
	     nodeVector_1_clientVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_data_1$EN =
	     IF_nodeVector_1_clientVcFifo_vcFifoArr_1_tempE_ETC___d14581 &&
	     IF_nodeVector_1_clientVcFifo_vcFifoArr_1_tempE_ETC___d11871 ==
	     4'd1 ;

  // register nodeVector_1_clientVcFifo_vcFifoArr_1_data_2
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_data_2$D_IN =
	     nodeVector_1_clientVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_data_2$EN =
	     IF_nodeVector_1_clientVcFifo_vcFifoArr_1_tempE_ETC___d14581 &&
	     IF_nodeVector_1_clientVcFifo_vcFifoArr_1_tempE_ETC___d11871 ==
	     4'd2 ;

  // register nodeVector_1_clientVcFifo_vcFifoArr_1_data_3
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_data_3$D_IN =
	     nodeVector_1_clientVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_data_3$EN =
	     IF_nodeVector_1_clientVcFifo_vcFifoArr_1_tempE_ETC___d14581 &&
	     IF_nodeVector_1_clientVcFifo_vcFifoArr_1_tempE_ETC___d11871 ==
	     4'd3 ;

  // register nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_r
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_r$D_IN =
	     nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_wires_2$whas ||
	     !nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_wires$whas &&
	     nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_r$EN = 1'd1 ;

  // register nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r$D_IN = def__h155027 ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r$EN = 1'd1 ;

  // register nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_r
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_r$D_IN =
	     nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_wires_2$whas ||
	     !nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_wires$whas &&
	     nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_r ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_r$EN = 1'd1 ;

  // register nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_r
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_r$D_IN = def__h154082 ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_r$EN = 1'd1 ;

  // register nodeVector_1_clientVcFifo_vcFifoArr_1_tempData_r
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_tempData_r$D_IN =
	     nodeVector_1_clientVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_tempData_r$EN = 1'd1 ;

  // register nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_r
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_1_clientVcFifo_vcFifoArr_1_tempE_ETC___d14581 ?
		 4'b1010 :
		 IF_nodeVector_1_clientVcFifo_vcFifoArr_1_tempE_ETC___d11871 } ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg
  assign nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg$D_IN = 22'b0 ;
  assign nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg$EN =
	     nodeVector_1_crossbar_level0Dn_inPortDn_pw_deq$whas ;

  // register nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg
  assign nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_1_fromDownVCFifoToCrossbar,
	       nodeVector_1_crossbar_level0Dn_inPortUp_rw_enq$wget } ;
  assign nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_inPortUp_rule_update_final ;

  // register nodeVector_1_crossbar_level0Dn_outPortDn_taggedReg
  assign nodeVector_1_crossbar_level0Dn_outPortDn_taggedReg$D_IN =
	     { nodeVector_1_crossbar_level0Dn_outPortDn_rw_enq$whas,
	       nodeVector_1_crossbar_level0Dn_outPortDn_rw_enq$wget } ;
  assign nodeVector_1_crossbar_level0Dn_outPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_outPortDn_rule_update_final ;

  // register nodeVector_1_crossbar_level0Dn_outPortUp_taggedReg
  assign nodeVector_1_crossbar_level0Dn_outPortUp_taggedReg$D_IN =
	     { nodeVector_1_crossbar_level0Dn_outPortUp_rw_enq$whas,
	       nodeVector_1_crossbar_level0Dn_outPortUp_rw_enq$wget } ;
  assign nodeVector_1_crossbar_level0Dn_outPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Dn_outPortUp_rule_update_final ;

  // register nodeVector_1_crossbar_level0Dn_portSelect
  assign nodeVector_1_crossbar_level0Dn_portSelect$D_IN =
	     ~nodeVector_1_crossbar_level0Dn_portSelect ;
  assign nodeVector_1_crossbar_level0Dn_portSelect$EN =
	     WILL_FIRE_RL_nodeVector_1_crossbar_level0Dn_portSelectControl &&
	     nodeVector_1_crossbar_level0Dn_wireInUpReq$wget[19] ==
	     nodeVector_1_crossbar_level0Dn_wireInDnReq$wget[19] ;

  // register nodeVector_1_crossbar_level0Up_inPortDn_taggedReg
  assign nodeVector_1_crossbar_level0Up_inPortDn_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_1_fromClientVCFifoToCrossbar,
	       nodeVector_1_crossbar_level0Up_inPortDn_rw_enq$wget } ;
  assign nodeVector_1_crossbar_level0Up_inPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_inPortDn_rule_update_final ;

  // register nodeVector_1_crossbar_level0Up_inPortUp_taggedReg
  assign nodeVector_1_crossbar_level0Up_inPortUp_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_1_fromUpVCFifoToCrossbar,
	       nodeVector_1_crossbar_level0Up_inPortUp_rw_enq$wget } ;
  assign nodeVector_1_crossbar_level0Up_inPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_inPortUp_rule_update_final ;

  // register nodeVector_1_crossbar_level0Up_outPortDn_taggedReg
  assign nodeVector_1_crossbar_level0Up_outPortDn_taggedReg$D_IN =
	     { nodeVector_1_crossbar_level0Up_outPortDn_rw_enq$whas,
	       nodeVector_1_crossbar_level0Up_outPortDn_rw_enq$wget } ;
  assign nodeVector_1_crossbar_level0Up_outPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_outPortDn_rule_update_final ;

  // register nodeVector_1_crossbar_level0Up_outPortUp_taggedReg
  assign nodeVector_1_crossbar_level0Up_outPortUp_taggedReg$D_IN =
	     { nodeVector_1_crossbar_level0Up_outPortUp_rw_enq$whas,
	       nodeVector_1_crossbar_level0Up_outPortUp_rw_enq$wget } ;
  assign nodeVector_1_crossbar_level0Up_outPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level0Up_outPortUp_rule_update_final ;

  // register nodeVector_1_crossbar_level0Up_portSelect
  assign nodeVector_1_crossbar_level0Up_portSelect$D_IN =
	     ~nodeVector_1_crossbar_level0Up_portSelect ;
  assign nodeVector_1_crossbar_level0Up_portSelect$EN =
	     WILL_FIRE_RL_nodeVector_1_crossbar_level0Up_portSelectControl &&
	     nodeVector_1_crossbar_level0Up_wireInUpReq$wget[19] ==
	     nodeVector_1_crossbar_level0Up_wireInDnReq$wget[19] ;

  // register nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg
  assign nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_1_crossbar_rowDnToRowDn,
	       nodeVector_1_crossbar_level0Dn_outPortDn_taggedReg[20:0] } ;
  assign nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_inPortDn_rule_update_final ;

  // register nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg
  assign nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_1_crossbar_rowUpToRowDn,
	       nodeVector_1_crossbar_level0Up_outPortDn_taggedReg[20:0] } ;
  assign nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_inPortUp_rule_update_final ;

  // register nodeVector_1_crossbar_level1Dn_outPortDn_taggedReg
  assign nodeVector_1_crossbar_level1Dn_outPortDn_taggedReg$D_IN =
	     { nodeVector_1_crossbar_level1Dn_outPortDn_rw_enq$whas,
	       nodeVector_1_crossbar_level1Dn_outPortDn_rw_enq$wget } ;
  assign nodeVector_1_crossbar_level1Dn_outPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_outPortDn_rule_update_final ;

  // register nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg
  assign nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg$D_IN =
	     { nodeVector_1_crossbar_level1Dn_outPortUp_rw_enq$whas,
	       nodeVector_1_crossbar_level1Dn_outPortUp_rw_enq$wget } ;
  assign nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Dn_outPortUp_rule_update_final ;

  // register nodeVector_1_crossbar_level1Dn_portSelect
  assign nodeVector_1_crossbar_level1Dn_portSelect$D_IN =
	     ~nodeVector_1_crossbar_level1Dn_portSelect ;
  assign nodeVector_1_crossbar_level1Dn_portSelect$EN =
	     WILL_FIRE_RL_nodeVector_1_crossbar_level1Dn_portSelectControl &&
	     nodeVector_1_crossbar_level1Dn_wireInUpReq$wget[20] ==
	     nodeVector_1_crossbar_level1Dn_wireInDnReq$wget[20] ;

  // register nodeVector_1_crossbar_level1Up_inPortDn_taggedReg
  assign nodeVector_1_crossbar_level1Up_inPortDn_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_1_crossbar_rowDnToRowUp,
	       nodeVector_1_crossbar_level0Dn_outPortUp_taggedReg[20:0] } ;
  assign nodeVector_1_crossbar_level1Up_inPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_inPortDn_rule_update_final ;

  // register nodeVector_1_crossbar_level1Up_inPortUp_taggedReg
  assign nodeVector_1_crossbar_level1Up_inPortUp_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_1_crossbar_rowUpToRowUp,
	       nodeVector_1_crossbar_level0Up_outPortUp_taggedReg[20:0] } ;
  assign nodeVector_1_crossbar_level1Up_inPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_inPortUp_rule_update_final ;

  // register nodeVector_1_crossbar_level1Up_outPortDn_taggedReg
  assign nodeVector_1_crossbar_level1Up_outPortDn_taggedReg$D_IN =
	     { nodeVector_1_crossbar_level1Up_outPortDn_rw_enq$whas,
	       nodeVector_1_crossbar_level1Up_outPortDn_rw_enq$wget } ;
  assign nodeVector_1_crossbar_level1Up_outPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_outPortDn_rule_update_final ;

  // register nodeVector_1_crossbar_level1Up_outPortUp_taggedReg
  assign nodeVector_1_crossbar_level1Up_outPortUp_taggedReg$D_IN =
	     { nodeVector_1_crossbar_level1Up_outPortUp_rw_enq$whas,
	       nodeVector_1_crossbar_level1Up_outPortUp_rw_enq$wget } ;
  assign nodeVector_1_crossbar_level1Up_outPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_1_crossbar_level1Up_outPortUp_rule_update_final ;

  // register nodeVector_1_crossbar_level1Up_portSelect
  assign nodeVector_1_crossbar_level1Up_portSelect$D_IN =
	     ~nodeVector_1_crossbar_level1Up_portSelect ;
  assign nodeVector_1_crossbar_level1Up_portSelect$EN =
	     WILL_FIRE_RL_nodeVector_1_crossbar_level1Up_portSelectControl &&
	     nodeVector_1_crossbar_level1Up_wireInUpReq$wget[20] ==
	     nodeVector_1_crossbar_level1Up_wireInDnReq$wget[20] ;

  // register nodeVector_1_downRingVcFifo_arbiter_priority_vector
  assign nodeVector_1_downRingVcFifo_arbiter_priority_vector$D_IN =
	     { nodeVector_1_downRingVcFifo_arbiter_priority_v_ETC___d12530 ||
	       nodeVector_1_downRingVcFifo_arbiter_priority_vector[0] &&
	       nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_r,
	       nodeVector_1_downRingVcFifo_arbiter_priority_v_ETC___d12955 } ;
  assign nodeVector_1_downRingVcFifo_arbiter_priority_vector$EN =
	     nodeVector_1_downRingVcFifo_arbiter_priority_v_ETC___d12530 ||
	     nodeVector_1_downRingVcFifo_arbiter_priority_v_ETC___d12955 ;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_0_data
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_data$D_IN =
	     nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_0_crossbar_level1Up_outPortUp_taggedReg[18:0] :
	       nodeVector_1_downRingVcFifo_vcFifoArr_0_tempData_r ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_data$EN =
	     IF_nodeVector_1_downRingVcFifo_vcFifoArr_0_tem_ETC___d14587 &&
	     IF_nodeVector_1_downRingVcFifo_vcFifoArr_0_tem_ETC___d11874 ==
	     4'd0 ;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1$D_IN =
	     nodeVector_1_downRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1$EN =
	     IF_nodeVector_1_downRingVcFifo_vcFifoArr_0_tem_ETC___d14587 &&
	     IF_nodeVector_1_downRingVcFifo_vcFifoArr_0_tem_ETC___d11874 ==
	     4'd1 ;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2$D_IN =
	     nodeVector_1_downRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2$EN =
	     IF_nodeVector_1_downRingVcFifo_vcFifoArr_0_tem_ETC___d14587 &&
	     IF_nodeVector_1_downRingVcFifo_vcFifoArr_0_tem_ETC___d11874 ==
	     4'd2 ;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3$D_IN =
	     nodeVector_1_downRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3$EN =
	     IF_nodeVector_1_downRingVcFifo_vcFifoArr_0_tem_ETC___d14587 &&
	     IF_nodeVector_1_downRingVcFifo_vcFifoArr_0_tem_ETC___d11874 ==
	     4'd3 ;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_r
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_r$D_IN =
	     nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas ||
	     !nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_wires$whas &&
	     nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_r$EN = 1'd1 ;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r$D_IN = def__h181957 ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r$EN = 1'd1 ;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_r
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_r$D_IN =
	     nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas ||
	     !nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_wires$whas &&
	     nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_r ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_r$EN = 1'd1 ;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_r
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_r$D_IN = def__h181012 ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_r$EN = 1'd1 ;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_0_tempData_r
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_tempData_r$D_IN =
	     nodeVector_1_downRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_tempData_r$EN = 1'd1 ;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_r
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_1_downRingVcFifo_vcFifoArr_0_tem_ETC___d14587 ?
		 4'b1010 :
		 IF_nodeVector_1_downRingVcFifo_vcFifoArr_0_tem_ETC___d11874 } ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_1_data
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_data$D_IN =
	     nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_0_crossbar_level1Up_outPortUp_taggedReg[18:0] :
	       nodeVector_1_downRingVcFifo_vcFifoArr_1_tempData_r ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_data$EN =
	     IF_nodeVector_1_downRingVcFifo_vcFifoArr_1_tem_ETC___d14589 &&
	     IF_nodeVector_1_downRingVcFifo_vcFifoArr_1_tem_ETC___d11875 ==
	     4'd0 ;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1$D_IN =
	     nodeVector_1_downRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1$EN =
	     IF_nodeVector_1_downRingVcFifo_vcFifoArr_1_tem_ETC___d14589 &&
	     IF_nodeVector_1_downRingVcFifo_vcFifoArr_1_tem_ETC___d11875 ==
	     4'd1 ;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2$D_IN =
	     nodeVector_1_downRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2$EN =
	     IF_nodeVector_1_downRingVcFifo_vcFifoArr_1_tem_ETC___d14589 &&
	     IF_nodeVector_1_downRingVcFifo_vcFifoArr_1_tem_ETC___d11875 ==
	     4'd2 ;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3$D_IN =
	     nodeVector_1_downRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3$EN =
	     IF_nodeVector_1_downRingVcFifo_vcFifoArr_1_tem_ETC___d14589 &&
	     IF_nodeVector_1_downRingVcFifo_vcFifoArr_1_tem_ETC___d11875 ==
	     4'd3 ;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_r
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_r$D_IN =
	     nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas ||
	     !nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_wires$whas &&
	     nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_r$EN = 1'd1 ;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r$D_IN = def__h189455 ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r$EN = 1'd1 ;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_r
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_r$D_IN =
	     nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas ||
	     !nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_wires$whas &&
	     nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_r ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_r$EN = 1'd1 ;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_r
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_r$D_IN = def__h188510 ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_r$EN = 1'd1 ;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_1_tempData_r
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_tempData_r$D_IN =
	     nodeVector_1_downRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_tempData_r$EN = 1'd1 ;

  // register nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_r
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_1_downRingVcFifo_vcFifoArr_1_tem_ETC___d14589 ?
		 4'b1010 :
		 IF_nodeVector_1_downRingVcFifo_vcFifoArr_1_tem_ETC___d11875 } ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_cam_r
  assign nodeVector_1_flitToPacket_cam_r$D_IN =
	     nodeVector_1_flitToPacket_cam_wires$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget :
	       nodeVector_1_flitToPacket_cam_r ;
  assign nodeVector_1_flitToPacket_cam_r$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_cam_r_1
  assign nodeVector_1_flitToPacket_cam_r_1$D_IN =
	     nodeVector_1_flitToPacket_cam_wires_1_1$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget :
	       nodeVector_1_flitToPacket_cam_r_1 ;
  assign nodeVector_1_flitToPacket_cam_r_1$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_cam_r_2
  assign nodeVector_1_flitToPacket_cam_r_2$D_IN =
	     nodeVector_1_flitToPacket_cam_wires_2$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget :
	       nodeVector_1_flitToPacket_cam_r_2 ;
  assign nodeVector_1_flitToPacket_cam_r_2$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_cam_r_3
  assign nodeVector_1_flitToPacket_cam_r_3$D_IN =
	     nodeVector_1_flitToPacket_cam_wires_3$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget :
	       nodeVector_1_flitToPacket_cam_r_3 ;
  assign nodeVector_1_flitToPacket_cam_r_3$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_cam_r_4
  assign nodeVector_1_flitToPacket_cam_r_4$D_IN =
	     nodeVector_1_flitToPacket_cam_wires_4$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget :
	       nodeVector_1_flitToPacket_cam_r_4 ;
  assign nodeVector_1_flitToPacket_cam_r_4$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_cam_r_5
  assign nodeVector_1_flitToPacket_cam_r_5$D_IN =
	     nodeVector_1_flitToPacket_cam_wires_5$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget :
	       nodeVector_1_flitToPacket_cam_r_5 ;
  assign nodeVector_1_flitToPacket_cam_r_5$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_cam_r_6
  assign nodeVector_1_flitToPacket_cam_r_6$D_IN =
	     nodeVector_1_flitToPacket_cam_wires_6$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget :
	       nodeVector_1_flitToPacket_cam_r_6 ;
  assign nodeVector_1_flitToPacket_cam_r_6$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_cam_r_7
  assign nodeVector_1_flitToPacket_cam_r_7$D_IN =
	     nodeVector_1_flitToPacket_cam_wires_7$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget :
	       nodeVector_1_flitToPacket_cam_r_7 ;
  assign nodeVector_1_flitToPacket_cam_r_7$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_flitsCounter_counter
  assign nodeVector_1_flitToPacket_flitsCounter_counter$D_IN =
	     nodeVector_1_flitToPacket_flitsCounter_increment_called$whas ?
	       ((nodeVector_1_flitToPacket_flitsCounter_counter == 2'd3) ?
		  2'd0 :
		  x__h244528) :
	       nodeVector_1_flitToPacket_flitsCounter_counter ;
  assign nodeVector_1_flitToPacket_flitsCounter_counter$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_flitsCounter_counter_1
  assign nodeVector_1_flitToPacket_flitsCounter_counter_1$D_IN =
	     nodeVector_1_flitToPacket_flitsCounter_increment_called_1$whas ?
	       ((nodeVector_1_flitToPacket_flitsCounter_counter_1 == 2'd3) ?
		  2'd0 :
		  x__h244731) :
	       nodeVector_1_flitToPacket_flitsCounter_counter_1 ;
  assign nodeVector_1_flitToPacket_flitsCounter_counter_1$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_flitsCounter_counter_2
  assign nodeVector_1_flitToPacket_flitsCounter_counter_2$D_IN =
	     nodeVector_1_flitToPacket_flitsCounter_increment_called_2$whas ?
	       ((nodeVector_1_flitToPacket_flitsCounter_counter_2 == 2'd3) ?
		  2'd0 :
		  x__h244934) :
	       nodeVector_1_flitToPacket_flitsCounter_counter_2 ;
  assign nodeVector_1_flitToPacket_flitsCounter_counter_2$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_flitsCounter_counter_3
  assign nodeVector_1_flitToPacket_flitsCounter_counter_3$D_IN =
	     nodeVector_1_flitToPacket_flitsCounter_increment_called_3$whas ?
	       ((nodeVector_1_flitToPacket_flitsCounter_counter_3 == 2'd3) ?
		  2'd0 :
		  x__h245137) :
	       nodeVector_1_flitToPacket_flitsCounter_counter_3 ;
  assign nodeVector_1_flitToPacket_flitsCounter_counter_3$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_flitsCounter_counter_4
  assign nodeVector_1_flitToPacket_flitsCounter_counter_4$D_IN =
	     nodeVector_1_flitToPacket_flitsCounter_increment_called_4$whas ?
	       ((nodeVector_1_flitToPacket_flitsCounter_counter_4 == 2'd3) ?
		  2'd0 :
		  x__h245340) :
	       nodeVector_1_flitToPacket_flitsCounter_counter_4 ;
  assign nodeVector_1_flitToPacket_flitsCounter_counter_4$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_flitsCounter_counter_5
  assign nodeVector_1_flitToPacket_flitsCounter_counter_5$D_IN =
	     nodeVector_1_flitToPacket_flitsCounter_increment_called_5$whas ?
	       ((nodeVector_1_flitToPacket_flitsCounter_counter_5 == 2'd3) ?
		  2'd0 :
		  x__h245543) :
	       nodeVector_1_flitToPacket_flitsCounter_counter_5 ;
  assign nodeVector_1_flitToPacket_flitsCounter_counter_5$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_flitsCounter_counter_6
  assign nodeVector_1_flitToPacket_flitsCounter_counter_6$D_IN =
	     nodeVector_1_flitToPacket_flitsCounter_increment_called_6$whas ?
	       ((nodeVector_1_flitToPacket_flitsCounter_counter_6 == 2'd3) ?
		  2'd0 :
		  x__h245746) :
	       nodeVector_1_flitToPacket_flitsCounter_counter_6 ;
  assign nodeVector_1_flitToPacket_flitsCounter_counter_6$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_flitsCounter_counter_7
  assign nodeVector_1_flitToPacket_flitsCounter_counter_7$D_IN =
	     nodeVector_1_flitToPacket_flitsCounter_increment_called_7$whas ?
	       ((nodeVector_1_flitToPacket_flitsCounter_counter_7 == 2'd3) ?
		  2'd0 :
		  x__h245949) :
	       nodeVector_1_flitToPacket_flitsCounter_counter_7 ;
  assign nodeVector_1_flitToPacket_flitsCounter_counter_7$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_indexPool_ii
  assign nodeVector_1_flitToPacket_indexPool_ii$D_IN =
	     nodeVector_1_flitToPacket_indexPool_ii + 3'd1 ;
  assign nodeVector_1_flitToPacket_indexPool_ii$EN =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_indexPool_initializePool ;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_data
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_data$D_IN =
	     nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
	       nodeVector_1_flitToPacket_indexPool_indexFifo_tempData_wires$wget :
	       nodeVector_1_flitToPacket_indexPool_indexFifo_tempData_r ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_data$EN =
	     IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d14596 &&
	     IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d11876 ==
	     5'd0 ;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_data_1
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_data_1$D_IN =
	     nodeVector_1_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_data_1$EN =
	     IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d14596 &&
	     IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d11876 ==
	     5'd1 ;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_data_2
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_data_2$D_IN =
	     nodeVector_1_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_data_2$EN =
	     IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d14596 &&
	     IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d11876 ==
	     5'd2 ;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_data_3
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_data_3$D_IN =
	     nodeVector_1_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_data_3$EN =
	     IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d14596 &&
	     IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d11876 ==
	     5'd3 ;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_data_4
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_data_4$D_IN =
	     nodeVector_1_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_data_4$EN =
	     IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d14596 &&
	     IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d11876 ==
	     5'd4 ;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_data_5
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_data_5$D_IN =
	     nodeVector_1_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_data_5$EN =
	     IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d14596 &&
	     IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d11876 ==
	     5'd5 ;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_data_6
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_data_6$D_IN =
	     nodeVector_1_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_data_6$EN =
	     IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d14596 &&
	     IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d11876 ==
	     5'd6 ;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_data_7
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_data_7$D_IN =
	     nodeVector_1_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_data_7$EN =
	     IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d14596 &&
	     IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d11876 ==
	     5'd7 ;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_r
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_r$D_IN =
	     nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_wires_2$whas ||
	     !nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_wires$whas &&
	     nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_r ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_r$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_r
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_r$D_IN =
	     def__h252061 ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_r$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_r
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_r$D_IN =
	     nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_wires_2$whas ||
	     (nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
		1'd0 :
		nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_r) ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_r$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_r
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_r$D_IN =
	     def__h251116 ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_r$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_tempData_r
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_tempData_r$D_IN =
	     nodeVector_1_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_tempData_r$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_r
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d14596 ?
		 5'b01010 :
		 IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d11876 } ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_indexPool_isInitDone
  assign nodeVector_1_flitToPacket_indexPool_isInitDone$D_IN = 1'd1 ;
  assign nodeVector_1_flitToPacket_indexPool_isInitDone$EN =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_indexPool_initializePool &&
	     nodeVector_1_flitToPacket_indexPool_ii == 3'd7 ;

  // register nodeVector_1_flitToPacket_packetFifo_ageCount
  assign nodeVector_1_flitToPacket_packetFifo_ageCount$D_IN =
	     (EN_deq1 ||
	      nodeVector_1_flitToPacket_packetFifo_ageCount == 32'd16) ?
	       32'd0 :
	       nodeVector_1_flitToPacket_packetFifo_ageCount + 32'd1 ;
  assign nodeVector_1_flitToPacket_packetFifo_ageCount$EN =
	     cnt0__h248299 != 4'd0 ;

  // register nodeVector_1_flitToPacket_packetFifo_fifo_data
  assign nodeVector_1_flitToPacket_packetFifo_fifo_data$D_IN =
	     { nodeVector_1_flitToPacket_stage3$D_OUT[16:15],
	       packet_msg__h272518 } ;
  assign nodeVector_1_flitToPacket_packetFifo_fifo_data$EN =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r[1:0] == 2'd0 ;

  // register nodeVector_1_flitToPacket_packetFifo_fifo_data_1
  assign nodeVector_1_flitToPacket_packetFifo_fifo_data_1$D_IN =
	     nodeVector_1_flitToPacket_packetFifo_fifo_data$D_IN ;
  assign nodeVector_1_flitToPacket_packetFifo_fifo_data_1$EN =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r[1:0] == 2'd1 ;

  // register nodeVector_1_flitToPacket_packetFifo_fifo_data_2
  assign nodeVector_1_flitToPacket_packetFifo_fifo_data_2$D_IN =
	     nodeVector_1_flitToPacket_packetFifo_fifo_data$D_IN ;
  assign nodeVector_1_flitToPacket_packetFifo_fifo_data_2$EN =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r[1:0] == 2'd2 ;

  // register nodeVector_1_flitToPacket_packetFifo_fifo_data_3
  assign nodeVector_1_flitToPacket_packetFifo_fifo_data_3$D_IN =
	     nodeVector_1_flitToPacket_packetFifo_fifo_data$D_IN ;
  assign nodeVector_1_flitToPacket_packetFifo_fifo_data_3$EN =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r[1:0] == 2'd3 ;

  // register nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r
  assign nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r$D_IN =
	     n__read__h272018 ;
  assign nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r
  assign nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r$D_IN =
	     def__h247473 ;
  assign nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt
  assign nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt$D_IN =
	     nodeVector_1_flitToPacket_ramArr_0_serverAdapt_ETC___d4701 ;
  assign nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt$EN =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd ;

  // register nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1
  assign nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1$D_IN =
	     { CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways &&
	       nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1_1$wget[1],
	       nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1_1$wget[0] } ;
  assign nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt
  assign nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt$D_IN =
	     nodeVector_1_flitToPacket_ramArr_1_serverAdapt_ETC___d4760 ;
  assign nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt$EN =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd ;

  // register nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1
  assign nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1$D_IN =
	     { CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways &&
	       nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1_1$wget[1],
	       nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1_1$wget[0] } ;
  assign nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt
  assign nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt$D_IN =
	     nodeVector_1_flitToPacket_ramArr_2_serverAdapt_ETC___d4819 ;
  assign nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt$EN =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd ;

  // register nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1
  assign nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1$D_IN =
	     { CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways &&
	       nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1_1$wget[1],
	       nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1_1$wget[0] } ;
  assign nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_validEntry_r
  assign nodeVector_1_flitToPacket_validEntry_r$D_IN =
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12977 ;
  assign nodeVector_1_flitToPacket_validEntry_r$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_validEntry_r_1
  assign nodeVector_1_flitToPacket_validEntry_r_1$D_IN =
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12979 ;
  assign nodeVector_1_flitToPacket_validEntry_r_1$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_validEntry_r_2
  assign nodeVector_1_flitToPacket_validEntry_r_2$D_IN =
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12981 ;
  assign nodeVector_1_flitToPacket_validEntry_r_2$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_validEntry_r_3
  assign nodeVector_1_flitToPacket_validEntry_r_3$D_IN =
	     !MUX_nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_probes$wset_1__SEL_1 &&
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12983 ;
  assign nodeVector_1_flitToPacket_validEntry_r_3$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_validEntry_r_4
  assign nodeVector_1_flitToPacket_validEntry_r_4$D_IN =
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12985 ;
  assign nodeVector_1_flitToPacket_validEntry_r_4$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_validEntry_r_5
  assign nodeVector_1_flitToPacket_validEntry_r_5$D_IN =
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12987 ;
  assign nodeVector_1_flitToPacket_validEntry_r_5$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_validEntry_r_6
  assign nodeVector_1_flitToPacket_validEntry_r_6$D_IN =
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12989 ;
  assign nodeVector_1_flitToPacket_validEntry_r_6$EN = 1'd1 ;

  // register nodeVector_1_flitToPacket_validEntry_r_7
  assign nodeVector_1_flitToPacket_validEntry_r_7$D_IN =
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12990 ;
  assign nodeVector_1_flitToPacket_validEntry_r_7$EN = 1'd1 ;

  // register nodeVector_1_packetToFlit_flitFifo_data
  assign nodeVector_1_packetToFlit_flitFifo_data$D_IN =
	     { 2'd1,
	       nodeVector_1_packetToFlit_packetFifo_taggedReg[33:32],
	       nodeVector_1_packetToFlit_fltCount_counter,
	       nodeVector_1_packetToFlit_pktCount_counter,
	       nodeVector_1_packetToFlit_vcCount_counter,
	       x_data__h144877 } ;
  assign nodeVector_1_packetToFlit_flitFifo_data$EN =
	     WILL_FIRE_RL_nodeVector_1_packetToFlit_enqFlit &&
	     nodeVector_1_packetToFlit_flitFifo_enqP_r[1:0] == 2'd0 ;

  // register nodeVector_1_packetToFlit_flitFifo_data_1
  assign nodeVector_1_packetToFlit_flitFifo_data_1$D_IN =
	     nodeVector_1_packetToFlit_flitFifo_data$D_IN ;
  assign nodeVector_1_packetToFlit_flitFifo_data_1$EN =
	     WILL_FIRE_RL_nodeVector_1_packetToFlit_enqFlit &&
	     nodeVector_1_packetToFlit_flitFifo_enqP_r[1:0] == 2'd1 ;

  // register nodeVector_1_packetToFlit_flitFifo_data_2
  assign nodeVector_1_packetToFlit_flitFifo_data_2$D_IN =
	     nodeVector_1_packetToFlit_flitFifo_data$D_IN ;
  assign nodeVector_1_packetToFlit_flitFifo_data_2$EN =
	     WILL_FIRE_RL_nodeVector_1_packetToFlit_enqFlit &&
	     nodeVector_1_packetToFlit_flitFifo_enqP_r[1:0] == 2'd2 ;

  // register nodeVector_1_packetToFlit_flitFifo_data_3
  assign nodeVector_1_packetToFlit_flitFifo_data_3$D_IN =
	     nodeVector_1_packetToFlit_flitFifo_data$D_IN ;
  assign nodeVector_1_packetToFlit_flitFifo_data_3$EN =
	     WILL_FIRE_RL_nodeVector_1_packetToFlit_enqFlit &&
	     nodeVector_1_packetToFlit_flitFifo_enqP_r[1:0] == 2'd3 ;

  // register nodeVector_1_packetToFlit_flitFifo_deqP_r
  assign nodeVector_1_packetToFlit_flitFifo_deqP_r$D_IN = n__read__h144209 ;
  assign nodeVector_1_packetToFlit_flitFifo_deqP_r$EN = 1'd1 ;

  // register nodeVector_1_packetToFlit_flitFifo_enqP_r
  assign nodeVector_1_packetToFlit_flitFifo_enqP_r$D_IN = def__h142476 ;
  assign nodeVector_1_packetToFlit_flitFifo_enqP_r$EN = 1'd1 ;

  // register nodeVector_1_packetToFlit_fltCount_counter
  assign nodeVector_1_packetToFlit_fltCount_counter$D_IN =
	     CAN_FIRE_RL_nodeVector_1_packetToFlit_enqFlit ?
	       ((nodeVector_1_packetToFlit_fltCount_counter == 2'd3) ?
		  2'd0 :
		  x__h143731) :
	       nodeVector_1_packetToFlit_fltCount_counter ;
  assign nodeVector_1_packetToFlit_fltCount_counter$EN = 1'd1 ;

  // register nodeVector_1_packetToFlit_packetFifo_taggedReg
  assign nodeVector_1_packetToFlit_packetFifo_taggedReg$D_IN =
	     { EN_enq1, enq1_packet } ;
  assign nodeVector_1_packetToFlit_packetFifo_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_1_packetToFlit_packetFifo_rule_update_final ;

  // register nodeVector_1_packetToFlit_pktCount_counter
  assign nodeVector_1_packetToFlit_pktCount_counter$D_IN =
	     nodeVector_1_packetToFlit_packetFifo_pw_deq$whas ?
	       ((nodeVector_1_packetToFlit_pktCount_counter == 4'd15) ?
		  4'd0 :
		  x__h143493) :
	       nodeVector_1_packetToFlit_pktCount_counter ;
  assign nodeVector_1_packetToFlit_pktCount_counter$EN = 1'd1 ;

  // register nodeVector_1_packetToFlit_vcCount_counter
  assign nodeVector_1_packetToFlit_vcCount_counter$D_IN =
	     nodeVector_1_packetToFlit_packetFifo_pw_deq$whas ?
	       !nodeVector_1_packetToFlit_vcCount_counter && x__h143970 :
	       nodeVector_1_packetToFlit_vcCount_counter ;
  assign nodeVector_1_packetToFlit_vcCount_counter$EN = 1'd1 ;

  // register nodeVector_1_upRingVcFifo_arbiter_priority_vector
  assign nodeVector_1_upRingVcFifo_arbiter_priority_vector$D_IN =
	     { nodeVector_1_upRingVcFifo_arbiter_priority_vec_ETC___d12523 ||
	       nodeVector_1_upRingVcFifo_arbiter_priority_vector[0] &&
	       nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_r,
	       nodeVector_1_upRingVcFifo_arbiter_priority_vec_ETC___d12952 } ;
  assign nodeVector_1_upRingVcFifo_arbiter_priority_vector$EN =
	     nodeVector_1_upRingVcFifo_arbiter_priority_vec_ETC___d12523 ||
	     nodeVector_1_upRingVcFifo_arbiter_priority_vec_ETC___d12952 ;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_0_data
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_data$D_IN =
	     nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_2_crossbar_level1Up_outPortDn_taggedReg[18:0] :
	       nodeVector_1_upRingVcFifo_vcFifoArr_0_tempData_r ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_data$EN =
	     IF_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14583 &&
	     IF_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11872 ==
	     4'd0 ;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1$D_IN =
	     nodeVector_1_upRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1$EN =
	     IF_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14583 &&
	     IF_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11872 ==
	     4'd1 ;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2$D_IN =
	     nodeVector_1_upRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2$EN =
	     IF_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14583 &&
	     IF_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11872 ==
	     4'd2 ;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3$D_IN =
	     nodeVector_1_upRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3$EN =
	     IF_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14583 &&
	     IF_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11872 ==
	     4'd3 ;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_r
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_r$D_IN =
	     nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas ||
	     !nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_wires$whas &&
	     nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_r$EN = 1'd1 ;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r$D_IN = def__h164743 ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r$EN = 1'd1 ;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_r
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_r$D_IN =
	     nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas ||
	     !nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_wires$whas &&
	     nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_r ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_r$EN = 1'd1 ;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_r
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_r$D_IN = def__h163798 ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_r$EN = 1'd1 ;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_0_tempData_r
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_tempData_r$D_IN =
	     nodeVector_1_upRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_tempData_r$EN = 1'd1 ;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_r
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14583 ?
		 4'b1010 :
		 IF_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11872 } ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_1_data
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_data$D_IN =
	     nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1$D_IN ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_data$EN =
	     IF_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14585 &&
	     IF_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11873 ==
	     4'd0 ;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1$D_IN =
	     nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_2_crossbar_level1Up_outPortDn_taggedReg[18:0] :
	       nodeVector_1_upRingVcFifo_vcFifoArr_1_tempData_r ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1$EN =
	     IF_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14585 &&
	     IF_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11873 ==
	     4'd1 ;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2$D_IN =
	     nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1$D_IN ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2$EN =
	     IF_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14585 &&
	     IF_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11873 ==
	     4'd2 ;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3$D_IN =
	     nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1$D_IN ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3$EN =
	     IF_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14585 &&
	     IF_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11873 ==
	     4'd3 ;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_r
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_r$D_IN =
	     nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas ||
	     !nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_wires$whas &&
	     nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_r$EN = 1'd1 ;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r$D_IN = def__h172241 ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r$EN = 1'd1 ;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_r
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_r$D_IN =
	     nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas ||
	     !nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_wires$whas &&
	     nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_r ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_r$EN = 1'd1 ;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_r
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_r$D_IN = def__h171296 ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_r$EN = 1'd1 ;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_1_tempData_r
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_tempData_r$D_IN =
	     nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1$D_IN ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_tempData_r$EN = 1'd1 ;

  // register nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_r
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14585 ?
		 4'b1010 :
		 IF_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11873 } ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_2_clientVcFifo_arbiter_priority_vector
  assign nodeVector_2_clientVcFifo_arbiter_priority_vector$D_IN =
	     { nodeVector_2_clientVcFifo_arbiter_priority_vec_ETC___d12639 ||
	       nodeVector_2_clientVcFifo_arbiter_priority_vector[0] &&
	       nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_r,
	       nodeVector_2_clientVcFifo_arbiter_priority_vec_ETC___d13005 } ;
  assign nodeVector_2_clientVcFifo_arbiter_priority_vector$EN =
	     nodeVector_2_clientVcFifo_arbiter_priority_vec_ETC___d12639 ||
	     nodeVector_2_clientVcFifo_arbiter_priority_vec_ETC___d13005 ;

  // register nodeVector_2_clientVcFifo_vcFifoArr_0_data
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_data$D_IN =
	     nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_wires$wget :
	       nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_r ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_data$EN =
	     IF_nodeVector_2_clientVcFifo_vcFifoArr_0_tempE_ETC___d14600 &&
	     IF_nodeVector_2_clientVcFifo_vcFifoArr_0_tempE_ETC___d11877 ==
	     4'd0 ;

  // register nodeVector_2_clientVcFifo_vcFifoArr_0_data_1
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_data_1$D_IN =
	     nodeVector_2_clientVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_data_1$EN =
	     IF_nodeVector_2_clientVcFifo_vcFifoArr_0_tempE_ETC___d14600 &&
	     IF_nodeVector_2_clientVcFifo_vcFifoArr_0_tempE_ETC___d11877 ==
	     4'd1 ;

  // register nodeVector_2_clientVcFifo_vcFifoArr_0_data_2
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_data_2$D_IN =
	     nodeVector_2_clientVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_data_2$EN =
	     IF_nodeVector_2_clientVcFifo_vcFifoArr_0_tempE_ETC___d14600 &&
	     IF_nodeVector_2_clientVcFifo_vcFifoArr_0_tempE_ETC___d11877 ==
	     4'd2 ;

  // register nodeVector_2_clientVcFifo_vcFifoArr_0_data_3
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_data_3$D_IN =
	     nodeVector_2_clientVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_data_3$EN =
	     IF_nodeVector_2_clientVcFifo_vcFifoArr_0_tempE_ETC___d14600 &&
	     IF_nodeVector_2_clientVcFifo_vcFifoArr_0_tempE_ETC___d11877 ==
	     4'd3 ;

  // register nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_r
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_r$D_IN =
	     nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_wires_2$whas ||
	     !nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_wires$whas &&
	     nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_r$EN = 1'd1 ;

  // register nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r$D_IN = def__h288789 ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r$EN = 1'd1 ;

  // register nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_r
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_r$D_IN =
	     nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_wires_2$whas ||
	     !nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_wires$whas &&
	     nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_r ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_r$EN = 1'd1 ;

  // register nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_r
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_r$D_IN = def__h287844 ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_r$EN = 1'd1 ;

  // register nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_r
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_r$D_IN =
	     nodeVector_2_clientVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_r$EN = 1'd1 ;

  // register nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_r
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_2_clientVcFifo_vcFifoArr_0_tempE_ETC___d14600 ?
		 4'b1010 :
		 IF_nodeVector_2_clientVcFifo_vcFifoArr_0_tempE_ETC___d11877 } ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_2_clientVcFifo_vcFifoArr_1_data
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_data$D_IN =
	     nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_wires$wget :
	       nodeVector_2_clientVcFifo_vcFifoArr_1_tempData_r ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_data$EN =
	     IF_nodeVector_2_clientVcFifo_vcFifoArr_1_tempE_ETC___d14602 &&
	     IF_nodeVector_2_clientVcFifo_vcFifoArr_1_tempE_ETC___d11878 ==
	     4'd0 ;

  // register nodeVector_2_clientVcFifo_vcFifoArr_1_data_1
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_data_1$D_IN =
	     nodeVector_2_clientVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_data_1$EN =
	     IF_nodeVector_2_clientVcFifo_vcFifoArr_1_tempE_ETC___d14602 &&
	     IF_nodeVector_2_clientVcFifo_vcFifoArr_1_tempE_ETC___d11878 ==
	     4'd1 ;

  // register nodeVector_2_clientVcFifo_vcFifoArr_1_data_2
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_data_2$D_IN =
	     nodeVector_2_clientVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_data_2$EN =
	     IF_nodeVector_2_clientVcFifo_vcFifoArr_1_tempE_ETC___d14602 &&
	     IF_nodeVector_2_clientVcFifo_vcFifoArr_1_tempE_ETC___d11878 ==
	     4'd2 ;

  // register nodeVector_2_clientVcFifo_vcFifoArr_1_data_3
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_data_3$D_IN =
	     nodeVector_2_clientVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_data_3$EN =
	     IF_nodeVector_2_clientVcFifo_vcFifoArr_1_tempE_ETC___d14602 &&
	     IF_nodeVector_2_clientVcFifo_vcFifoArr_1_tempE_ETC___d11878 ==
	     4'd3 ;

  // register nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_r
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_r$D_IN =
	     nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_wires_2$whas ||
	     !nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_wires$whas &&
	     nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_r$EN = 1'd1 ;

  // register nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r$D_IN = def__h296287 ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r$EN = 1'd1 ;

  // register nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_r
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_r$D_IN =
	     nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_wires_2$whas ||
	     !nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_wires$whas &&
	     nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_r ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_r$EN = 1'd1 ;

  // register nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_r
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_r$D_IN = def__h295342 ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_r$EN = 1'd1 ;

  // register nodeVector_2_clientVcFifo_vcFifoArr_1_tempData_r
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_tempData_r$D_IN =
	     nodeVector_2_clientVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_tempData_r$EN = 1'd1 ;

  // register nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_r
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_2_clientVcFifo_vcFifoArr_1_tempE_ETC___d14602 ?
		 4'b1010 :
		 IF_nodeVector_2_clientVcFifo_vcFifoArr_1_tempE_ETC___d11878 } ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg
  assign nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg$D_IN = 22'b0 ;
  assign nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg$EN =
	     nodeVector_2_crossbar_level0Dn_inPortDn_pw_deq$whas ;

  // register nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg
  assign nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_2_fromDownVCFifoToCrossbar,
	       nodeVector_2_crossbar_level0Dn_inPortUp_rw_enq$wget } ;
  assign nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_inPortUp_rule_update_final ;

  // register nodeVector_2_crossbar_level0Dn_outPortDn_taggedReg
  assign nodeVector_2_crossbar_level0Dn_outPortDn_taggedReg$D_IN =
	     { nodeVector_2_crossbar_level0Dn_outPortDn_rw_enq$whas,
	       nodeVector_2_crossbar_level0Dn_outPortDn_rw_enq$wget } ;
  assign nodeVector_2_crossbar_level0Dn_outPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_outPortDn_rule_update_final ;

  // register nodeVector_2_crossbar_level0Dn_outPortUp_taggedReg
  assign nodeVector_2_crossbar_level0Dn_outPortUp_taggedReg$D_IN =
	     { nodeVector_2_crossbar_level0Dn_outPortUp_rw_enq$whas,
	       nodeVector_2_crossbar_level0Dn_outPortUp_rw_enq$wget } ;
  assign nodeVector_2_crossbar_level0Dn_outPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Dn_outPortUp_rule_update_final ;

  // register nodeVector_2_crossbar_level0Dn_portSelect
  assign nodeVector_2_crossbar_level0Dn_portSelect$D_IN =
	     ~nodeVector_2_crossbar_level0Dn_portSelect ;
  assign nodeVector_2_crossbar_level0Dn_portSelect$EN =
	     WILL_FIRE_RL_nodeVector_2_crossbar_level0Dn_portSelectControl &&
	     nodeVector_2_crossbar_level0Dn_wireInUpReq$wget[19] ==
	     nodeVector_2_crossbar_level0Dn_wireInDnReq$wget[19] ;

  // register nodeVector_2_crossbar_level0Up_inPortDn_taggedReg
  assign nodeVector_2_crossbar_level0Up_inPortDn_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_2_fromClientVCFifoToCrossbar,
	       nodeVector_2_crossbar_level0Up_inPortDn_rw_enq$wget } ;
  assign nodeVector_2_crossbar_level0Up_inPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_inPortDn_rule_update_final ;

  // register nodeVector_2_crossbar_level0Up_inPortUp_taggedReg
  assign nodeVector_2_crossbar_level0Up_inPortUp_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_2_fromUpVCFifoToCrossbar,
	       nodeVector_2_crossbar_level0Up_inPortUp_rw_enq$wget } ;
  assign nodeVector_2_crossbar_level0Up_inPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_inPortUp_rule_update_final ;

  // register nodeVector_2_crossbar_level0Up_outPortDn_taggedReg
  assign nodeVector_2_crossbar_level0Up_outPortDn_taggedReg$D_IN =
	     { nodeVector_2_crossbar_level0Up_outPortDn_rw_enq$whas,
	       nodeVector_2_crossbar_level0Up_outPortDn_rw_enq$wget } ;
  assign nodeVector_2_crossbar_level0Up_outPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_outPortDn_rule_update_final ;

  // register nodeVector_2_crossbar_level0Up_outPortUp_taggedReg
  assign nodeVector_2_crossbar_level0Up_outPortUp_taggedReg$D_IN =
	     { nodeVector_2_crossbar_level0Up_outPortUp_rw_enq$whas,
	       nodeVector_2_crossbar_level0Up_outPortUp_rw_enq$wget } ;
  assign nodeVector_2_crossbar_level0Up_outPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level0Up_outPortUp_rule_update_final ;

  // register nodeVector_2_crossbar_level0Up_portSelect
  assign nodeVector_2_crossbar_level0Up_portSelect$D_IN =
	     ~nodeVector_2_crossbar_level0Up_portSelect ;
  assign nodeVector_2_crossbar_level0Up_portSelect$EN =
	     WILL_FIRE_RL_nodeVector_2_crossbar_level0Up_portSelectControl &&
	     nodeVector_2_crossbar_level0Up_wireInUpReq$wget[19] ==
	     nodeVector_2_crossbar_level0Up_wireInDnReq$wget[19] ;

  // register nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg
  assign nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_2_crossbar_rowDnToRowDn,
	       nodeVector_2_crossbar_level0Dn_outPortDn_taggedReg[20:0] } ;
  assign nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_inPortDn_rule_update_final ;

  // register nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg
  assign nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_2_crossbar_rowUpToRowDn,
	       nodeVector_2_crossbar_level0Up_outPortDn_taggedReg[20:0] } ;
  assign nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_inPortUp_rule_update_final ;

  // register nodeVector_2_crossbar_level1Dn_outPortDn_taggedReg
  assign nodeVector_2_crossbar_level1Dn_outPortDn_taggedReg$D_IN =
	     { nodeVector_2_crossbar_level1Dn_outPortDn_rw_enq$whas,
	       nodeVector_2_crossbar_level1Dn_outPortDn_rw_enq$wget } ;
  assign nodeVector_2_crossbar_level1Dn_outPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_outPortDn_rule_update_final ;

  // register nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg
  assign nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg$D_IN =
	     { nodeVector_2_crossbar_level1Dn_outPortUp_rw_enq$whas,
	       nodeVector_2_crossbar_level1Dn_outPortUp_rw_enq$wget } ;
  assign nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Dn_outPortUp_rule_update_final ;

  // register nodeVector_2_crossbar_level1Dn_portSelect
  assign nodeVector_2_crossbar_level1Dn_portSelect$D_IN =
	     ~nodeVector_2_crossbar_level1Dn_portSelect ;
  assign nodeVector_2_crossbar_level1Dn_portSelect$EN =
	     WILL_FIRE_RL_nodeVector_2_crossbar_level1Dn_portSelectControl &&
	     nodeVector_2_crossbar_level1Dn_wireInUpReq$wget[20] ==
	     nodeVector_2_crossbar_level1Dn_wireInDnReq$wget[20] ;

  // register nodeVector_2_crossbar_level1Up_inPortDn_taggedReg
  assign nodeVector_2_crossbar_level1Up_inPortDn_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_2_crossbar_rowDnToRowUp,
	       nodeVector_2_crossbar_level0Dn_outPortUp_taggedReg[20:0] } ;
  assign nodeVector_2_crossbar_level1Up_inPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_inPortDn_rule_update_final ;

  // register nodeVector_2_crossbar_level1Up_inPortUp_taggedReg
  assign nodeVector_2_crossbar_level1Up_inPortUp_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_2_crossbar_rowUpToRowUp,
	       nodeVector_2_crossbar_level0Up_outPortUp_taggedReg[20:0] } ;
  assign nodeVector_2_crossbar_level1Up_inPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_inPortUp_rule_update_final ;

  // register nodeVector_2_crossbar_level1Up_outPortDn_taggedReg
  assign nodeVector_2_crossbar_level1Up_outPortDn_taggedReg$D_IN =
	     { nodeVector_2_crossbar_level1Up_outPortDn_rw_enq$whas,
	       nodeVector_2_crossbar_level1Up_outPortDn_rw_enq$wget } ;
  assign nodeVector_2_crossbar_level1Up_outPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_outPortDn_rule_update_final ;

  // register nodeVector_2_crossbar_level1Up_outPortUp_taggedReg
  assign nodeVector_2_crossbar_level1Up_outPortUp_taggedReg$D_IN =
	     { nodeVector_2_crossbar_level1Up_outPortUp_rw_enq$whas,
	       nodeVector_2_crossbar_level1Up_outPortUp_rw_enq$wget } ;
  assign nodeVector_2_crossbar_level1Up_outPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_2_crossbar_level1Up_outPortUp_rule_update_final ;

  // register nodeVector_2_crossbar_level1Up_portSelect
  assign nodeVector_2_crossbar_level1Up_portSelect$D_IN =
	     ~nodeVector_2_crossbar_level1Up_portSelect ;
  assign nodeVector_2_crossbar_level1Up_portSelect$EN =
	     WILL_FIRE_RL_nodeVector_2_crossbar_level1Up_portSelectControl &&
	     nodeVector_2_crossbar_level1Up_wireInUpReq$wget[20] ==
	     nodeVector_2_crossbar_level1Up_wireInDnReq$wget[20] ;

  // register nodeVector_2_downRingVcFifo_arbiter_priority_vector
  assign nodeVector_2_downRingVcFifo_arbiter_priority_vector$D_IN =
	     { nodeVector_2_downRingVcFifo_arbiter_priority_v_ETC___d12653 ||
	       nodeVector_2_downRingVcFifo_arbiter_priority_vector[0] &&
	       nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_r,
	       nodeVector_2_downRingVcFifo_arbiter_priority_v_ETC___d13011 } ;
  assign nodeVector_2_downRingVcFifo_arbiter_priority_vector$EN =
	     nodeVector_2_downRingVcFifo_arbiter_priority_v_ETC___d12653 ||
	     nodeVector_2_downRingVcFifo_arbiter_priority_v_ETC___d13011 ;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_0_data
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_data$D_IN =
	     nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_1_crossbar_level1Up_outPortUp_taggedReg[18:0] :
	       nodeVector_2_downRingVcFifo_vcFifoArr_0_tempData_r ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_data$EN =
	     IF_nodeVector_2_downRingVcFifo_vcFifoArr_0_tem_ETC___d14608 &&
	     IF_nodeVector_2_downRingVcFifo_vcFifoArr_0_tem_ETC___d11881 ==
	     4'd0 ;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1$D_IN =
	     nodeVector_2_downRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1$EN =
	     IF_nodeVector_2_downRingVcFifo_vcFifoArr_0_tem_ETC___d14608 &&
	     IF_nodeVector_2_downRingVcFifo_vcFifoArr_0_tem_ETC___d11881 ==
	     4'd1 ;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2$D_IN =
	     nodeVector_2_downRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2$EN =
	     IF_nodeVector_2_downRingVcFifo_vcFifoArr_0_tem_ETC___d14608 &&
	     IF_nodeVector_2_downRingVcFifo_vcFifoArr_0_tem_ETC___d11881 ==
	     4'd2 ;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3$D_IN =
	     nodeVector_2_downRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3$EN =
	     IF_nodeVector_2_downRingVcFifo_vcFifoArr_0_tem_ETC___d14608 &&
	     IF_nodeVector_2_downRingVcFifo_vcFifoArr_0_tem_ETC___d11881 ==
	     4'd3 ;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_r
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_r$D_IN =
	     nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas ||
	     !nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_wires$whas &&
	     nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_r$EN = 1'd1 ;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r$D_IN = def__h323217 ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r$EN = 1'd1 ;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_r
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_r$D_IN =
	     nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas ||
	     !nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_wires$whas &&
	     nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_r ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_r$EN = 1'd1 ;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_r
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_r$D_IN = def__h322272 ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_r$EN = 1'd1 ;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_0_tempData_r
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_tempData_r$D_IN =
	     nodeVector_2_downRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_tempData_r$EN = 1'd1 ;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_r
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_2_downRingVcFifo_vcFifoArr_0_tem_ETC___d14608 ?
		 4'b1010 :
		 IF_nodeVector_2_downRingVcFifo_vcFifoArr_0_tem_ETC___d11881 } ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_1_data
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_data$D_IN =
	     nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_1_crossbar_level1Up_outPortUp_taggedReg[18:0] :
	       nodeVector_2_downRingVcFifo_vcFifoArr_1_tempData_r ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_data$EN =
	     IF_nodeVector_2_downRingVcFifo_vcFifoArr_1_tem_ETC___d14610 &&
	     IF_nodeVector_2_downRingVcFifo_vcFifoArr_1_tem_ETC___d11882 ==
	     4'd0 ;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1$D_IN =
	     nodeVector_2_downRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1$EN =
	     IF_nodeVector_2_downRingVcFifo_vcFifoArr_1_tem_ETC___d14610 &&
	     IF_nodeVector_2_downRingVcFifo_vcFifoArr_1_tem_ETC___d11882 ==
	     4'd1 ;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2$D_IN =
	     nodeVector_2_downRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2$EN =
	     IF_nodeVector_2_downRingVcFifo_vcFifoArr_1_tem_ETC___d14610 &&
	     IF_nodeVector_2_downRingVcFifo_vcFifoArr_1_tem_ETC___d11882 ==
	     4'd2 ;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3$D_IN =
	     nodeVector_2_downRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3$EN =
	     IF_nodeVector_2_downRingVcFifo_vcFifoArr_1_tem_ETC___d14610 &&
	     IF_nodeVector_2_downRingVcFifo_vcFifoArr_1_tem_ETC___d11882 ==
	     4'd3 ;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_r
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_r$D_IN =
	     nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas ||
	     !nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_wires$whas &&
	     nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_r$EN = 1'd1 ;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r$D_IN = def__h330715 ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r$EN = 1'd1 ;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_r
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_r$D_IN =
	     nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas ||
	     !nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_wires$whas &&
	     nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_r ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_r$EN = 1'd1 ;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_r
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_r$D_IN = def__h329770 ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_r$EN = 1'd1 ;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_1_tempData_r
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_tempData_r$D_IN =
	     nodeVector_2_downRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_tempData_r$EN = 1'd1 ;

  // register nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_r
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_2_downRingVcFifo_vcFifoArr_1_tem_ETC___d14610 ?
		 4'b1010 :
		 IF_nodeVector_2_downRingVcFifo_vcFifoArr_1_tem_ETC___d11882 } ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_cam_r
  assign nodeVector_2_flitToPacket_cam_r$D_IN =
	     nodeVector_2_flitToPacket_cam_wires$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget :
	       nodeVector_2_flitToPacket_cam_r ;
  assign nodeVector_2_flitToPacket_cam_r$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_cam_r_1
  assign nodeVector_2_flitToPacket_cam_r_1$D_IN =
	     nodeVector_2_flitToPacket_cam_wires_1_1$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget :
	       nodeVector_2_flitToPacket_cam_r_1 ;
  assign nodeVector_2_flitToPacket_cam_r_1$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_cam_r_2
  assign nodeVector_2_flitToPacket_cam_r_2$D_IN =
	     nodeVector_2_flitToPacket_cam_wires_2$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget :
	       nodeVector_2_flitToPacket_cam_r_2 ;
  assign nodeVector_2_flitToPacket_cam_r_2$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_cam_r_3
  assign nodeVector_2_flitToPacket_cam_r_3$D_IN =
	     nodeVector_2_flitToPacket_cam_wires_3$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget :
	       nodeVector_2_flitToPacket_cam_r_3 ;
  assign nodeVector_2_flitToPacket_cam_r_3$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_cam_r_4
  assign nodeVector_2_flitToPacket_cam_r_4$D_IN =
	     nodeVector_2_flitToPacket_cam_wires_4$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget :
	       nodeVector_2_flitToPacket_cam_r_4 ;
  assign nodeVector_2_flitToPacket_cam_r_4$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_cam_r_5
  assign nodeVector_2_flitToPacket_cam_r_5$D_IN =
	     nodeVector_2_flitToPacket_cam_wires_5$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget :
	       nodeVector_2_flitToPacket_cam_r_5 ;
  assign nodeVector_2_flitToPacket_cam_r_5$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_cam_r_6
  assign nodeVector_2_flitToPacket_cam_r_6$D_IN =
	     nodeVector_2_flitToPacket_cam_wires_6$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget :
	       nodeVector_2_flitToPacket_cam_r_6 ;
  assign nodeVector_2_flitToPacket_cam_r_6$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_cam_r_7
  assign nodeVector_2_flitToPacket_cam_r_7$D_IN =
	     nodeVector_2_flitToPacket_cam_wires_7$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget :
	       nodeVector_2_flitToPacket_cam_r_7 ;
  assign nodeVector_2_flitToPacket_cam_r_7$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_flitsCounter_counter
  assign nodeVector_2_flitToPacket_flitsCounter_counter$D_IN =
	     nodeVector_2_flitToPacket_flitsCounter_increment_called$whas ?
	       ((nodeVector_2_flitToPacket_flitsCounter_counter == 2'd3) ?
		  2'd0 :
		  x__h385788) :
	       nodeVector_2_flitToPacket_flitsCounter_counter ;
  assign nodeVector_2_flitToPacket_flitsCounter_counter$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_flitsCounter_counter_1
  assign nodeVector_2_flitToPacket_flitsCounter_counter_1$D_IN =
	     nodeVector_2_flitToPacket_flitsCounter_increment_called_1$whas ?
	       ((nodeVector_2_flitToPacket_flitsCounter_counter_1 == 2'd3) ?
		  2'd0 :
		  x__h385991) :
	       nodeVector_2_flitToPacket_flitsCounter_counter_1 ;
  assign nodeVector_2_flitToPacket_flitsCounter_counter_1$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_flitsCounter_counter_2
  assign nodeVector_2_flitToPacket_flitsCounter_counter_2$D_IN =
	     nodeVector_2_flitToPacket_flitsCounter_increment_called_2$whas ?
	       ((nodeVector_2_flitToPacket_flitsCounter_counter_2 == 2'd3) ?
		  2'd0 :
		  x__h386194) :
	       nodeVector_2_flitToPacket_flitsCounter_counter_2 ;
  assign nodeVector_2_flitToPacket_flitsCounter_counter_2$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_flitsCounter_counter_3
  assign nodeVector_2_flitToPacket_flitsCounter_counter_3$D_IN =
	     nodeVector_2_flitToPacket_flitsCounter_increment_called_3$whas ?
	       ((nodeVector_2_flitToPacket_flitsCounter_counter_3 == 2'd3) ?
		  2'd0 :
		  x__h386397) :
	       nodeVector_2_flitToPacket_flitsCounter_counter_3 ;
  assign nodeVector_2_flitToPacket_flitsCounter_counter_3$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_flitsCounter_counter_4
  assign nodeVector_2_flitToPacket_flitsCounter_counter_4$D_IN =
	     nodeVector_2_flitToPacket_flitsCounter_increment_called_4$whas ?
	       ((nodeVector_2_flitToPacket_flitsCounter_counter_4 == 2'd3) ?
		  2'd0 :
		  x__h386600) :
	       nodeVector_2_flitToPacket_flitsCounter_counter_4 ;
  assign nodeVector_2_flitToPacket_flitsCounter_counter_4$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_flitsCounter_counter_5
  assign nodeVector_2_flitToPacket_flitsCounter_counter_5$D_IN =
	     nodeVector_2_flitToPacket_flitsCounter_increment_called_5$whas ?
	       ((nodeVector_2_flitToPacket_flitsCounter_counter_5 == 2'd3) ?
		  2'd0 :
		  x__h386803) :
	       nodeVector_2_flitToPacket_flitsCounter_counter_5 ;
  assign nodeVector_2_flitToPacket_flitsCounter_counter_5$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_flitsCounter_counter_6
  assign nodeVector_2_flitToPacket_flitsCounter_counter_6$D_IN =
	     nodeVector_2_flitToPacket_flitsCounter_increment_called_6$whas ?
	       ((nodeVector_2_flitToPacket_flitsCounter_counter_6 == 2'd3) ?
		  2'd0 :
		  x__h387006) :
	       nodeVector_2_flitToPacket_flitsCounter_counter_6 ;
  assign nodeVector_2_flitToPacket_flitsCounter_counter_6$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_flitsCounter_counter_7
  assign nodeVector_2_flitToPacket_flitsCounter_counter_7$D_IN =
	     nodeVector_2_flitToPacket_flitsCounter_increment_called_7$whas ?
	       ((nodeVector_2_flitToPacket_flitsCounter_counter_7 == 2'd3) ?
		  2'd0 :
		  x__h387209) :
	       nodeVector_2_flitToPacket_flitsCounter_counter_7 ;
  assign nodeVector_2_flitToPacket_flitsCounter_counter_7$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_indexPool_ii
  assign nodeVector_2_flitToPacket_indexPool_ii$D_IN =
	     nodeVector_2_flitToPacket_indexPool_ii + 3'd1 ;
  assign nodeVector_2_flitToPacket_indexPool_ii$EN =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_indexPool_initializePool ;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_data
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_data$D_IN =
	     nodeVector_2_flitToPacket_indexPool_indexFifo_data_1$D_IN ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_data$EN =
	     IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d14617 &&
	     IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d11883 ==
	     5'd0 ;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_data_1
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_data_1$D_IN =
	     nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
	       nodeVector_2_flitToPacket_indexPool_indexFifo_tempData_wires$wget :
	       nodeVector_2_flitToPacket_indexPool_indexFifo_tempData_r ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_data_1$EN =
	     IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d14617 &&
	     IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d11883 ==
	     5'd1 ;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_data_2
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_data_2$D_IN =
	     nodeVector_2_flitToPacket_indexPool_indexFifo_data_1$D_IN ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_data_2$EN =
	     IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d14617 &&
	     IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d11883 ==
	     5'd2 ;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_data_3
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_data_3$D_IN =
	     nodeVector_2_flitToPacket_indexPool_indexFifo_data_1$D_IN ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_data_3$EN =
	     IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d14617 &&
	     IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d11883 ==
	     5'd3 ;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_data_4
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_data_4$D_IN =
	     nodeVector_2_flitToPacket_indexPool_indexFifo_data_1$D_IN ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_data_4$EN =
	     IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d14617 &&
	     IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d11883 ==
	     5'd4 ;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_data_5
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_data_5$D_IN =
	     nodeVector_2_flitToPacket_indexPool_indexFifo_data_1$D_IN ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_data_5$EN =
	     IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d14617 &&
	     IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d11883 ==
	     5'd5 ;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_data_6
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_data_6$D_IN =
	     nodeVector_2_flitToPacket_indexPool_indexFifo_data_1$D_IN ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_data_6$EN =
	     IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d14617 &&
	     IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d11883 ==
	     5'd6 ;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_data_7
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_data_7$D_IN =
	     nodeVector_2_flitToPacket_indexPool_indexFifo_data_1$D_IN ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_data_7$EN =
	     IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d14617 &&
	     IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d11883 ==
	     5'd7 ;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_r
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_r$D_IN =
	     nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_wires_2$whas ||
	     !nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_wires$whas &&
	     nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_r ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_r$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_r
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_r$D_IN =
	     def__h393321 ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_r$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_r
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_r$D_IN =
	     nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_wires_2$whas ||
	     (nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
		1'd0 :
		nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_r) ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_r$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_r
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_r$D_IN =
	     def__h392376 ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_r$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_tempData_r
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_tempData_r$D_IN =
	     nodeVector_2_flitToPacket_indexPool_indexFifo_data_1$D_IN ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_tempData_r$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_r
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d14617 ?
		 5'b01010 :
		 IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d11883 } ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_indexPool_isInitDone
  assign nodeVector_2_flitToPacket_indexPool_isInitDone$D_IN = 1'd1 ;
  assign nodeVector_2_flitToPacket_indexPool_isInitDone$EN =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_indexPool_initializePool &&
	     nodeVector_2_flitToPacket_indexPool_ii == 3'd7 ;

  // register nodeVector_2_flitToPacket_packetFifo_ageCount
  assign nodeVector_2_flitToPacket_packetFifo_ageCount$D_IN =
	     (EN_deq2 ||
	      nodeVector_2_flitToPacket_packetFifo_ageCount == 32'd16) ?
	       32'd0 :
	       nodeVector_2_flitToPacket_packetFifo_ageCount + 32'd1 ;
  assign nodeVector_2_flitToPacket_packetFifo_ageCount$EN =
	     cnt0__h389559 != 4'd0 ;

  // register nodeVector_2_flitToPacket_packetFifo_fifo_data
  assign nodeVector_2_flitToPacket_packetFifo_fifo_data$D_IN =
	     { nodeVector_2_flitToPacket_stage3$D_OUT[16:15],
	       packet_msg__h413778 } ;
  assign nodeVector_2_flitToPacket_packetFifo_fifo_data$EN =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r[1:0] == 2'd0 ;

  // register nodeVector_2_flitToPacket_packetFifo_fifo_data_1
  assign nodeVector_2_flitToPacket_packetFifo_fifo_data_1$D_IN =
	     nodeVector_2_flitToPacket_packetFifo_fifo_data$D_IN ;
  assign nodeVector_2_flitToPacket_packetFifo_fifo_data_1$EN =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r[1:0] == 2'd1 ;

  // register nodeVector_2_flitToPacket_packetFifo_fifo_data_2
  assign nodeVector_2_flitToPacket_packetFifo_fifo_data_2$D_IN =
	     nodeVector_2_flitToPacket_packetFifo_fifo_data$D_IN ;
  assign nodeVector_2_flitToPacket_packetFifo_fifo_data_2$EN =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r[1:0] == 2'd2 ;

  // register nodeVector_2_flitToPacket_packetFifo_fifo_data_3
  assign nodeVector_2_flitToPacket_packetFifo_fifo_data_3$D_IN =
	     nodeVector_2_flitToPacket_packetFifo_fifo_data$D_IN ;
  assign nodeVector_2_flitToPacket_packetFifo_fifo_data_3$EN =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r[1:0] == 2'd3 ;

  // register nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r
  assign nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r$D_IN =
	     n__read__h413278 ;
  assign nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r
  assign nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r$D_IN =
	     def__h388733 ;
  assign nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt
  assign nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt$D_IN =
	     nodeVector_2_flitToPacket_ramArr_0_serverAdapt_ETC___d7601 ;
  assign nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt$EN =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd ;

  // register nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1
  assign nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1$D_IN =
	     { CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways &&
	       nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1_1$wget[1],
	       nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1_1$wget[0] } ;
  assign nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt
  assign nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt$D_IN =
	     nodeVector_2_flitToPacket_ramArr_1_serverAdapt_ETC___d7660 ;
  assign nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt$EN =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd ;

  // register nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1
  assign nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1$D_IN =
	     { CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways &&
	       nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1_1$wget[1],
	       nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1_1$wget[0] } ;
  assign nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt
  assign nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt$D_IN =
	     nodeVector_2_flitToPacket_ramArr_2_serverAdapt_ETC___d7719 ;
  assign nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt$EN =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd ;

  // register nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1
  assign nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1$D_IN =
	     { CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways &&
	       nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1_1$wget[1],
	       nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1_1$wget[0] } ;
  assign nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_validEntry_r
  assign nodeVector_2_flitToPacket_validEntry_r$D_IN =
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13033 ;
  assign nodeVector_2_flitToPacket_validEntry_r$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_validEntry_r_1
  assign nodeVector_2_flitToPacket_validEntry_r_1$D_IN =
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13035 ;
  assign nodeVector_2_flitToPacket_validEntry_r_1$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_validEntry_r_2
  assign nodeVector_2_flitToPacket_validEntry_r_2$D_IN =
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13037 ;
  assign nodeVector_2_flitToPacket_validEntry_r_2$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_validEntry_r_3
  assign nodeVector_2_flitToPacket_validEntry_r_3$D_IN =
	     !MUX_nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_probes$wset_1__SEL_1 &&
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13039 ;
  assign nodeVector_2_flitToPacket_validEntry_r_3$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_validEntry_r_4
  assign nodeVector_2_flitToPacket_validEntry_r_4$D_IN =
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13041 ;
  assign nodeVector_2_flitToPacket_validEntry_r_4$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_validEntry_r_5
  assign nodeVector_2_flitToPacket_validEntry_r_5$D_IN =
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13043 ;
  assign nodeVector_2_flitToPacket_validEntry_r_5$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_validEntry_r_6
  assign nodeVector_2_flitToPacket_validEntry_r_6$D_IN =
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13045 ;
  assign nodeVector_2_flitToPacket_validEntry_r_6$EN = 1'd1 ;

  // register nodeVector_2_flitToPacket_validEntry_r_7
  assign nodeVector_2_flitToPacket_validEntry_r_7$D_IN =
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13046 ;
  assign nodeVector_2_flitToPacket_validEntry_r_7$EN = 1'd1 ;

  // register nodeVector_2_packetToFlit_flitFifo_data
  assign nodeVector_2_packetToFlit_flitFifo_data$D_IN =
	     { 2'd2,
	       nodeVector_2_packetToFlit_packetFifo_taggedReg[33:32],
	       nodeVector_2_packetToFlit_fltCount_counter,
	       nodeVector_2_packetToFlit_pktCount_counter,
	       nodeVector_2_packetToFlit_vcCount_counter,
	       x_data__h286137 } ;
  assign nodeVector_2_packetToFlit_flitFifo_data$EN =
	     WILL_FIRE_RL_nodeVector_2_packetToFlit_enqFlit &&
	     nodeVector_2_packetToFlit_flitFifo_enqP_r[1:0] == 2'd0 ;

  // register nodeVector_2_packetToFlit_flitFifo_data_1
  assign nodeVector_2_packetToFlit_flitFifo_data_1$D_IN =
	     nodeVector_2_packetToFlit_flitFifo_data$D_IN ;
  assign nodeVector_2_packetToFlit_flitFifo_data_1$EN =
	     WILL_FIRE_RL_nodeVector_2_packetToFlit_enqFlit &&
	     nodeVector_2_packetToFlit_flitFifo_enqP_r[1:0] == 2'd1 ;

  // register nodeVector_2_packetToFlit_flitFifo_data_2
  assign nodeVector_2_packetToFlit_flitFifo_data_2$D_IN =
	     nodeVector_2_packetToFlit_flitFifo_data$D_IN ;
  assign nodeVector_2_packetToFlit_flitFifo_data_2$EN =
	     WILL_FIRE_RL_nodeVector_2_packetToFlit_enqFlit &&
	     nodeVector_2_packetToFlit_flitFifo_enqP_r[1:0] == 2'd2 ;

  // register nodeVector_2_packetToFlit_flitFifo_data_3
  assign nodeVector_2_packetToFlit_flitFifo_data_3$D_IN =
	     nodeVector_2_packetToFlit_flitFifo_data$D_IN ;
  assign nodeVector_2_packetToFlit_flitFifo_data_3$EN =
	     WILL_FIRE_RL_nodeVector_2_packetToFlit_enqFlit &&
	     nodeVector_2_packetToFlit_flitFifo_enqP_r[1:0] == 2'd3 ;

  // register nodeVector_2_packetToFlit_flitFifo_deqP_r
  assign nodeVector_2_packetToFlit_flitFifo_deqP_r$D_IN = n__read__h285469 ;
  assign nodeVector_2_packetToFlit_flitFifo_deqP_r$EN = 1'd1 ;

  // register nodeVector_2_packetToFlit_flitFifo_enqP_r
  assign nodeVector_2_packetToFlit_flitFifo_enqP_r$D_IN = def__h283736 ;
  assign nodeVector_2_packetToFlit_flitFifo_enqP_r$EN = 1'd1 ;

  // register nodeVector_2_packetToFlit_fltCount_counter
  assign nodeVector_2_packetToFlit_fltCount_counter$D_IN =
	     CAN_FIRE_RL_nodeVector_2_packetToFlit_enqFlit ?
	       ((nodeVector_2_packetToFlit_fltCount_counter == 2'd3) ?
		  2'd0 :
		  x__h284991) :
	       nodeVector_2_packetToFlit_fltCount_counter ;
  assign nodeVector_2_packetToFlit_fltCount_counter$EN = 1'd1 ;

  // register nodeVector_2_packetToFlit_packetFifo_taggedReg
  assign nodeVector_2_packetToFlit_packetFifo_taggedReg$D_IN =
	     { EN_enq2, enq2_packet } ;
  assign nodeVector_2_packetToFlit_packetFifo_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_2_packetToFlit_packetFifo_rule_update_final ;

  // register nodeVector_2_packetToFlit_pktCount_counter
  assign nodeVector_2_packetToFlit_pktCount_counter$D_IN =
	     nodeVector_2_packetToFlit_packetFifo_pw_deq$whas ?
	       ((nodeVector_2_packetToFlit_pktCount_counter == 4'd15) ?
		  4'd0 :
		  x__h284753) :
	       nodeVector_2_packetToFlit_pktCount_counter ;
  assign nodeVector_2_packetToFlit_pktCount_counter$EN = 1'd1 ;

  // register nodeVector_2_packetToFlit_vcCount_counter
  assign nodeVector_2_packetToFlit_vcCount_counter$D_IN =
	     nodeVector_2_packetToFlit_packetFifo_pw_deq$whas ?
	       !nodeVector_2_packetToFlit_vcCount_counter && x__h285230 :
	       nodeVector_2_packetToFlit_vcCount_counter ;
  assign nodeVector_2_packetToFlit_vcCount_counter$EN = 1'd1 ;

  // register nodeVector_2_upRingVcFifo_arbiter_priority_vector
  assign nodeVector_2_upRingVcFifo_arbiter_priority_vector$D_IN =
	     { nodeVector_2_upRingVcFifo_arbiter_priority_vec_ETC___d12646 ||
	       nodeVector_2_upRingVcFifo_arbiter_priority_vector[0] &&
	       nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_r,
	       nodeVector_2_upRingVcFifo_arbiter_priority_vec_ETC___d13008 } ;
  assign nodeVector_2_upRingVcFifo_arbiter_priority_vector$EN =
	     nodeVector_2_upRingVcFifo_arbiter_priority_vec_ETC___d12646 ||
	     nodeVector_2_upRingVcFifo_arbiter_priority_vec_ETC___d13008 ;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_0_data
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_data$D_IN =
	     nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_3_crossbar_level1Up_outPortDn_taggedReg[18:0] :
	       nodeVector_2_upRingVcFifo_vcFifoArr_0_tempData_r ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_data$EN =
	     IF_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14604 &&
	     IF_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11879 ==
	     4'd0 ;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1$D_IN =
	     nodeVector_2_upRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1$EN =
	     IF_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14604 &&
	     IF_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11879 ==
	     4'd1 ;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2$D_IN =
	     nodeVector_2_upRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2$EN =
	     IF_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14604 &&
	     IF_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11879 ==
	     4'd2 ;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3$D_IN =
	     nodeVector_2_upRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3$EN =
	     IF_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14604 &&
	     IF_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11879 ==
	     4'd3 ;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_r
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_r$D_IN =
	     nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas ||
	     !nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_wires$whas &&
	     nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_r$EN = 1'd1 ;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r$D_IN = def__h306003 ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r$EN = 1'd1 ;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_r
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_r$D_IN =
	     nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas ||
	     !nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_wires$whas &&
	     nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_r ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_r$EN = 1'd1 ;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_r
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_r$D_IN = def__h305058 ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_r$EN = 1'd1 ;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_0_tempData_r
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_tempData_r$D_IN =
	     nodeVector_2_upRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_tempData_r$EN = 1'd1 ;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_r
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14604 ?
		 4'b1010 :
		 IF_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11879 } ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_1_data
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_data$D_IN =
	     nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_3_crossbar_level1Up_outPortDn_taggedReg[18:0] :
	       nodeVector_2_upRingVcFifo_vcFifoArr_1_tempData_r ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_data$EN =
	     IF_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14606 &&
	     IF_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11880 ==
	     4'd0 ;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1$D_IN =
	     nodeVector_2_upRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1$EN =
	     IF_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14606 &&
	     IF_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11880 ==
	     4'd1 ;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2$D_IN =
	     nodeVector_2_upRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2$EN =
	     IF_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14606 &&
	     IF_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11880 ==
	     4'd2 ;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3$D_IN =
	     nodeVector_2_upRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3$EN =
	     IF_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14606 &&
	     IF_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11880 ==
	     4'd3 ;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_r
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_r$D_IN =
	     nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas ||
	     !nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_wires$whas &&
	     nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_r$EN = 1'd1 ;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r$D_IN = def__h313501 ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r$EN = 1'd1 ;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_r
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_r$D_IN =
	     nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas ||
	     !nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_wires$whas &&
	     nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_r ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_r$EN = 1'd1 ;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_r
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_r$D_IN = def__h312556 ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_r$EN = 1'd1 ;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_1_tempData_r
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_tempData_r$D_IN =
	     nodeVector_2_upRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_tempData_r$EN = 1'd1 ;

  // register nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_r
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14606 ?
		 4'b1010 :
		 IF_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11880 } ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_3_clientVcFifo_arbiter_priority_vector
  assign nodeVector_3_clientVcFifo_arbiter_priority_vector$D_IN =
	     { nodeVector_3_clientVcFifo_arbiter_priority_vec_ETC___d12762 ||
	       nodeVector_3_clientVcFifo_arbiter_priority_vector[0] &&
	       nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_r,
	       nodeVector_3_clientVcFifo_arbiter_priority_vec_ETC___d13061 } ;
  assign nodeVector_3_clientVcFifo_arbiter_priority_vector$EN =
	     nodeVector_3_clientVcFifo_arbiter_priority_vec_ETC___d12762 ||
	     nodeVector_3_clientVcFifo_arbiter_priority_vec_ETC___d13061 ;

  // register nodeVector_3_clientVcFifo_vcFifoArr_0_data
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_data$D_IN =
	     nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_wires$wget :
	       nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_r ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_data$EN =
	     IF_nodeVector_3_clientVcFifo_vcFifoArr_0_tempE_ETC___d14621 &&
	     IF_nodeVector_3_clientVcFifo_vcFifoArr_0_tempE_ETC___d11884 ==
	     4'd0 ;

  // register nodeVector_3_clientVcFifo_vcFifoArr_0_data_1
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_data_1$D_IN =
	     nodeVector_3_clientVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_data_1$EN =
	     IF_nodeVector_3_clientVcFifo_vcFifoArr_0_tempE_ETC___d14621 &&
	     IF_nodeVector_3_clientVcFifo_vcFifoArr_0_tempE_ETC___d11884 ==
	     4'd1 ;

  // register nodeVector_3_clientVcFifo_vcFifoArr_0_data_2
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_data_2$D_IN =
	     nodeVector_3_clientVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_data_2$EN =
	     IF_nodeVector_3_clientVcFifo_vcFifoArr_0_tempE_ETC___d14621 &&
	     IF_nodeVector_3_clientVcFifo_vcFifoArr_0_tempE_ETC___d11884 ==
	     4'd2 ;

  // register nodeVector_3_clientVcFifo_vcFifoArr_0_data_3
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_data_3$D_IN =
	     nodeVector_3_clientVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_data_3$EN =
	     IF_nodeVector_3_clientVcFifo_vcFifoArr_0_tempE_ETC___d14621 &&
	     IF_nodeVector_3_clientVcFifo_vcFifoArr_0_tempE_ETC___d11884 ==
	     4'd3 ;

  // register nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_r
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_r$D_IN =
	     nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_wires_2$whas ||
	     !nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_wires$whas &&
	     nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_r$EN = 1'd1 ;

  // register nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r$D_IN = def__h430049 ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r$EN = 1'd1 ;

  // register nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_r
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_r$D_IN =
	     nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_wires_2$whas ||
	     !nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_wires$whas &&
	     nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_r ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_r$EN = 1'd1 ;

  // register nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_r
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_r$D_IN = def__h429104 ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_r$EN = 1'd1 ;

  // register nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_r
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_r$D_IN =
	     nodeVector_3_clientVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_r$EN = 1'd1 ;

  // register nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_r
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_3_clientVcFifo_vcFifoArr_0_tempE_ETC___d14621 ?
		 4'b1010 :
		 IF_nodeVector_3_clientVcFifo_vcFifoArr_0_tempE_ETC___d11884 } ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_3_clientVcFifo_vcFifoArr_1_data
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_data$D_IN =
	     nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_wires$wget :
	       nodeVector_3_clientVcFifo_vcFifoArr_1_tempData_r ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_data$EN =
	     IF_nodeVector_3_clientVcFifo_vcFifoArr_1_tempE_ETC___d14623 &&
	     IF_nodeVector_3_clientVcFifo_vcFifoArr_1_tempE_ETC___d11885 ==
	     4'd0 ;

  // register nodeVector_3_clientVcFifo_vcFifoArr_1_data_1
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_data_1$D_IN =
	     nodeVector_3_clientVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_data_1$EN =
	     IF_nodeVector_3_clientVcFifo_vcFifoArr_1_tempE_ETC___d14623 &&
	     IF_nodeVector_3_clientVcFifo_vcFifoArr_1_tempE_ETC___d11885 ==
	     4'd1 ;

  // register nodeVector_3_clientVcFifo_vcFifoArr_1_data_2
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_data_2$D_IN =
	     nodeVector_3_clientVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_data_2$EN =
	     IF_nodeVector_3_clientVcFifo_vcFifoArr_1_tempE_ETC___d14623 &&
	     IF_nodeVector_3_clientVcFifo_vcFifoArr_1_tempE_ETC___d11885 ==
	     4'd2 ;

  // register nodeVector_3_clientVcFifo_vcFifoArr_1_data_3
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_data_3$D_IN =
	     nodeVector_3_clientVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_data_3$EN =
	     IF_nodeVector_3_clientVcFifo_vcFifoArr_1_tempE_ETC___d14623 &&
	     IF_nodeVector_3_clientVcFifo_vcFifoArr_1_tempE_ETC___d11885 ==
	     4'd3 ;

  // register nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_r
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_r$D_IN =
	     nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_wires_2$whas ||
	     !nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_wires$whas &&
	     nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_r$EN = 1'd1 ;

  // register nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r$D_IN = def__h437547 ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r$EN = 1'd1 ;

  // register nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_r
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_r$D_IN =
	     nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_wires_2$whas ||
	     !nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_wires$whas &&
	     nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_r ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_r$EN = 1'd1 ;

  // register nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_r
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_r$D_IN = def__h436602 ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_r$EN = 1'd1 ;

  // register nodeVector_3_clientVcFifo_vcFifoArr_1_tempData_r
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_tempData_r$D_IN =
	     nodeVector_3_clientVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_tempData_r$EN = 1'd1 ;

  // register nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_r
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_3_clientVcFifo_vcFifoArr_1_tempE_ETC___d14623 ?
		 4'b1010 :
		 IF_nodeVector_3_clientVcFifo_vcFifoArr_1_tempE_ETC___d11885 } ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg
  assign nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg$D_IN = 22'b0 ;
  assign nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg$EN =
	     nodeVector_3_crossbar_level0Dn_inPortDn_pw_deq$whas ;

  // register nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg
  assign nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_3_fromDownVCFifoToCrossbar,
	       nodeVector_3_crossbar_level0Dn_inPortUp_rw_enq$wget } ;
  assign nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_inPortUp_rule_update_final ;

  // register nodeVector_3_crossbar_level0Dn_outPortDn_taggedReg
  assign nodeVector_3_crossbar_level0Dn_outPortDn_taggedReg$D_IN =
	     { nodeVector_3_crossbar_level0Dn_outPortDn_rw_enq$whas,
	       nodeVector_3_crossbar_level0Dn_outPortDn_rw_enq$wget } ;
  assign nodeVector_3_crossbar_level0Dn_outPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_outPortDn_rule_update_final ;

  // register nodeVector_3_crossbar_level0Dn_outPortUp_taggedReg
  assign nodeVector_3_crossbar_level0Dn_outPortUp_taggedReg$D_IN =
	     { nodeVector_3_crossbar_level0Dn_outPortUp_rw_enq$whas,
	       nodeVector_3_crossbar_level0Dn_outPortUp_rw_enq$wget } ;
  assign nodeVector_3_crossbar_level0Dn_outPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Dn_outPortUp_rule_update_final ;

  // register nodeVector_3_crossbar_level0Dn_portSelect
  assign nodeVector_3_crossbar_level0Dn_portSelect$D_IN =
	     ~nodeVector_3_crossbar_level0Dn_portSelect ;
  assign nodeVector_3_crossbar_level0Dn_portSelect$EN =
	     WILL_FIRE_RL_nodeVector_3_crossbar_level0Dn_portSelectControl &&
	     nodeVector_3_crossbar_level0Dn_wireInUpReq$wget[19] ==
	     nodeVector_3_crossbar_level0Dn_wireInDnReq$wget[19] ;

  // register nodeVector_3_crossbar_level0Up_inPortDn_taggedReg
  assign nodeVector_3_crossbar_level0Up_inPortDn_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_3_fromClientVCFifoToCrossbar,
	       nodeVector_3_crossbar_level0Up_inPortDn_rw_enq$wget } ;
  assign nodeVector_3_crossbar_level0Up_inPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_inPortDn_rule_update_final ;

  // register nodeVector_3_crossbar_level0Up_inPortUp_taggedReg
  assign nodeVector_3_crossbar_level0Up_inPortUp_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_3_fromUpVCFifoToCrossbar,
	       nodeVector_3_crossbar_level0Up_inPortUp_rw_enq$wget } ;
  assign nodeVector_3_crossbar_level0Up_inPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_inPortUp_rule_update_final ;

  // register nodeVector_3_crossbar_level0Up_outPortDn_taggedReg
  assign nodeVector_3_crossbar_level0Up_outPortDn_taggedReg$D_IN =
	     { nodeVector_3_crossbar_level0Up_outPortDn_rw_enq$whas,
	       nodeVector_3_crossbar_level0Up_outPortDn_rw_enq$wget } ;
  assign nodeVector_3_crossbar_level0Up_outPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_outPortDn_rule_update_final ;

  // register nodeVector_3_crossbar_level0Up_outPortUp_taggedReg
  assign nodeVector_3_crossbar_level0Up_outPortUp_taggedReg$D_IN =
	     { nodeVector_3_crossbar_level0Up_outPortUp_rw_enq$whas,
	       nodeVector_3_crossbar_level0Up_outPortUp_rw_enq$wget } ;
  assign nodeVector_3_crossbar_level0Up_outPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level0Up_outPortUp_rule_update_final ;

  // register nodeVector_3_crossbar_level0Up_portSelect
  assign nodeVector_3_crossbar_level0Up_portSelect$D_IN =
	     ~nodeVector_3_crossbar_level0Up_portSelect ;
  assign nodeVector_3_crossbar_level0Up_portSelect$EN =
	     WILL_FIRE_RL_nodeVector_3_crossbar_level0Up_portSelectControl &&
	     nodeVector_3_crossbar_level0Up_wireInUpReq$wget[19] ==
	     nodeVector_3_crossbar_level0Up_wireInDnReq$wget[19] ;

  // register nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg
  assign nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_3_crossbar_rowDnToRowDn,
	       nodeVector_3_crossbar_level0Dn_outPortDn_taggedReg[20:0] } ;
  assign nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_inPortDn_rule_update_final ;

  // register nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg
  assign nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_3_crossbar_rowUpToRowDn,
	       nodeVector_3_crossbar_level0Up_outPortDn_taggedReg[20:0] } ;
  assign nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_inPortUp_rule_update_final ;

  // register nodeVector_3_crossbar_level1Dn_outPortDn_taggedReg
  assign nodeVector_3_crossbar_level1Dn_outPortDn_taggedReg$D_IN =
	     { nodeVector_3_crossbar_level1Dn_outPortDn_rw_enq$whas,
	       nodeVector_3_crossbar_level1Dn_outPortDn_rw_enq$wget } ;
  assign nodeVector_3_crossbar_level1Dn_outPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_outPortDn_rule_update_final ;

  // register nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg
  assign nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg$D_IN =
	     { nodeVector_3_crossbar_level1Dn_outPortUp_rw_enq$whas,
	       nodeVector_3_crossbar_level1Dn_outPortUp_rw_enq$wget } ;
  assign nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Dn_outPortUp_rule_update_final ;

  // register nodeVector_3_crossbar_level1Dn_portSelect
  assign nodeVector_3_crossbar_level1Dn_portSelect$D_IN =
	     ~nodeVector_3_crossbar_level1Dn_portSelect ;
  assign nodeVector_3_crossbar_level1Dn_portSelect$EN =
	     WILL_FIRE_RL_nodeVector_3_crossbar_level1Dn_portSelectControl &&
	     nodeVector_3_crossbar_level1Dn_wireInUpReq$wget[20] ==
	     nodeVector_3_crossbar_level1Dn_wireInDnReq$wget[20] ;

  // register nodeVector_3_crossbar_level1Up_inPortDn_taggedReg
  assign nodeVector_3_crossbar_level1Up_inPortDn_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_3_crossbar_rowDnToRowUp,
	       nodeVector_3_crossbar_level0Dn_outPortUp_taggedReg[20:0] } ;
  assign nodeVector_3_crossbar_level1Up_inPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_inPortDn_rule_update_final ;

  // register nodeVector_3_crossbar_level1Up_inPortUp_taggedReg
  assign nodeVector_3_crossbar_level1Up_inPortUp_taggedReg$D_IN =
	     { CAN_FIRE_RL_nodeVector_3_crossbar_rowUpToRowUp,
	       nodeVector_3_crossbar_level0Up_outPortUp_taggedReg[20:0] } ;
  assign nodeVector_3_crossbar_level1Up_inPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_inPortUp_rule_update_final ;

  // register nodeVector_3_crossbar_level1Up_outPortDn_taggedReg
  assign nodeVector_3_crossbar_level1Up_outPortDn_taggedReg$D_IN =
	     { nodeVector_3_crossbar_level1Up_outPortDn_rw_enq$whas,
	       nodeVector_3_crossbar_level1Up_outPortDn_rw_enq$wget } ;
  assign nodeVector_3_crossbar_level1Up_outPortDn_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_outPortDn_rule_update_final ;

  // register nodeVector_3_crossbar_level1Up_outPortUp_taggedReg
  assign nodeVector_3_crossbar_level1Up_outPortUp_taggedReg$D_IN =
	     { nodeVector_3_crossbar_level1Up_outPortUp_rw_enq$whas,
	       nodeVector_3_crossbar_level1Up_outPortUp_rw_enq$wget } ;
  assign nodeVector_3_crossbar_level1Up_outPortUp_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_3_crossbar_level1Up_outPortUp_rule_update_final ;

  // register nodeVector_3_crossbar_level1Up_portSelect
  assign nodeVector_3_crossbar_level1Up_portSelect$D_IN =
	     ~nodeVector_3_crossbar_level1Up_portSelect ;
  assign nodeVector_3_crossbar_level1Up_portSelect$EN =
	     WILL_FIRE_RL_nodeVector_3_crossbar_level1Up_portSelectControl &&
	     nodeVector_3_crossbar_level1Up_wireInUpReq$wget[20] ==
	     nodeVector_3_crossbar_level1Up_wireInDnReq$wget[20] ;

  // register nodeVector_3_downRingVcFifo_arbiter_priority_vector
  assign nodeVector_3_downRingVcFifo_arbiter_priority_vector$D_IN =
	     { nodeVector_3_downRingVcFifo_arbiter_priority_v_ETC___d12776 ||
	       nodeVector_3_downRingVcFifo_arbiter_priority_vector[0] &&
	       nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_r,
	       nodeVector_3_downRingVcFifo_arbiter_priority_v_ETC___d13067 } ;
  assign nodeVector_3_downRingVcFifo_arbiter_priority_vector$EN =
	     nodeVector_3_downRingVcFifo_arbiter_priority_v_ETC___d12776 ||
	     nodeVector_3_downRingVcFifo_arbiter_priority_v_ETC___d13067 ;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_0_data
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_data$D_IN =
	     nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_2_crossbar_level1Up_outPortUp_taggedReg[18:0] :
	       nodeVector_3_downRingVcFifo_vcFifoArr_0_tempData_r ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_data$EN =
	     IF_nodeVector_3_downRingVcFifo_vcFifoArr_0_tem_ETC___d14629 &&
	     IF_nodeVector_3_downRingVcFifo_vcFifoArr_0_tem_ETC___d11888 ==
	     4'd0 ;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1$D_IN =
	     nodeVector_3_downRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1$EN =
	     IF_nodeVector_3_downRingVcFifo_vcFifoArr_0_tem_ETC___d14629 &&
	     IF_nodeVector_3_downRingVcFifo_vcFifoArr_0_tem_ETC___d11888 ==
	     4'd1 ;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2$D_IN =
	     nodeVector_3_downRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2$EN =
	     IF_nodeVector_3_downRingVcFifo_vcFifoArr_0_tem_ETC___d14629 &&
	     IF_nodeVector_3_downRingVcFifo_vcFifoArr_0_tem_ETC___d11888 ==
	     4'd2 ;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3$D_IN =
	     nodeVector_3_downRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3$EN =
	     IF_nodeVector_3_downRingVcFifo_vcFifoArr_0_tem_ETC___d14629 &&
	     IF_nodeVector_3_downRingVcFifo_vcFifoArr_0_tem_ETC___d11888 ==
	     4'd3 ;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_r
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_r$D_IN =
	     nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas ||
	     !nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_wires$whas &&
	     nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_r$EN = 1'd1 ;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r$D_IN = def__h464477 ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r$EN = 1'd1 ;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_r
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_r$D_IN =
	     nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas ||
	     !nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_wires$whas &&
	     nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_r ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_r$EN = 1'd1 ;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_r
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_r$D_IN = def__h463532 ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_r$EN = 1'd1 ;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_0_tempData_r
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_tempData_r$D_IN =
	     nodeVector_3_downRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_tempData_r$EN = 1'd1 ;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_r
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_3_downRingVcFifo_vcFifoArr_0_tem_ETC___d14629 ?
		 4'b1010 :
		 IF_nodeVector_3_downRingVcFifo_vcFifoArr_0_tem_ETC___d11888 } ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_1_data
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_data$D_IN =
	     nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_2_crossbar_level1Up_outPortUp_taggedReg[18:0] :
	       nodeVector_3_downRingVcFifo_vcFifoArr_1_tempData_r ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_data$EN =
	     IF_nodeVector_3_downRingVcFifo_vcFifoArr_1_tem_ETC___d14631 &&
	     IF_nodeVector_3_downRingVcFifo_vcFifoArr_1_tem_ETC___d11889 ==
	     4'd0 ;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1$D_IN =
	     nodeVector_3_downRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1$EN =
	     IF_nodeVector_3_downRingVcFifo_vcFifoArr_1_tem_ETC___d14631 &&
	     IF_nodeVector_3_downRingVcFifo_vcFifoArr_1_tem_ETC___d11889 ==
	     4'd1 ;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2$D_IN =
	     nodeVector_3_downRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2$EN =
	     IF_nodeVector_3_downRingVcFifo_vcFifoArr_1_tem_ETC___d14631 &&
	     IF_nodeVector_3_downRingVcFifo_vcFifoArr_1_tem_ETC___d11889 ==
	     4'd2 ;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3$D_IN =
	     nodeVector_3_downRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3$EN =
	     IF_nodeVector_3_downRingVcFifo_vcFifoArr_1_tem_ETC___d14631 &&
	     IF_nodeVector_3_downRingVcFifo_vcFifoArr_1_tem_ETC___d11889 ==
	     4'd3 ;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_r
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_r$D_IN =
	     nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas ||
	     !nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_wires$whas &&
	     nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_r$EN = 1'd1 ;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r$D_IN = def__h471975 ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r$EN = 1'd1 ;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_r
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_r$D_IN =
	     nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas ||
	     !nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_wires$whas &&
	     nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_r ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_r$EN = 1'd1 ;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_r
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_r$D_IN = def__h471030 ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_r$EN = 1'd1 ;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_1_tempData_r
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_tempData_r$D_IN =
	     nodeVector_3_downRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_tempData_r$EN = 1'd1 ;

  // register nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_r
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_3_downRingVcFifo_vcFifoArr_1_tem_ETC___d14631 ?
		 4'b1010 :
		 IF_nodeVector_3_downRingVcFifo_vcFifoArr_1_tem_ETC___d11889 } ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_cam_r
  assign nodeVector_3_flitToPacket_cam_r$D_IN =
	     nodeVector_3_flitToPacket_cam_wires$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget :
	       nodeVector_3_flitToPacket_cam_r ;
  assign nodeVector_3_flitToPacket_cam_r$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_cam_r_1
  assign nodeVector_3_flitToPacket_cam_r_1$D_IN =
	     nodeVector_3_flitToPacket_cam_wires_1_1$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget :
	       nodeVector_3_flitToPacket_cam_r_1 ;
  assign nodeVector_3_flitToPacket_cam_r_1$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_cam_r_2
  assign nodeVector_3_flitToPacket_cam_r_2$D_IN =
	     nodeVector_3_flitToPacket_cam_wires_2$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget :
	       nodeVector_3_flitToPacket_cam_r_2 ;
  assign nodeVector_3_flitToPacket_cam_r_2$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_cam_r_3
  assign nodeVector_3_flitToPacket_cam_r_3$D_IN =
	     nodeVector_3_flitToPacket_cam_wires_3$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget :
	       nodeVector_3_flitToPacket_cam_r_3 ;
  assign nodeVector_3_flitToPacket_cam_r_3$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_cam_r_4
  assign nodeVector_3_flitToPacket_cam_r_4$D_IN =
	     nodeVector_3_flitToPacket_cam_wires_4$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget :
	       nodeVector_3_flitToPacket_cam_r_4 ;
  assign nodeVector_3_flitToPacket_cam_r_4$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_cam_r_5
  assign nodeVector_3_flitToPacket_cam_r_5$D_IN =
	     nodeVector_3_flitToPacket_cam_wires_5$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget :
	       nodeVector_3_flitToPacket_cam_r_5 ;
  assign nodeVector_3_flitToPacket_cam_r_5$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_cam_r_6
  assign nodeVector_3_flitToPacket_cam_r_6$D_IN =
	     nodeVector_3_flitToPacket_cam_wires_6$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget :
	       nodeVector_3_flitToPacket_cam_r_6 ;
  assign nodeVector_3_flitToPacket_cam_r_6$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_cam_r_7
  assign nodeVector_3_flitToPacket_cam_r_7$D_IN =
	     nodeVector_3_flitToPacket_cam_wires_7$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget :
	       nodeVector_3_flitToPacket_cam_r_7 ;
  assign nodeVector_3_flitToPacket_cam_r_7$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_flitsCounter_counter
  assign nodeVector_3_flitToPacket_flitsCounter_counter$D_IN =
	     nodeVector_3_flitToPacket_flitsCounter_increment_called$whas ?
	       ((nodeVector_3_flitToPacket_flitsCounter_counter == 2'd3) ?
		  2'd0 :
		  x__h527048) :
	       nodeVector_3_flitToPacket_flitsCounter_counter ;
  assign nodeVector_3_flitToPacket_flitsCounter_counter$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_flitsCounter_counter_1
  assign nodeVector_3_flitToPacket_flitsCounter_counter_1$D_IN =
	     nodeVector_3_flitToPacket_flitsCounter_increment_called_1$whas ?
	       ((nodeVector_3_flitToPacket_flitsCounter_counter_1 == 2'd3) ?
		  2'd0 :
		  x__h527251) :
	       nodeVector_3_flitToPacket_flitsCounter_counter_1 ;
  assign nodeVector_3_flitToPacket_flitsCounter_counter_1$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_flitsCounter_counter_2
  assign nodeVector_3_flitToPacket_flitsCounter_counter_2$D_IN =
	     nodeVector_3_flitToPacket_flitsCounter_increment_called_2$whas ?
	       ((nodeVector_3_flitToPacket_flitsCounter_counter_2 == 2'd3) ?
		  2'd0 :
		  x__h527454) :
	       nodeVector_3_flitToPacket_flitsCounter_counter_2 ;
  assign nodeVector_3_flitToPacket_flitsCounter_counter_2$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_flitsCounter_counter_3
  assign nodeVector_3_flitToPacket_flitsCounter_counter_3$D_IN =
	     nodeVector_3_flitToPacket_flitsCounter_increment_called_3$whas ?
	       ((nodeVector_3_flitToPacket_flitsCounter_counter_3 == 2'd3) ?
		  2'd0 :
		  x__h527657) :
	       nodeVector_3_flitToPacket_flitsCounter_counter_3 ;
  assign nodeVector_3_flitToPacket_flitsCounter_counter_3$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_flitsCounter_counter_4
  assign nodeVector_3_flitToPacket_flitsCounter_counter_4$D_IN =
	     nodeVector_3_flitToPacket_flitsCounter_increment_called_4$whas ?
	       ((nodeVector_3_flitToPacket_flitsCounter_counter_4 == 2'd3) ?
		  2'd0 :
		  x__h527860) :
	       nodeVector_3_flitToPacket_flitsCounter_counter_4 ;
  assign nodeVector_3_flitToPacket_flitsCounter_counter_4$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_flitsCounter_counter_5
  assign nodeVector_3_flitToPacket_flitsCounter_counter_5$D_IN =
	     nodeVector_3_flitToPacket_flitsCounter_increment_called_5$whas ?
	       ((nodeVector_3_flitToPacket_flitsCounter_counter_5 == 2'd3) ?
		  2'd0 :
		  x__h528063) :
	       nodeVector_3_flitToPacket_flitsCounter_counter_5 ;
  assign nodeVector_3_flitToPacket_flitsCounter_counter_5$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_flitsCounter_counter_6
  assign nodeVector_3_flitToPacket_flitsCounter_counter_6$D_IN =
	     nodeVector_3_flitToPacket_flitsCounter_increment_called_6$whas ?
	       ((nodeVector_3_flitToPacket_flitsCounter_counter_6 == 2'd3) ?
		  2'd0 :
		  x__h528266) :
	       nodeVector_3_flitToPacket_flitsCounter_counter_6 ;
  assign nodeVector_3_flitToPacket_flitsCounter_counter_6$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_flitsCounter_counter_7
  assign nodeVector_3_flitToPacket_flitsCounter_counter_7$D_IN =
	     nodeVector_3_flitToPacket_flitsCounter_increment_called_7$whas ?
	       ((nodeVector_3_flitToPacket_flitsCounter_counter_7 == 2'd3) ?
		  2'd0 :
		  x__h528469) :
	       nodeVector_3_flitToPacket_flitsCounter_counter_7 ;
  assign nodeVector_3_flitToPacket_flitsCounter_counter_7$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_indexPool_ii
  assign nodeVector_3_flitToPacket_indexPool_ii$D_IN =
	     nodeVector_3_flitToPacket_indexPool_ii + 3'd1 ;
  assign nodeVector_3_flitToPacket_indexPool_ii$EN =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_indexPool_initializePool ;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_data
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_data$D_IN =
	     nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
	       nodeVector_3_flitToPacket_indexPool_indexFifo_tempData_wires$wget :
	       nodeVector_3_flitToPacket_indexPool_indexFifo_tempData_r ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_data$EN =
	     IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d14638 &&
	     IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d11890 ==
	     5'd0 ;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_data_1
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_data_1$D_IN =
	     nodeVector_3_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_data_1$EN =
	     IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d14638 &&
	     IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d11890 ==
	     5'd1 ;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_data_2
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_data_2$D_IN =
	     nodeVector_3_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_data_2$EN =
	     IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d14638 &&
	     IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d11890 ==
	     5'd2 ;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_data_3
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_data_3$D_IN =
	     nodeVector_3_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_data_3$EN =
	     IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d14638 &&
	     IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d11890 ==
	     5'd3 ;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_data_4
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_data_4$D_IN =
	     nodeVector_3_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_data_4$EN =
	     IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d14638 &&
	     IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d11890 ==
	     5'd4 ;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_data_5
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_data_5$D_IN =
	     nodeVector_3_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_data_5$EN =
	     IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d14638 &&
	     IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d11890 ==
	     5'd5 ;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_data_6
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_data_6$D_IN =
	     nodeVector_3_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_data_6$EN =
	     IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d14638 &&
	     IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d11890 ==
	     5'd6 ;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_data_7
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_data_7$D_IN =
	     nodeVector_3_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_data_7$EN =
	     IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d14638 &&
	     IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d11890 ==
	     5'd7 ;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_r
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_r$D_IN =
	     nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_wires_2$whas ||
	     !nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_wires$whas &&
	     nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_r ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_r$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_r
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_r$D_IN =
	     def__h534581 ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_r$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_r
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_r$D_IN =
	     nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_wires_2$whas ||
	     (nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
		1'd0 :
		nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_r) ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_r$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_r
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_r$D_IN =
	     def__h533636 ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_r$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_tempData_r
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_tempData_r$D_IN =
	     nodeVector_3_flitToPacket_indexPool_indexFifo_data$D_IN ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_tempData_r$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_r
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d14638 ?
		 5'b01010 :
		 IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d11890 } ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_indexPool_isInitDone
  assign nodeVector_3_flitToPacket_indexPool_isInitDone$D_IN = 1'd1 ;
  assign nodeVector_3_flitToPacket_indexPool_isInitDone$EN =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_indexPool_initializePool &&
	     nodeVector_3_flitToPacket_indexPool_ii == 3'd7 ;

  // register nodeVector_3_flitToPacket_packetFifo_ageCount
  assign nodeVector_3_flitToPacket_packetFifo_ageCount$D_IN =
	     (EN_deq3 ||
	      nodeVector_3_flitToPacket_packetFifo_ageCount == 32'd16) ?
	       32'd0 :
	       nodeVector_3_flitToPacket_packetFifo_ageCount + 32'd1 ;
  assign nodeVector_3_flitToPacket_packetFifo_ageCount$EN =
	     cnt0__h530819 != 4'd0 ;

  // register nodeVector_3_flitToPacket_packetFifo_fifo_data
  assign nodeVector_3_flitToPacket_packetFifo_fifo_data$D_IN =
	     { nodeVector_3_flitToPacket_stage3$D_OUT[16:15],
	       packet_msg__h555038 } ;
  assign nodeVector_3_flitToPacket_packetFifo_fifo_data$EN =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r[1:0] == 2'd0 ;

  // register nodeVector_3_flitToPacket_packetFifo_fifo_data_1
  assign nodeVector_3_flitToPacket_packetFifo_fifo_data_1$D_IN =
	     nodeVector_3_flitToPacket_packetFifo_fifo_data$D_IN ;
  assign nodeVector_3_flitToPacket_packetFifo_fifo_data_1$EN =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r[1:0] == 2'd1 ;

  // register nodeVector_3_flitToPacket_packetFifo_fifo_data_2
  assign nodeVector_3_flitToPacket_packetFifo_fifo_data_2$D_IN =
	     nodeVector_3_flitToPacket_packetFifo_fifo_data$D_IN ;
  assign nodeVector_3_flitToPacket_packetFifo_fifo_data_2$EN =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r[1:0] == 2'd2 ;

  // register nodeVector_3_flitToPacket_packetFifo_fifo_data_3
  assign nodeVector_3_flitToPacket_packetFifo_fifo_data_3$D_IN =
	     nodeVector_3_flitToPacket_packetFifo_fifo_data$D_IN ;
  assign nodeVector_3_flitToPacket_packetFifo_fifo_data_3$EN =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo &&
	     nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r[1:0] == 2'd3 ;

  // register nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r
  assign nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r$D_IN =
	     n__read__h554538 ;
  assign nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r
  assign nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r$D_IN =
	     def__h529993 ;
  assign nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt
  assign nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt$D_IN =
	     nodeVector_3_flitToPacket_ramArr_0_serverAdapt_ETC___d10501 ;
  assign nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt$EN =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt_finalAdd ;

  // register nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1
  assign nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1$D_IN =
	     { CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways &&
	       nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1_1$wget[1],
	       nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1_1$wget[0] } ;
  assign nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt
  assign nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt$D_IN =
	     nodeVector_3_flitToPacket_ramArr_1_serverAdapt_ETC___d10560 ;
  assign nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt$EN =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt_finalAdd ;

  // register nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1
  assign nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1$D_IN =
	     { CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways &&
	       nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1_1$wget[1],
	       nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1_1$wget[0] } ;
  assign nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt
  assign nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt$D_IN =
	     nodeVector_3_flitToPacket_ramArr_2_serverAdapt_ETC___d10619 ;
  assign nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt$EN =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt_finalAdd ;

  // register nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1
  assign nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1$D_IN =
	     { CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways &&
	       nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1_1$wget[1],
	       nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1_1$wget[0] } ;
  assign nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_validEntry_r
  assign nodeVector_3_flitToPacket_validEntry_r$D_IN =
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13089 ;
  assign nodeVector_3_flitToPacket_validEntry_r$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_validEntry_r_1
  assign nodeVector_3_flitToPacket_validEntry_r_1$D_IN =
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13091 ;
  assign nodeVector_3_flitToPacket_validEntry_r_1$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_validEntry_r_2
  assign nodeVector_3_flitToPacket_validEntry_r_2$D_IN =
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13093 ;
  assign nodeVector_3_flitToPacket_validEntry_r_2$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_validEntry_r_3
  assign nodeVector_3_flitToPacket_validEntry_r_3$D_IN =
	     !MUX_nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_probes$wset_1__SEL_1 &&
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13095 ;
  assign nodeVector_3_flitToPacket_validEntry_r_3$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_validEntry_r_4
  assign nodeVector_3_flitToPacket_validEntry_r_4$D_IN =
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13097 ;
  assign nodeVector_3_flitToPacket_validEntry_r_4$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_validEntry_r_5
  assign nodeVector_3_flitToPacket_validEntry_r_5$D_IN =
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13099 ;
  assign nodeVector_3_flitToPacket_validEntry_r_5$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_validEntry_r_6
  assign nodeVector_3_flitToPacket_validEntry_r_6$D_IN =
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13101 ;
  assign nodeVector_3_flitToPacket_validEntry_r_6$EN = 1'd1 ;

  // register nodeVector_3_flitToPacket_validEntry_r_7
  assign nodeVector_3_flitToPacket_validEntry_r_7$D_IN =
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13102 ;
  assign nodeVector_3_flitToPacket_validEntry_r_7$EN = 1'd1 ;

  // register nodeVector_3_packetToFlit_flitFifo_data
  assign nodeVector_3_packetToFlit_flitFifo_data$D_IN =
	     { 2'd3,
	       nodeVector_3_packetToFlit_packetFifo_taggedReg[33:32],
	       nodeVector_3_packetToFlit_fltCount_counter,
	       nodeVector_3_packetToFlit_pktCount_counter,
	       nodeVector_3_packetToFlit_vcCount_counter,
	       x_data__h427397 } ;
  assign nodeVector_3_packetToFlit_flitFifo_data$EN =
	     WILL_FIRE_RL_nodeVector_3_packetToFlit_enqFlit &&
	     nodeVector_3_packetToFlit_flitFifo_enqP_r[1:0] == 2'd0 ;

  // register nodeVector_3_packetToFlit_flitFifo_data_1
  assign nodeVector_3_packetToFlit_flitFifo_data_1$D_IN =
	     nodeVector_3_packetToFlit_flitFifo_data$D_IN ;
  assign nodeVector_3_packetToFlit_flitFifo_data_1$EN =
	     WILL_FIRE_RL_nodeVector_3_packetToFlit_enqFlit &&
	     nodeVector_3_packetToFlit_flitFifo_enqP_r[1:0] == 2'd1 ;

  // register nodeVector_3_packetToFlit_flitFifo_data_2
  assign nodeVector_3_packetToFlit_flitFifo_data_2$D_IN =
	     nodeVector_3_packetToFlit_flitFifo_data$D_IN ;
  assign nodeVector_3_packetToFlit_flitFifo_data_2$EN =
	     WILL_FIRE_RL_nodeVector_3_packetToFlit_enqFlit &&
	     nodeVector_3_packetToFlit_flitFifo_enqP_r[1:0] == 2'd2 ;

  // register nodeVector_3_packetToFlit_flitFifo_data_3
  assign nodeVector_3_packetToFlit_flitFifo_data_3$D_IN =
	     nodeVector_3_packetToFlit_flitFifo_data$D_IN ;
  assign nodeVector_3_packetToFlit_flitFifo_data_3$EN =
	     WILL_FIRE_RL_nodeVector_3_packetToFlit_enqFlit &&
	     nodeVector_3_packetToFlit_flitFifo_enqP_r[1:0] == 2'd3 ;

  // register nodeVector_3_packetToFlit_flitFifo_deqP_r
  assign nodeVector_3_packetToFlit_flitFifo_deqP_r$D_IN = n__read__h426729 ;
  assign nodeVector_3_packetToFlit_flitFifo_deqP_r$EN = 1'd1 ;

  // register nodeVector_3_packetToFlit_flitFifo_enqP_r
  assign nodeVector_3_packetToFlit_flitFifo_enqP_r$D_IN = def__h424996 ;
  assign nodeVector_3_packetToFlit_flitFifo_enqP_r$EN = 1'd1 ;

  // register nodeVector_3_packetToFlit_fltCount_counter
  assign nodeVector_3_packetToFlit_fltCount_counter$D_IN =
	     CAN_FIRE_RL_nodeVector_3_packetToFlit_enqFlit ?
	       ((nodeVector_3_packetToFlit_fltCount_counter == 2'd3) ?
		  2'd0 :
		  x__h426251) :
	       nodeVector_3_packetToFlit_fltCount_counter ;
  assign nodeVector_3_packetToFlit_fltCount_counter$EN = 1'd1 ;

  // register nodeVector_3_packetToFlit_packetFifo_taggedReg
  assign nodeVector_3_packetToFlit_packetFifo_taggedReg$D_IN =
	     { EN_enq3, enq3_packet } ;
  assign nodeVector_3_packetToFlit_packetFifo_taggedReg$EN =
	     CAN_FIRE_RL_nodeVector_3_packetToFlit_packetFifo_rule_update_final ;

  // register nodeVector_3_packetToFlit_pktCount_counter
  assign nodeVector_3_packetToFlit_pktCount_counter$D_IN =
	     nodeVector_3_packetToFlit_packetFifo_pw_deq$whas ?
	       ((nodeVector_3_packetToFlit_pktCount_counter == 4'd15) ?
		  4'd0 :
		  x__h426013) :
	       nodeVector_3_packetToFlit_pktCount_counter ;
  assign nodeVector_3_packetToFlit_pktCount_counter$EN = 1'd1 ;

  // register nodeVector_3_packetToFlit_vcCount_counter
  assign nodeVector_3_packetToFlit_vcCount_counter$D_IN =
	     nodeVector_3_packetToFlit_packetFifo_pw_deq$whas ?
	       !nodeVector_3_packetToFlit_vcCount_counter && x__h426490 :
	       nodeVector_3_packetToFlit_vcCount_counter ;
  assign nodeVector_3_packetToFlit_vcCount_counter$EN = 1'd1 ;

  // register nodeVector_3_upRingVcFifo_arbiter_priority_vector
  assign nodeVector_3_upRingVcFifo_arbiter_priority_vector$D_IN =
	     { nodeVector_3_upRingVcFifo_arbiter_priority_vec_ETC___d12769 ||
	       nodeVector_3_upRingVcFifo_arbiter_priority_vector[0] &&
	       nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_r,
	       nodeVector_3_upRingVcFifo_arbiter_priority_vec_ETC___d13064 } ;
  assign nodeVector_3_upRingVcFifo_arbiter_priority_vector$EN =
	     nodeVector_3_upRingVcFifo_arbiter_priority_vec_ETC___d12769 ||
	     nodeVector_3_upRingVcFifo_arbiter_priority_vec_ETC___d13064 ;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_0_data
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_data$D_IN =
	     nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_0_crossbar_level1Up_outPortDn_taggedReg[18:0] :
	       nodeVector_3_upRingVcFifo_vcFifoArr_0_tempData_r ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_data$EN =
	     IF_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14625 &&
	     IF_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11886 ==
	     4'd0 ;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1$D_IN =
	     nodeVector_3_upRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1$EN =
	     IF_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14625 &&
	     IF_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11886 ==
	     4'd1 ;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2$D_IN =
	     nodeVector_3_upRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2$EN =
	     IF_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14625 &&
	     IF_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11886 ==
	     4'd2 ;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3$D_IN =
	     nodeVector_3_upRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3$EN =
	     IF_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14625 &&
	     IF_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11886 ==
	     4'd3 ;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_r
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_r$D_IN =
	     nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_wires_2$whas ||
	     !nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_wires$whas &&
	     nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_r$EN = 1'd1 ;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r$D_IN = def__h447263 ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r$EN = 1'd1 ;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_r
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_r$D_IN =
	     nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_wires_2$whas ||
	     !nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_wires$whas &&
	     nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_r ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_r$EN = 1'd1 ;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_r
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_r$D_IN = def__h446318 ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_r$EN = 1'd1 ;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_0_tempData_r
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_tempData_r$D_IN =
	     nodeVector_3_upRingVcFifo_vcFifoArr_0_data$D_IN ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_tempData_r$EN = 1'd1 ;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_r
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14625 ?
		 4'b1010 :
		 IF_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11886 } ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_r$EN = 1'd1 ;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_1_data
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_data$D_IN =
	     nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_0_crossbar_level1Up_outPortDn_taggedReg[18:0] :
	       nodeVector_3_upRingVcFifo_vcFifoArr_1_tempData_r ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_data$EN =
	     IF_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14627 &&
	     IF_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11887 ==
	     4'd0 ;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1$D_IN =
	     nodeVector_3_upRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1$EN =
	     IF_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14627 &&
	     IF_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11887 ==
	     4'd1 ;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2$D_IN =
	     nodeVector_3_upRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2$EN =
	     IF_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14627 &&
	     IF_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11887 ==
	     4'd2 ;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3$D_IN =
	     nodeVector_3_upRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3$EN =
	     IF_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14627 &&
	     IF_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11887 ==
	     4'd3 ;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_r
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_r$D_IN =
	     nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_wires_2$whas ||
	     !nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_wires$whas &&
	     nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_r$EN = 1'd1 ;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r$D_IN = def__h454761 ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r$EN = 1'd1 ;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_r
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_r$D_IN =
	     nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_wires_2$whas ||
	     !nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_wires$whas &&
	     nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_r ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_r$EN = 1'd1 ;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_r
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_r$D_IN = def__h453816 ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_r$EN = 1'd1 ;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_1_tempData_r
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_tempData_r$D_IN =
	     nodeVector_3_upRingVcFifo_vcFifoArr_1_data$D_IN ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_tempData_r$EN = 1'd1 ;

  // register nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_r
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN =
	     { 1'b0,
	       IF_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14627 ?
		 4'b1010 :
		 IF_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11887 } ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_r$EN = 1'd1 ;

  // submodule nodeVector_0_flitToPacket_ramArr_0_memory
  assign nodeVector_0_flitToPacket_ramArr_0_memory$ADDR =
	     nodeVector_0_flitToPacket_stage2$D_OUT[4:2] ;
  assign nodeVector_0_flitToPacket_ramArr_0_memory$DI =
	     nodeVector_0_flitToPacket_stage2$D_OUT[13:6] ;
  assign nodeVector_0_flitToPacket_ramArr_0_memory$WE =
	     !nodeVector_0_flitToPacket_stage2$D_OUT[5] ||
	     nodeVector_0_flitToPacket_stage2$D_OUT[1:0] != 2'd3 ;
  assign nodeVector_0_flitToPacket_ramArr_0_memory$EN =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways ;

  // submodule nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore
  assign nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_IN =
	     nodeVector_0_flitToPacket_ramArr_0_memory$DO ;
  assign nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$ENQ =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly ;
  assign nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$DEQ =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly ;
  assign nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outDataCore$CLR =
	     1'b0 ;

  // submodule nodeVector_0_flitToPacket_ramArr_1_memory
  assign nodeVector_0_flitToPacket_ramArr_1_memory$ADDR =
	     nodeVector_0_flitToPacket_stage2$D_OUT[4:2] ;
  assign nodeVector_0_flitToPacket_ramArr_1_memory$DI =
	     nodeVector_0_flitToPacket_stage2$D_OUT[13:6] ;
  assign nodeVector_0_flitToPacket_ramArr_1_memory$WE =
	     nodeVector_0_flitToPacket_stage2$D_OUT[1:0] != 2'd3 ;
  assign nodeVector_0_flitToPacket_ramArr_1_memory$EN =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways ;

  // submodule nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore
  assign nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_IN =
	     nodeVector_0_flitToPacket_ramArr_1_memory$DO ;
  assign nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$ENQ =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly ;
  assign nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$DEQ =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly ;
  assign nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$CLR =
	     1'b0 ;

  // submodule nodeVector_0_flitToPacket_ramArr_2_memory
  assign nodeVector_0_flitToPacket_ramArr_2_memory$ADDR =
	     nodeVector_0_flitToPacket_stage2$D_OUT[4:2] ;
  assign nodeVector_0_flitToPacket_ramArr_2_memory$DI =
	     nodeVector_0_flitToPacket_stage2$D_OUT[13:6] ;
  assign nodeVector_0_flitToPacket_ramArr_2_memory$WE =
	     nodeVector_0_flitToPacket_stage2$D_OUT[1:0] != 2'd3 ;
  assign nodeVector_0_flitToPacket_ramArr_2_memory$EN =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways ;

  // submodule nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore
  assign nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_IN =
	     nodeVector_0_flitToPacket_ramArr_2_memory$DO ;
  assign nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$ENQ =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly ;
  assign nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$DEQ =
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly ;
  assign nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$CLR =
	     1'b0 ;

  // submodule nodeVector_0_flitToPacket_stage1
  assign nodeVector_0_flitToPacket_stage1$D_IN =
	     nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg[18:0] ;
  assign nodeVector_0_flitToPacket_stage1$ENQ =
	     CAN_FIRE_RL_nodeVector_0_fromCrossbarToFlitToPacket ;
  assign nodeVector_0_flitToPacket_stage1$DEQ =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle1CamLookup ;
  assign nodeVector_0_flitToPacket_stage1$CLR = 1'b0 ;

  // submodule nodeVector_0_flitToPacket_stage2
  assign nodeVector_0_flitToPacket_stage2$D_IN =
	     { nodeVector_0_flitToPacket_stage1$D_OUT,
	       IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2038,
	       v__h122234,
	       count__h124578 } ;
  assign nodeVector_0_flitToPacket_stage2$ENQ =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle1CamLookup ;
  assign nodeVector_0_flitToPacket_stage2$DEQ =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle2RamOperation ;
  assign nodeVector_0_flitToPacket_stage2$CLR = 1'b0 ;

  // submodule nodeVector_0_flitToPacket_stage3
  assign nodeVector_0_flitToPacket_stage3$D_IN =
	     nodeVector_0_flitToPacket_stage2$D_OUT[24:6] ;
  assign nodeVector_0_flitToPacket_stage3$ENQ =
	     MUX_nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_probes$wset_1__SEL_1 ;
  assign nodeVector_0_flitToPacket_stage3$DEQ =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo ;
  assign nodeVector_0_flitToPacket_stage3$CLR = 1'b0 ;

  // submodule nodeVector_1_flitToPacket_ramArr_0_memory
  assign nodeVector_1_flitToPacket_ramArr_0_memory$ADDR =
	     nodeVector_1_flitToPacket_stage2$D_OUT[4:2] ;
  assign nodeVector_1_flitToPacket_ramArr_0_memory$DI =
	     nodeVector_1_flitToPacket_stage2$D_OUT[13:6] ;
  assign nodeVector_1_flitToPacket_ramArr_0_memory$WE =
	     !nodeVector_1_flitToPacket_stage2$D_OUT[5] ||
	     nodeVector_1_flitToPacket_stage2$D_OUT[1:0] != 2'd3 ;
  assign nodeVector_1_flitToPacket_ramArr_0_memory$EN =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways ;

  // submodule nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore
  assign nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_IN =
	     nodeVector_1_flitToPacket_ramArr_0_memory$DO ;
  assign nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$ENQ =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly ;
  assign nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$DEQ =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly ;
  assign nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outDataCore$CLR =
	     1'b0 ;

  // submodule nodeVector_1_flitToPacket_ramArr_1_memory
  assign nodeVector_1_flitToPacket_ramArr_1_memory$ADDR =
	     nodeVector_1_flitToPacket_stage2$D_OUT[4:2] ;
  assign nodeVector_1_flitToPacket_ramArr_1_memory$DI =
	     nodeVector_1_flitToPacket_stage2$D_OUT[13:6] ;
  assign nodeVector_1_flitToPacket_ramArr_1_memory$WE =
	     nodeVector_1_flitToPacket_stage2$D_OUT[1:0] != 2'd3 ;
  assign nodeVector_1_flitToPacket_ramArr_1_memory$EN =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways ;

  // submodule nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore
  assign nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_IN =
	     nodeVector_1_flitToPacket_ramArr_1_memory$DO ;
  assign nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$ENQ =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly ;
  assign nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$DEQ =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly ;
  assign nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$CLR =
	     1'b0 ;

  // submodule nodeVector_1_flitToPacket_ramArr_2_memory
  assign nodeVector_1_flitToPacket_ramArr_2_memory$ADDR =
	     nodeVector_1_flitToPacket_stage2$D_OUT[4:2] ;
  assign nodeVector_1_flitToPacket_ramArr_2_memory$DI =
	     nodeVector_1_flitToPacket_stage2$D_OUT[13:6] ;
  assign nodeVector_1_flitToPacket_ramArr_2_memory$WE =
	     nodeVector_1_flitToPacket_stage2$D_OUT[1:0] != 2'd3 ;
  assign nodeVector_1_flitToPacket_ramArr_2_memory$EN =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways ;

  // submodule nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore
  assign nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_IN =
	     nodeVector_1_flitToPacket_ramArr_2_memory$DO ;
  assign nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$ENQ =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly ;
  assign nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$DEQ =
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly ;
  assign nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$CLR =
	     1'b0 ;

  // submodule nodeVector_1_flitToPacket_stage1
  assign nodeVector_1_flitToPacket_stage1$D_IN =
	     nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg[18:0] ;
  assign nodeVector_1_flitToPacket_stage1$ENQ =
	     CAN_FIRE_RL_nodeVector_1_fromCrossbarToFlitToPacket ;
  assign nodeVector_1_flitToPacket_stage1$DEQ =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle1CamLookup ;
  assign nodeVector_1_flitToPacket_stage1$CLR = 1'b0 ;

  // submodule nodeVector_1_flitToPacket_stage2
  assign nodeVector_1_flitToPacket_stage2$D_IN =
	     { nodeVector_1_flitToPacket_stage1$D_OUT,
	       IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d4938,
	       v__h263222,
	       count__h265566 } ;
  assign nodeVector_1_flitToPacket_stage2$ENQ =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle1CamLookup ;
  assign nodeVector_1_flitToPacket_stage2$DEQ =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle2RamOperation ;
  assign nodeVector_1_flitToPacket_stage2$CLR = 1'b0 ;

  // submodule nodeVector_1_flitToPacket_stage3
  assign nodeVector_1_flitToPacket_stage3$D_IN =
	     nodeVector_1_flitToPacket_stage2$D_OUT[24:6] ;
  assign nodeVector_1_flitToPacket_stage3$ENQ =
	     MUX_nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_probes$wset_1__SEL_1 ;
  assign nodeVector_1_flitToPacket_stage3$DEQ =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo ;
  assign nodeVector_1_flitToPacket_stage3$CLR = 1'b0 ;

  // submodule nodeVector_2_flitToPacket_ramArr_0_memory
  assign nodeVector_2_flitToPacket_ramArr_0_memory$ADDR =
	     nodeVector_2_flitToPacket_stage2$D_OUT[4:2] ;
  assign nodeVector_2_flitToPacket_ramArr_0_memory$DI =
	     nodeVector_2_flitToPacket_stage2$D_OUT[13:6] ;
  assign nodeVector_2_flitToPacket_ramArr_0_memory$WE =
	     !nodeVector_2_flitToPacket_stage2$D_OUT[5] ||
	     nodeVector_2_flitToPacket_stage2$D_OUT[1:0] != 2'd3 ;
  assign nodeVector_2_flitToPacket_ramArr_0_memory$EN =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways ;

  // submodule nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore
  assign nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_IN =
	     nodeVector_2_flitToPacket_ramArr_0_memory$DO ;
  assign nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$ENQ =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly ;
  assign nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$DEQ =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly ;
  assign nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outDataCore$CLR =
	     1'b0 ;

  // submodule nodeVector_2_flitToPacket_ramArr_1_memory
  assign nodeVector_2_flitToPacket_ramArr_1_memory$ADDR =
	     nodeVector_2_flitToPacket_stage2$D_OUT[4:2] ;
  assign nodeVector_2_flitToPacket_ramArr_1_memory$DI =
	     nodeVector_2_flitToPacket_stage2$D_OUT[13:6] ;
  assign nodeVector_2_flitToPacket_ramArr_1_memory$WE =
	     nodeVector_2_flitToPacket_stage2$D_OUT[1:0] != 2'd3 ;
  assign nodeVector_2_flitToPacket_ramArr_1_memory$EN =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways ;

  // submodule nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore
  assign nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_IN =
	     nodeVector_2_flitToPacket_ramArr_1_memory$DO ;
  assign nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$ENQ =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly ;
  assign nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$DEQ =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly ;
  assign nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$CLR =
	     1'b0 ;

  // submodule nodeVector_2_flitToPacket_ramArr_2_memory
  assign nodeVector_2_flitToPacket_ramArr_2_memory$ADDR =
	     nodeVector_2_flitToPacket_stage2$D_OUT[4:2] ;
  assign nodeVector_2_flitToPacket_ramArr_2_memory$DI =
	     nodeVector_2_flitToPacket_stage2$D_OUT[13:6] ;
  assign nodeVector_2_flitToPacket_ramArr_2_memory$WE =
	     nodeVector_2_flitToPacket_stage2$D_OUT[1:0] != 2'd3 ;
  assign nodeVector_2_flitToPacket_ramArr_2_memory$EN =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways ;

  // submodule nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore
  assign nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_IN =
	     nodeVector_2_flitToPacket_ramArr_2_memory$DO ;
  assign nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$ENQ =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly ;
  assign nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$DEQ =
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly ;
  assign nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$CLR =
	     1'b0 ;

  // submodule nodeVector_2_flitToPacket_stage1
  assign nodeVector_2_flitToPacket_stage1$D_IN =
	     nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg[18:0] ;
  assign nodeVector_2_flitToPacket_stage1$ENQ =
	     CAN_FIRE_RL_nodeVector_2_fromCrossbarToFlitToPacket ;
  assign nodeVector_2_flitToPacket_stage1$DEQ =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle1CamLookup ;
  assign nodeVector_2_flitToPacket_stage1$CLR = 1'b0 ;

  // submodule nodeVector_2_flitToPacket_stage2
  assign nodeVector_2_flitToPacket_stage2$D_IN =
	     { nodeVector_2_flitToPacket_stage1$D_OUT,
	       IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7838,
	       v__h404482,
	       count__h406826 } ;
  assign nodeVector_2_flitToPacket_stage2$ENQ =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle1CamLookup ;
  assign nodeVector_2_flitToPacket_stage2$DEQ =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle2RamOperation ;
  assign nodeVector_2_flitToPacket_stage2$CLR = 1'b0 ;

  // submodule nodeVector_2_flitToPacket_stage3
  assign nodeVector_2_flitToPacket_stage3$D_IN =
	     nodeVector_2_flitToPacket_stage2$D_OUT[24:6] ;
  assign nodeVector_2_flitToPacket_stage3$ENQ =
	     MUX_nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_probes$wset_1__SEL_1 ;
  assign nodeVector_2_flitToPacket_stage3$DEQ =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo ;
  assign nodeVector_2_flitToPacket_stage3$CLR = 1'b0 ;

  // submodule nodeVector_3_flitToPacket_ramArr_0_memory
  assign nodeVector_3_flitToPacket_ramArr_0_memory$ADDR =
	     nodeVector_3_flitToPacket_stage2$D_OUT[4:2] ;
  assign nodeVector_3_flitToPacket_ramArr_0_memory$DI =
	     nodeVector_3_flitToPacket_stage2$D_OUT[13:6] ;
  assign nodeVector_3_flitToPacket_ramArr_0_memory$WE =
	     !nodeVector_3_flitToPacket_stage2$D_OUT[5] ||
	     nodeVector_3_flitToPacket_stage2$D_OUT[1:0] != 2'd3 ;
  assign nodeVector_3_flitToPacket_ramArr_0_memory$EN =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_stageReadResponseAlways ;

  // submodule nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore
  assign nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$D_IN =
	     nodeVector_3_flitToPacket_ramArr_0_memory$DO ;
  assign nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$ENQ =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqOnly ;
  assign nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$DEQ =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_deqOnly ;
  assign nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outDataCore$CLR =
	     1'b0 ;

  // submodule nodeVector_3_flitToPacket_ramArr_1_memory
  assign nodeVector_3_flitToPacket_ramArr_1_memory$ADDR =
	     nodeVector_3_flitToPacket_stage2$D_OUT[4:2] ;
  assign nodeVector_3_flitToPacket_ramArr_1_memory$DI =
	     nodeVector_3_flitToPacket_stage2$D_OUT[13:6] ;
  assign nodeVector_3_flitToPacket_ramArr_1_memory$WE =
	     nodeVector_3_flitToPacket_stage2$D_OUT[1:0] != 2'd3 ;
  assign nodeVector_3_flitToPacket_ramArr_1_memory$EN =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_stageReadResponseAlways ;

  // submodule nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore
  assign nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$D_IN =
	     nodeVector_3_flitToPacket_ramArr_1_memory$DO ;
  assign nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$ENQ =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqOnly ;
  assign nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$DEQ =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_deqOnly ;
  assign nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$CLR =
	     1'b0 ;

  // submodule nodeVector_3_flitToPacket_ramArr_2_memory
  assign nodeVector_3_flitToPacket_ramArr_2_memory$ADDR =
	     nodeVector_3_flitToPacket_stage2$D_OUT[4:2] ;
  assign nodeVector_3_flitToPacket_ramArr_2_memory$DI =
	     nodeVector_3_flitToPacket_stage2$D_OUT[13:6] ;
  assign nodeVector_3_flitToPacket_ramArr_2_memory$WE =
	     nodeVector_3_flitToPacket_stage2$D_OUT[1:0] != 2'd3 ;
  assign nodeVector_3_flitToPacket_ramArr_2_memory$EN =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_stageReadResponseAlways ;

  // submodule nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore
  assign nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$D_IN =
	     nodeVector_3_flitToPacket_ramArr_2_memory$DO ;
  assign nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$ENQ =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqOnly ;
  assign nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$DEQ =
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqAndDeq ||
	     WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_deqOnly ;
  assign nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$CLR =
	     1'b0 ;

  // submodule nodeVector_3_flitToPacket_stage1
  assign nodeVector_3_flitToPacket_stage1$D_IN =
	     nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg[18:0] ;
  assign nodeVector_3_flitToPacket_stage1$ENQ =
	     CAN_FIRE_RL_nodeVector_3_fromCrossbarToFlitToPacket ;
  assign nodeVector_3_flitToPacket_stage1$DEQ =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle1CamLookup ;
  assign nodeVector_3_flitToPacket_stage1$CLR = 1'b0 ;

  // submodule nodeVector_3_flitToPacket_stage2
  assign nodeVector_3_flitToPacket_stage2$D_IN =
	     { nodeVector_3_flitToPacket_stage1$D_OUT,
	       IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10738,
	       v__h545742,
	       count__h548086 } ;
  assign nodeVector_3_flitToPacket_stage2$ENQ =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle1CamLookup ;
  assign nodeVector_3_flitToPacket_stage2$DEQ =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle2RamOperation ;
  assign nodeVector_3_flitToPacket_stage2$CLR = 1'b0 ;

  // submodule nodeVector_3_flitToPacket_stage3
  assign nodeVector_3_flitToPacket_stage3$D_IN =
	     nodeVector_3_flitToPacket_stage2$D_OUT[24:6] ;
  assign nodeVector_3_flitToPacket_stage3$ENQ =
	     MUX_nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_probes$wset_1__SEL_1 ;
  assign nodeVector_3_flitToPacket_stage3$DEQ =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo ;
  assign nodeVector_3_flitToPacket_stage3$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_IF_nodeVector_0_flitToPacket_validEntry_wir_ETC___d11892 =
	     (IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12933 &&
	      nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12939 &&
	      nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14427) ?
	       3'd6 :
	       IF_IF_nodeVector_0_flitToPacket_validEntry_wir_ETC___d11893 ;
  assign IF_IF_nodeVector_0_flitToPacket_validEntry_wir_ETC___d11893 =
	     (IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12931 &&
	      nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12940 &&
	      nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14426) ?
	       3'd5 :
	       IF_IF_nodeVector_0_flitToPacket_validEntry_wir_ETC___d11894 ;
  assign IF_IF_nodeVector_0_flitToPacket_validEntry_wir_ETC___d11894 =
	     (IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12929 &&
	      nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12941 &&
	      nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14425) ?
	       3'd4 :
	       IF_IF_nodeVector_0_flitToPacket_validEntry_wir_ETC___d11895 ;
  assign IF_IF_nodeVector_0_flitToPacket_validEntry_wir_ETC___d11895 =
	     (IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12927 &&
	      nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12942 &&
	      nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14424) ?
	       3'd3 :
	       IF_IF_nodeVector_0_flitToPacket_validEntry_wir_ETC___d11896 ;
  assign IF_IF_nodeVector_0_flitToPacket_validEntry_wir_ETC___d11896 =
	     (IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12925 &&
	      nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12943 &&
	      nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14423) ?
	       3'd2 :
	       ((IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12923 &&
		 nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12944 &&
		 nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14422) ?
		  3'd1 :
		  3'd0) ;
  assign IF_IF_nodeVector_1_flitToPacket_validEntry_wir_ETC___d11912 =
	     (IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12989 &&
	      nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12995 &&
	      nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14467) ?
	       3'd6 :
	       IF_IF_nodeVector_1_flitToPacket_validEntry_wir_ETC___d11913 ;
  assign IF_IF_nodeVector_1_flitToPacket_validEntry_wir_ETC___d11913 =
	     (IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12987 &&
	      nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12996 &&
	      nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14466) ?
	       3'd5 :
	       IF_IF_nodeVector_1_flitToPacket_validEntry_wir_ETC___d11914 ;
  assign IF_IF_nodeVector_1_flitToPacket_validEntry_wir_ETC___d11914 =
	     (IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12985 &&
	      nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12997 &&
	      nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14465) ?
	       3'd4 :
	       IF_IF_nodeVector_1_flitToPacket_validEntry_wir_ETC___d11915 ;
  assign IF_IF_nodeVector_1_flitToPacket_validEntry_wir_ETC___d11915 =
	     (IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12983 &&
	      nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12998 &&
	      nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14464) ?
	       3'd3 :
	       IF_IF_nodeVector_1_flitToPacket_validEntry_wir_ETC___d11916 ;
  assign IF_IF_nodeVector_1_flitToPacket_validEntry_wir_ETC___d11916 =
	     (IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12981 &&
	      nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12999 &&
	      nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14463) ?
	       3'd2 :
	       ((IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12979 &&
		 nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d13000 &&
		 nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14462) ?
		  3'd1 :
		  3'd0) ;
  assign IF_IF_nodeVector_2_flitToPacket_validEntry_wir_ETC___d11932 =
	     (IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13045 &&
	      nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13051 &&
	      nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14507) ?
	       3'd6 :
	       IF_IF_nodeVector_2_flitToPacket_validEntry_wir_ETC___d11933 ;
  assign IF_IF_nodeVector_2_flitToPacket_validEntry_wir_ETC___d11933 =
	     (IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13043 &&
	      nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13052 &&
	      nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14506) ?
	       3'd5 :
	       IF_IF_nodeVector_2_flitToPacket_validEntry_wir_ETC___d11934 ;
  assign IF_IF_nodeVector_2_flitToPacket_validEntry_wir_ETC___d11934 =
	     (IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13041 &&
	      nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13053 &&
	      nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14505) ?
	       3'd4 :
	       IF_IF_nodeVector_2_flitToPacket_validEntry_wir_ETC___d11935 ;
  assign IF_IF_nodeVector_2_flitToPacket_validEntry_wir_ETC___d11935 =
	     (IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13039 &&
	      nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13054 &&
	      nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14504) ?
	       3'd3 :
	       IF_IF_nodeVector_2_flitToPacket_validEntry_wir_ETC___d11936 ;
  assign IF_IF_nodeVector_2_flitToPacket_validEntry_wir_ETC___d11936 =
	     (IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13037 &&
	      nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13055 &&
	      nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14503) ?
	       3'd2 :
	       ((IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13035 &&
		 nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13056 &&
		 nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14502) ?
		  3'd1 :
		  3'd0) ;
  assign IF_IF_nodeVector_3_flitToPacket_validEntry_wir_ETC___d11952 =
	     (IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13101 &&
	      nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13107 &&
	      nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14547) ?
	       3'd6 :
	       IF_IF_nodeVector_3_flitToPacket_validEntry_wir_ETC___d11953 ;
  assign IF_IF_nodeVector_3_flitToPacket_validEntry_wir_ETC___d11953 =
	     (IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13099 &&
	      nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13108 &&
	      nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14546) ?
	       3'd5 :
	       IF_IF_nodeVector_3_flitToPacket_validEntry_wir_ETC___d11954 ;
  assign IF_IF_nodeVector_3_flitToPacket_validEntry_wir_ETC___d11954 =
	     (IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13097 &&
	      nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13109 &&
	      nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14545) ?
	       3'd4 :
	       IF_IF_nodeVector_3_flitToPacket_validEntry_wir_ETC___d11955 ;
  assign IF_IF_nodeVector_3_flitToPacket_validEntry_wir_ETC___d11955 =
	     (IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13095 &&
	      nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13110 &&
	      nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14544) ?
	       3'd3 :
	       IF_IF_nodeVector_3_flitToPacket_validEntry_wir_ETC___d11956 ;
  assign IF_IF_nodeVector_3_flitToPacket_validEntry_wir_ETC___d11956 =
	     (IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13093 &&
	      nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13111 &&
	      nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14543) ?
	       3'd2 :
	       ((IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13091 &&
		 nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13112 &&
		 nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14542) ?
		  3'd1 :
		  3'd0) ;
  assign IF_NOT_nodeVector_0_crossbar_level0Dn_wireInUp_ETC___d1013 =
	     (!nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21] ||
	      !nodeVector_0_crossbar_level0Dn_inPortUp_tagged_ETC__q3[19] &&
	      nodeVector_0_crossbar_level0Dn_inPortDn_tagged_ETC__q4[19]) ?
	       nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[20:0] :
	       ((nodeVector_0_crossbar_level0Dn_inPortUp_tagged_ETC__q3[19] &&
		 !nodeVector_0_crossbar_level0Dn_inPortDn_tagged_ETC__q4[19]) ?
		  nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[20:0] :
		  IF_nodeVector_0_crossbar_level0Dn_portSelect_5_ETC___d14644) ;
  assign IF_NOT_nodeVector_0_crossbar_level0Dn_wireInUp_ETC___d1024 =
	     (!nodeVector_0_crossbar_level0Dn_inPortUp_tagged_ETC__q3[19] &&
	      !nodeVector_0_crossbar_level0Dn_inPortDn_tagged_ETC__q4[19]) ?
	       IF_nodeVector_0_crossbar_level0Dn_portSelect_5_ETC___d14644 :
	       ((!nodeVector_0_crossbar_level0Dn_inPortUp_tagged_ETC__q3[19] &&
		 nodeVector_0_crossbar_level0Dn_inPortDn_tagged_ETC__q4[19]) ?
		  nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[20:0] :
		  nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[20:0]) ;
  assign IF_NOT_nodeVector_0_crossbar_level0Dn_wireInUp_ETC___d991 =
	     (!nodeVector_0_crossbar_level0Dn_wireInUpReq$wget[19] &&
	      nodeVector_0_crossbar_level0Dn_wireInDnReq$wget[19] ||
	      nodeVector_0_crossbar_level0Dn_wireInUpReq$wget[19] &&
	      !nodeVector_0_crossbar_level0Dn_wireInDnReq$wget[19]) ?
	       nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	       nodeVector_0_crossbar_level0Dn_inPortDn_tagged_ETC___d986 :
	       NOT_nodeVector_0_crossbar_level0Dn_wireInUpReq_ETC___d990 ;
  assign IF_NOT_nodeVector_0_crossbar_level0Dn_wireInUp_ETC___d992 =
	     (!nodeVector_0_crossbar_level0Dn_wireInUpReq$wget[19] &&
	      !nodeVector_0_crossbar_level0Dn_wireInDnReq$wget[19]) ?
	       (!nodeVector_0_crossbar_level0Dn_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_0_crossbar_rowDnToRowUp) &&
	       IF_nodeVector_0_crossbar_level0Dn_portSelect_5_ETC___d14571 :
	       IF_NOT_nodeVector_0_crossbar_level0Dn_wireInUp_ETC___d991 ;
  assign IF_NOT_nodeVector_0_crossbar_level0Dn_wireInUp_ETC___d994 =
	     (!nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	       IF_nodeVector_0_crossbar_level0Dn_wireInDnReq__ETC___d974 :
	       !nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] ||
	       !nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21] ||
	       IF_NOT_nodeVector_0_crossbar_level0Dn_wireInUp_ETC___d992 ;
  assign IF_NOT_nodeVector_0_crossbar_level0Up_wireInUp_ETC___d862 =
	     (!nodeVector_0_crossbar_level0Up_wireInUpReq$wget[19] &&
	      nodeVector_0_crossbar_level0Up_wireInDnReq$wget[19] ||
	      nodeVector_0_crossbar_level0Up_wireInUpReq$wget[19] &&
	      !nodeVector_0_crossbar_level0Up_wireInDnReq$wget[19]) ?
	       nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] &&
	       nodeVector_0_crossbar_level0Up_inPortDn_tagged_ETC___d857 :
	       NOT_nodeVector_0_crossbar_level0Up_wireInUpReq_ETC___d861 ;
  assign IF_NOT_nodeVector_0_crossbar_level0Up_wireInUp_ETC___d863 =
	     (!nodeVector_0_crossbar_level0Up_wireInUpReq$wget[19] &&
	      !nodeVector_0_crossbar_level0Up_wireInDnReq$wget[19]) ?
	       (!nodeVector_0_crossbar_level0Up_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_0_crossbar_rowUpToRowUp) &&
	       IF_nodeVector_0_crossbar_level0Up_portSelect_2_ETC___d14570 :
	       IF_NOT_nodeVector_0_crossbar_level0Up_wireInUp_ETC___d862 ;
  assign IF_NOT_nodeVector_0_crossbar_level0Up_wireInUp_ETC___d865 =
	     (!nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21]) ?
	       nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21] &&
	       IF_nodeVector_0_crossbar_level0Up_wireInDnReq__ETC___d845 :
	       !nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] ||
	       !nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21] ||
	       IF_NOT_nodeVector_0_crossbar_level0Up_wireInUp_ETC___d863 ;
  assign IF_NOT_nodeVector_0_crossbar_level0Up_wireInUp_ETC___d884 =
	     (!nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21] ||
	      !nodeVector_0_crossbar_level0Up_inPortUp_tagged_ETC__q1[19] &&
	      nodeVector_0_crossbar_level0Up_inPortDn_tagged_ETC__q2[19]) ?
	       nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[20:0] :
	       ((nodeVector_0_crossbar_level0Up_inPortUp_tagged_ETC__q1[19] &&
		 !nodeVector_0_crossbar_level0Up_inPortDn_tagged_ETC__q2[19]) ?
		  nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[20:0] :
		  IF_nodeVector_0_crossbar_level0Up_portSelect_2_ETC___d14642) ;
  assign IF_NOT_nodeVector_0_crossbar_level0Up_wireInUp_ETC___d895 =
	     (!nodeVector_0_crossbar_level0Up_inPortUp_tagged_ETC__q1[19] &&
	      !nodeVector_0_crossbar_level0Up_inPortDn_tagged_ETC__q2[19]) ?
	       IF_nodeVector_0_crossbar_level0Up_portSelect_2_ETC___d14642 :
	       ((!nodeVector_0_crossbar_level0Up_inPortUp_tagged_ETC__q1[19] &&
		 nodeVector_0_crossbar_level0Up_inPortDn_tagged_ETC__q2[19]) ?
		  nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[20:0] :
		  nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[20:0]) ;
  assign IF_NOT_nodeVector_0_crossbar_level1Dn_wireInUp_ETC___d1249 =
	     (!nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7[20] &&
	      nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8[20] ||
	      nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7[20] &&
	      !nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8[20]) ?
	       nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	       nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	       (!nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_0_fromCrossbarToFlitToPacket) :
	       !nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7[20] ||
	       !nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8[20] ||
	       IF_nodeVector_0_crossbar_level1Dn_portSelect_2_ETC___d14573 ;
  assign IF_NOT_nodeVector_0_crossbar_level1Dn_wireInUp_ETC___d1250 =
	     (!nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7[20] &&
	      !nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8[20]) ?
	       (!nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_0_fromCrossbarToFlitToPacket) &&
	       IF_nodeVector_0_crossbar_level1Dn_portSelect_2_ETC___d14573 :
	       IF_NOT_nodeVector_0_crossbar_level1Dn_wireInUp_ETC___d1249 ;
  assign IF_NOT_nodeVector_0_crossbar_level1Dn_wireInUp_ETC___d1252 =
	     (!nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	       (nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8[20] ||
		!nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_0_fromCrossbarToFlitToPacket) :
	       !nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] ||
	       !nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	       IF_NOT_nodeVector_0_crossbar_level1Dn_wireInUp_ETC___d1250 ;
  assign IF_NOT_nodeVector_0_crossbar_level1Dn_wireInUp_ETC___d1271 =
	     (!nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	      !nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7[20] &&
	      nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8[20]) ?
	       nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[20:0] :
	       ((nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7[20] &&
		 !nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8[20]) ?
		  nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[20:0] :
		  IF_nodeVector_0_crossbar_level1Dn_portSelect_2_ETC___d14648) ;
  assign IF_NOT_nodeVector_0_crossbar_level1Dn_wireInUp_ETC___d1282 =
	     (!nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7[20] &&
	      !nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8[20]) ?
	       IF_nodeVector_0_crossbar_level1Dn_portSelect_2_ETC___d14648 :
	       ((!nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7[20] &&
		 nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8[20]) ?
		  nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[20:0] :
		  nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[20:0]) ;
  assign IF_NOT_nodeVector_0_crossbar_level1Up_wireInUp_ETC___d1120 =
	     (!nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5[20] &&
	      nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6[20] ||
	      nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5[20] &&
	      !nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6[20]) ?
	       nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] &&
	       nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC___d1115 :
	       NOT_nodeVector_0_crossbar_level1Up_wireInUpReq_ETC___d1119 ;
  assign IF_NOT_nodeVector_0_crossbar_level1Up_wireInUp_ETC___d1121 =
	     (!nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5[20] &&
	      !nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6[20]) ?
	       (!nodeVector_0_crossbar_level1Up_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_putFlitToNext) &&
	       IF_nodeVector_0_crossbar_level1Up_portSelect_0_ETC___d14572 :
	       IF_NOT_nodeVector_0_crossbar_level1Up_wireInUp_ETC___d1120 ;
  assign IF_NOT_nodeVector_0_crossbar_level1Up_wireInUp_ETC___d1123 =
	     (!nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21]) ?
	       nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21] &&
	       IF_nodeVector_0_crossbar_level1Up_wireInDnReq__ETC___d1103 :
	       !nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] ||
	       !nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21] ||
	       IF_NOT_nodeVector_0_crossbar_level1Up_wireInUp_ETC___d1121 ;
  assign IF_NOT_nodeVector_0_crossbar_level1Up_wireInUp_ETC___d1142 =
	     (!nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21] ||
	      !nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5[20] &&
	      nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6[20]) ?
	       nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[20:0] :
	       ((nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5[20] &&
		 !nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6[20]) ?
		  nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[20:0] :
		  IF_nodeVector_0_crossbar_level1Up_portSelect_0_ETC___d14646) ;
  assign IF_NOT_nodeVector_0_crossbar_level1Up_wireInUp_ETC___d1153 =
	     (!nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5[20] &&
	      !nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6[20]) ?
	       IF_nodeVector_0_crossbar_level1Up_portSelect_0_ETC___d14646 :
	       ((!nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5[20] &&
		 nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6[20]) ?
		  nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[20:0] :
		  nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[20:0]) ;
  assign IF_NOT_nodeVector_1_crossbar_level0Dn_wireInUp_ETC___d3892 =
	     (!nodeVector_1_crossbar_level0Dn_wireInUpReq$wget[19] &&
	      nodeVector_1_crossbar_level0Dn_wireInDnReq$wget[19] ||
	      nodeVector_1_crossbar_level0Dn_wireInUpReq$wget[19] &&
	      !nodeVector_1_crossbar_level0Dn_wireInDnReq$wget[19]) ?
	       nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	       nodeVector_1_crossbar_level0Dn_inPortDn_tagged_ETC___d3887 :
	       NOT_nodeVector_1_crossbar_level0Dn_wireInUpReq_ETC___d3891 ;
  assign IF_NOT_nodeVector_1_crossbar_level0Dn_wireInUp_ETC___d3893 =
	     (!nodeVector_1_crossbar_level0Dn_wireInUpReq$wget[19] &&
	      !nodeVector_1_crossbar_level0Dn_wireInDnReq$wget[19]) ?
	       (!nodeVector_1_crossbar_level0Dn_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_1_crossbar_rowDnToRowUp) &&
	       IF_nodeVector_1_crossbar_level0Dn_portSelect_8_ETC___d14592 :
	       IF_NOT_nodeVector_1_crossbar_level0Dn_wireInUp_ETC___d3892 ;
  assign IF_NOT_nodeVector_1_crossbar_level0Dn_wireInUp_ETC___d3895 =
	     (!nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	       IF_nodeVector_1_crossbar_level0Dn_wireInDnReq__ETC___d3875 :
	       !nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] ||
	       !nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21] ||
	       IF_NOT_nodeVector_1_crossbar_level0Dn_wireInUp_ETC___d3893 ;
  assign IF_NOT_nodeVector_1_crossbar_level0Dn_wireInUp_ETC___d3914 =
	     (!nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21] ||
	      !nodeVector_1_crossbar_level0Dn_inPortUp_tagged_ETC__q11[19] &&
	      nodeVector_1_crossbar_level0Dn_inPortDn_tagged_ETC__q12[19]) ?
	       nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[20:0] :
	       ((nodeVector_1_crossbar_level0Dn_inPortUp_tagged_ETC__q11[19] &&
		 !nodeVector_1_crossbar_level0Dn_inPortDn_tagged_ETC__q12[19]) ?
		  nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[20:0] :
		  IF_nodeVector_1_crossbar_level0Dn_portSelect_8_ETC___d14661) ;
  assign IF_NOT_nodeVector_1_crossbar_level0Dn_wireInUp_ETC___d3925 =
	     (!nodeVector_1_crossbar_level0Dn_inPortUp_tagged_ETC__q11[19] &&
	      !nodeVector_1_crossbar_level0Dn_inPortDn_tagged_ETC__q12[19]) ?
	       IF_nodeVector_1_crossbar_level0Dn_portSelect_8_ETC___d14661 :
	       ((!nodeVector_1_crossbar_level0Dn_inPortUp_tagged_ETC__q11[19] &&
		 nodeVector_1_crossbar_level0Dn_inPortDn_tagged_ETC__q12[19]) ?
		  nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[20:0] :
		  nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[20:0]) ;
  assign IF_NOT_nodeVector_1_crossbar_level0Up_wireInUp_ETC___d3763 =
	     (!nodeVector_1_crossbar_level0Up_wireInUpReq$wget[19] &&
	      nodeVector_1_crossbar_level0Up_wireInDnReq$wget[19] ||
	      nodeVector_1_crossbar_level0Up_wireInUpReq$wget[19] &&
	      !nodeVector_1_crossbar_level0Up_wireInDnReq$wget[19]) ?
	       nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] &&
	       nodeVector_1_crossbar_level0Up_inPortDn_tagged_ETC___d3758 :
	       NOT_nodeVector_1_crossbar_level0Up_wireInUpReq_ETC___d3762 ;
  assign IF_NOT_nodeVector_1_crossbar_level0Up_wireInUp_ETC___d3764 =
	     (!nodeVector_1_crossbar_level0Up_wireInUpReq$wget[19] &&
	      !nodeVector_1_crossbar_level0Up_wireInDnReq$wget[19]) ?
	       (!nodeVector_1_crossbar_level0Up_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_1_crossbar_rowUpToRowUp) &&
	       IF_nodeVector_1_crossbar_level0Up_portSelect_7_ETC___d14591 :
	       IF_NOT_nodeVector_1_crossbar_level0Up_wireInUp_ETC___d3763 ;
  assign IF_NOT_nodeVector_1_crossbar_level0Up_wireInUp_ETC___d3766 =
	     (!nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21]) ?
	       nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21] &&
	       IF_nodeVector_1_crossbar_level0Up_wireInDnReq__ETC___d3746 :
	       !nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] ||
	       !nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21] ||
	       IF_NOT_nodeVector_1_crossbar_level0Up_wireInUp_ETC___d3764 ;
  assign IF_NOT_nodeVector_1_crossbar_level0Up_wireInUp_ETC___d3785 =
	     (!nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21] ||
	      !nodeVector_1_crossbar_level0Up_inPortUp_tagged_ETC__q9[19] &&
	      nodeVector_1_crossbar_level0Up_inPortDn_tagged_ETC__q10[19]) ?
	       nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[20:0] :
	       ((nodeVector_1_crossbar_level0Up_inPortUp_tagged_ETC__q9[19] &&
		 !nodeVector_1_crossbar_level0Up_inPortDn_tagged_ETC__q10[19]) ?
		  nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[20:0] :
		  IF_nodeVector_1_crossbar_level0Up_portSelect_7_ETC___d14659) ;
  assign IF_NOT_nodeVector_1_crossbar_level0Up_wireInUp_ETC___d3796 =
	     (!nodeVector_1_crossbar_level0Up_inPortUp_tagged_ETC__q9[19] &&
	      !nodeVector_1_crossbar_level0Up_inPortDn_tagged_ETC__q10[19]) ?
	       IF_nodeVector_1_crossbar_level0Up_portSelect_7_ETC___d14659 :
	       ((!nodeVector_1_crossbar_level0Up_inPortUp_tagged_ETC__q9[19] &&
		 nodeVector_1_crossbar_level0Up_inPortDn_tagged_ETC__q10[19]) ?
		  nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[20:0] :
		  nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[20:0]) ;
  assign IF_NOT_nodeVector_1_crossbar_level1Dn_wireInUp_ETC___d4150 =
	     (!nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15[20] &&
	      nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16[20] ||
	      nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15[20] &&
	      !nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16[20]) ?
	       nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	       nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	       (!nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_1_fromCrossbarToFlitToPacket) :
	       !nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15[20] ||
	       !nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16[20] ||
	       IF_nodeVector_1_crossbar_level1Dn_portSelect_1_ETC___d14594 ;
  assign IF_NOT_nodeVector_1_crossbar_level1Dn_wireInUp_ETC___d4151 =
	     (!nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15[20] &&
	      !nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16[20]) ?
	       (!nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_1_fromCrossbarToFlitToPacket) &&
	       IF_nodeVector_1_crossbar_level1Dn_portSelect_1_ETC___d14594 :
	       IF_NOT_nodeVector_1_crossbar_level1Dn_wireInUp_ETC___d4150 ;
  assign IF_NOT_nodeVector_1_crossbar_level1Dn_wireInUp_ETC___d4153 =
	     (!nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	       (nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16[20] ||
		!nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_1_fromCrossbarToFlitToPacket) :
	       !nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] ||
	       !nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	       IF_NOT_nodeVector_1_crossbar_level1Dn_wireInUp_ETC___d4151 ;
  assign IF_NOT_nodeVector_1_crossbar_level1Dn_wireInUp_ETC___d4172 =
	     (!nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	      !nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15[20] &&
	      nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16[20]) ?
	       nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[20:0] :
	       ((nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15[20] &&
		 !nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16[20]) ?
		  nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[20:0] :
		  IF_nodeVector_1_crossbar_level1Dn_portSelect_1_ETC___d14665) ;
  assign IF_NOT_nodeVector_1_crossbar_level1Dn_wireInUp_ETC___d4183 =
	     (!nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15[20] &&
	      !nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16[20]) ?
	       IF_nodeVector_1_crossbar_level1Dn_portSelect_1_ETC___d14665 :
	       ((!nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15[20] &&
		 nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16[20]) ?
		  nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[20:0] :
		  nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[20:0]) ;
  assign IF_NOT_nodeVector_1_crossbar_level1Up_wireInUp_ETC___d4021 =
	     (!nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13[20] &&
	      nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14[20] ||
	      nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13[20] &&
	      !nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14[20]) ?
	       nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] &&
	       nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC___d4016 :
	       NOT_nodeVector_1_crossbar_level1Up_wireInUpReq_ETC___d4020 ;
  assign IF_NOT_nodeVector_1_crossbar_level1Up_wireInUp_ETC___d4022 =
	     (!nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13[20] &&
	      !nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14[20]) ?
	       (!nodeVector_1_crossbar_level1Up_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_putFlitToNext_1) &&
	       IF_nodeVector_1_crossbar_level1Up_portSelect_9_ETC___d14593 :
	       IF_NOT_nodeVector_1_crossbar_level1Up_wireInUp_ETC___d4021 ;
  assign IF_NOT_nodeVector_1_crossbar_level1Up_wireInUp_ETC___d4024 =
	     (!nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21]) ?
	       nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21] &&
	       IF_nodeVector_1_crossbar_level1Up_wireInDnReq__ETC___d4004 :
	       !nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] ||
	       !nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21] ||
	       IF_NOT_nodeVector_1_crossbar_level1Up_wireInUp_ETC___d4022 ;
  assign IF_NOT_nodeVector_1_crossbar_level1Up_wireInUp_ETC___d4043 =
	     (!nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21] ||
	      !nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13[20] &&
	      nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14[20]) ?
	       nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[20:0] :
	       ((nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13[20] &&
		 !nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14[20]) ?
		  nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[20:0] :
		  IF_nodeVector_1_crossbar_level1Up_portSelect_9_ETC___d14663) ;
  assign IF_NOT_nodeVector_1_crossbar_level1Up_wireInUp_ETC___d4054 =
	     (!nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13[20] &&
	      !nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14[20]) ?
	       IF_nodeVector_1_crossbar_level1Up_portSelect_9_ETC___d14663 :
	       ((!nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13[20] &&
		 nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14[20]) ?
		  nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[20:0] :
		  nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[20:0]) ;
  assign IF_NOT_nodeVector_2_crossbar_level0Dn_wireInUp_ETC___d6792 =
	     (!nodeVector_2_crossbar_level0Dn_wireInUpReq$wget[19] &&
	      nodeVector_2_crossbar_level0Dn_wireInDnReq$wget[19] ||
	      nodeVector_2_crossbar_level0Dn_wireInUpReq$wget[19] &&
	      !nodeVector_2_crossbar_level0Dn_wireInDnReq$wget[19]) ?
	       nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	       nodeVector_2_crossbar_level0Dn_inPortDn_tagged_ETC___d6787 :
	       NOT_nodeVector_2_crossbar_level0Dn_wireInUpReq_ETC___d6791 ;
  assign IF_NOT_nodeVector_2_crossbar_level0Dn_wireInUp_ETC___d6793 =
	     (!nodeVector_2_crossbar_level0Dn_wireInUpReq$wget[19] &&
	      !nodeVector_2_crossbar_level0Dn_wireInDnReq$wget[19]) ?
	       (!nodeVector_2_crossbar_level0Dn_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_2_crossbar_rowDnToRowUp) &&
	       IF_nodeVector_2_crossbar_level0Dn_portSelect_7_ETC___d14613 :
	       IF_NOT_nodeVector_2_crossbar_level0Dn_wireInUp_ETC___d6792 ;
  assign IF_NOT_nodeVector_2_crossbar_level0Dn_wireInUp_ETC___d6795 =
	     (!nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	       IF_nodeVector_2_crossbar_level0Dn_wireInDnReq__ETC___d6775 :
	       !nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] ||
	       !nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21] ||
	       IF_NOT_nodeVector_2_crossbar_level0Dn_wireInUp_ETC___d6793 ;
  assign IF_NOT_nodeVector_2_crossbar_level0Dn_wireInUp_ETC___d6814 =
	     (!nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21] ||
	      !nodeVector_2_crossbar_level0Dn_inPortUp_tagged_ETC__q19[19] &&
	      nodeVector_2_crossbar_level0Dn_inPortDn_tagged_ETC__q20[19]) ?
	       nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[20:0] :
	       ((nodeVector_2_crossbar_level0Dn_inPortUp_tagged_ETC__q19[19] &&
		 !nodeVector_2_crossbar_level0Dn_inPortDn_tagged_ETC__q20[19]) ?
		  nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[20:0] :
		  IF_nodeVector_2_crossbar_level0Dn_portSelect_7_ETC___d14678) ;
  assign IF_NOT_nodeVector_2_crossbar_level0Dn_wireInUp_ETC___d6825 =
	     (!nodeVector_2_crossbar_level0Dn_inPortUp_tagged_ETC__q19[19] &&
	      !nodeVector_2_crossbar_level0Dn_inPortDn_tagged_ETC__q20[19]) ?
	       IF_nodeVector_2_crossbar_level0Dn_portSelect_7_ETC___d14678 :
	       ((!nodeVector_2_crossbar_level0Dn_inPortUp_tagged_ETC__q19[19] &&
		 nodeVector_2_crossbar_level0Dn_inPortDn_tagged_ETC__q20[19]) ?
		  nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[20:0] :
		  nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[20:0]) ;
  assign IF_NOT_nodeVector_2_crossbar_level0Up_wireInUp_ETC___d6663 =
	     (!nodeVector_2_crossbar_level0Up_wireInUpReq$wget[19] &&
	      nodeVector_2_crossbar_level0Up_wireInDnReq$wget[19] ||
	      nodeVector_2_crossbar_level0Up_wireInUpReq$wget[19] &&
	      !nodeVector_2_crossbar_level0Up_wireInDnReq$wget[19]) ?
	       nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] &&
	       nodeVector_2_crossbar_level0Up_inPortDn_tagged_ETC___d6658 :
	       NOT_nodeVector_2_crossbar_level0Up_wireInUpReq_ETC___d6662 ;
  assign IF_NOT_nodeVector_2_crossbar_level0Up_wireInUp_ETC___d6664 =
	     (!nodeVector_2_crossbar_level0Up_wireInUpReq$wget[19] &&
	      !nodeVector_2_crossbar_level0Up_wireInDnReq$wget[19]) ?
	       (!nodeVector_2_crossbar_level0Up_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_2_crossbar_rowUpToRowUp) &&
	       IF_nodeVector_2_crossbar_level0Up_portSelect_6_ETC___d14612 :
	       IF_NOT_nodeVector_2_crossbar_level0Up_wireInUp_ETC___d6663 ;
  assign IF_NOT_nodeVector_2_crossbar_level0Up_wireInUp_ETC___d6666 =
	     (!nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21]) ?
	       nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21] &&
	       IF_nodeVector_2_crossbar_level0Up_wireInDnReq__ETC___d6646 :
	       !nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] ||
	       !nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21] ||
	       IF_NOT_nodeVector_2_crossbar_level0Up_wireInUp_ETC___d6664 ;
  assign IF_NOT_nodeVector_2_crossbar_level0Up_wireInUp_ETC___d6685 =
	     (!nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21] ||
	      !nodeVector_2_crossbar_level0Up_inPortUp_tagged_ETC__q17[19] &&
	      nodeVector_2_crossbar_level0Up_inPortDn_tagged_ETC__q18[19]) ?
	       nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[20:0] :
	       ((nodeVector_2_crossbar_level0Up_inPortUp_tagged_ETC__q17[19] &&
		 !nodeVector_2_crossbar_level0Up_inPortDn_tagged_ETC__q18[19]) ?
		  nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[20:0] :
		  IF_nodeVector_2_crossbar_level0Up_portSelect_6_ETC___d14676) ;
  assign IF_NOT_nodeVector_2_crossbar_level0Up_wireInUp_ETC___d6696 =
	     (!nodeVector_2_crossbar_level0Up_inPortUp_tagged_ETC__q17[19] &&
	      !nodeVector_2_crossbar_level0Up_inPortDn_tagged_ETC__q18[19]) ?
	       IF_nodeVector_2_crossbar_level0Up_portSelect_6_ETC___d14676 :
	       ((!nodeVector_2_crossbar_level0Up_inPortUp_tagged_ETC__q17[19] &&
		 nodeVector_2_crossbar_level0Up_inPortDn_tagged_ETC__q18[19]) ?
		  nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[20:0] :
		  nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[20:0]) ;
  assign IF_NOT_nodeVector_2_crossbar_level1Dn_wireInUp_ETC___d7050 =
	     (!nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23[20] &&
	      nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24[20] ||
	      nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23[20] &&
	      !nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24[20]) ?
	       nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	       nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	       (!nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_2_fromCrossbarToFlitToPacket) :
	       !nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23[20] ||
	       !nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24[20] ||
	       IF_nodeVector_2_crossbar_level1Dn_portSelect_0_ETC___d14615 ;
  assign IF_NOT_nodeVector_2_crossbar_level1Dn_wireInUp_ETC___d7051 =
	     (!nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23[20] &&
	      !nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24[20]) ?
	       (!nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_2_fromCrossbarToFlitToPacket) &&
	       IF_nodeVector_2_crossbar_level1Dn_portSelect_0_ETC___d14615 :
	       IF_NOT_nodeVector_2_crossbar_level1Dn_wireInUp_ETC___d7050 ;
  assign IF_NOT_nodeVector_2_crossbar_level1Dn_wireInUp_ETC___d7053 =
	     (!nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	       (nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24[20] ||
		!nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_2_fromCrossbarToFlitToPacket) :
	       !nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] ||
	       !nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	       IF_NOT_nodeVector_2_crossbar_level1Dn_wireInUp_ETC___d7051 ;
  assign IF_NOT_nodeVector_2_crossbar_level1Dn_wireInUp_ETC___d7072 =
	     (!nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	      !nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23[20] &&
	      nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24[20]) ?
	       nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[20:0] :
	       ((nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23[20] &&
		 !nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24[20]) ?
		  nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[20:0] :
		  IF_nodeVector_2_crossbar_level1Dn_portSelect_0_ETC___d14682) ;
  assign IF_NOT_nodeVector_2_crossbar_level1Dn_wireInUp_ETC___d7083 =
	     (!nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23[20] &&
	      !nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24[20]) ?
	       IF_nodeVector_2_crossbar_level1Dn_portSelect_0_ETC___d14682 :
	       ((!nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23[20] &&
		 nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24[20]) ?
		  nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[20:0] :
		  nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[20:0]) ;
  assign IF_NOT_nodeVector_2_crossbar_level1Up_wireInUp_ETC___d6921 =
	     (!nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21[20] &&
	      nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22[20] ||
	      nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21[20] &&
	      !nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22[20]) ?
	       nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] &&
	       nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC___d6916 :
	       NOT_nodeVector_2_crossbar_level1Up_wireInUpReq_ETC___d6920 ;
  assign IF_NOT_nodeVector_2_crossbar_level1Up_wireInUp_ETC___d6922 =
	     (!nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21[20] &&
	      !nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22[20]) ?
	       (!nodeVector_2_crossbar_level1Up_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_putFlitToNext_2) &&
	       IF_nodeVector_2_crossbar_level1Up_portSelect_8_ETC___d14614 :
	       IF_NOT_nodeVector_2_crossbar_level1Up_wireInUp_ETC___d6921 ;
  assign IF_NOT_nodeVector_2_crossbar_level1Up_wireInUp_ETC___d6924 =
	     (!nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21]) ?
	       nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21] &&
	       IF_nodeVector_2_crossbar_level1Up_wireInDnReq__ETC___d6904 :
	       !nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] ||
	       !nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21] ||
	       IF_NOT_nodeVector_2_crossbar_level1Up_wireInUp_ETC___d6922 ;
  assign IF_NOT_nodeVector_2_crossbar_level1Up_wireInUp_ETC___d6943 =
	     (!nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21] ||
	      !nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21[20] &&
	      nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22[20]) ?
	       nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[20:0] :
	       ((nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21[20] &&
		 !nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22[20]) ?
		  nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[20:0] :
		  IF_nodeVector_2_crossbar_level1Up_portSelect_8_ETC___d14680) ;
  assign IF_NOT_nodeVector_2_crossbar_level1Up_wireInUp_ETC___d6954 =
	     (!nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21[20] &&
	      !nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22[20]) ?
	       IF_nodeVector_2_crossbar_level1Up_portSelect_8_ETC___d14680 :
	       ((!nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21[20] &&
		 nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22[20]) ?
		  nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[20:0] :
		  nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[20:0]) ;
  assign IF_NOT_nodeVector_3_crossbar_level0Dn_wireInUp_ETC___d9692 =
	     (!nodeVector_3_crossbar_level0Dn_wireInUpReq$wget[19] &&
	      nodeVector_3_crossbar_level0Dn_wireInDnReq$wget[19] ||
	      nodeVector_3_crossbar_level0Dn_wireInUpReq$wget[19] &&
	      !nodeVector_3_crossbar_level0Dn_wireInDnReq$wget[19]) ?
	       nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	       nodeVector_3_crossbar_level0Dn_inPortDn_tagged_ETC___d9687 :
	       NOT_nodeVector_3_crossbar_level0Dn_wireInUpReq_ETC___d9691 ;
  assign IF_NOT_nodeVector_3_crossbar_level0Dn_wireInUp_ETC___d9693 =
	     (!nodeVector_3_crossbar_level0Dn_wireInUpReq$wget[19] &&
	      !nodeVector_3_crossbar_level0Dn_wireInDnReq$wget[19]) ?
	       (!nodeVector_3_crossbar_level0Dn_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_3_crossbar_rowDnToRowUp) &&
	       IF_nodeVector_3_crossbar_level0Dn_portSelect_6_ETC___d14634 :
	       IF_NOT_nodeVector_3_crossbar_level0Dn_wireInUp_ETC___d9692 ;
  assign IF_NOT_nodeVector_3_crossbar_level0Dn_wireInUp_ETC___d9695 =
	     (!nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	       IF_nodeVector_3_crossbar_level0Dn_wireInDnReq__ETC___d9675 :
	       !nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] ||
	       !nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21] ||
	       IF_NOT_nodeVector_3_crossbar_level0Dn_wireInUp_ETC___d9693 ;
  assign IF_NOT_nodeVector_3_crossbar_level0Dn_wireInUp_ETC___d9714 =
	     (!nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21] ||
	      !nodeVector_3_crossbar_level0Dn_inPortUp_tagged_ETC__q27[19] &&
	      nodeVector_3_crossbar_level0Dn_inPortDn_tagged_ETC__q28[19]) ?
	       nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[20:0] :
	       ((nodeVector_3_crossbar_level0Dn_inPortUp_tagged_ETC__q27[19] &&
		 !nodeVector_3_crossbar_level0Dn_inPortDn_tagged_ETC__q28[19]) ?
		  nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[20:0] :
		  IF_nodeVector_3_crossbar_level0Dn_portSelect_6_ETC___d14695) ;
  assign IF_NOT_nodeVector_3_crossbar_level0Dn_wireInUp_ETC___d9725 =
	     (!nodeVector_3_crossbar_level0Dn_inPortUp_tagged_ETC__q27[19] &&
	      !nodeVector_3_crossbar_level0Dn_inPortDn_tagged_ETC__q28[19]) ?
	       IF_nodeVector_3_crossbar_level0Dn_portSelect_6_ETC___d14695 :
	       ((!nodeVector_3_crossbar_level0Dn_inPortUp_tagged_ETC__q27[19] &&
		 nodeVector_3_crossbar_level0Dn_inPortDn_tagged_ETC__q28[19]) ?
		  nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[20:0] :
		  nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[20:0]) ;
  assign IF_NOT_nodeVector_3_crossbar_level0Up_wireInUp_ETC___d9563 =
	     (!nodeVector_3_crossbar_level0Up_wireInUpReq$wget[19] &&
	      nodeVector_3_crossbar_level0Up_wireInDnReq$wget[19] ||
	      nodeVector_3_crossbar_level0Up_wireInUpReq$wget[19] &&
	      !nodeVector_3_crossbar_level0Up_wireInDnReq$wget[19]) ?
	       nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] &&
	       nodeVector_3_crossbar_level0Up_inPortDn_tagged_ETC___d9558 :
	       NOT_nodeVector_3_crossbar_level0Up_wireInUpReq_ETC___d9562 ;
  assign IF_NOT_nodeVector_3_crossbar_level0Up_wireInUp_ETC___d9564 =
	     (!nodeVector_3_crossbar_level0Up_wireInUpReq$wget[19] &&
	      !nodeVector_3_crossbar_level0Up_wireInDnReq$wget[19]) ?
	       (!nodeVector_3_crossbar_level0Up_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_3_crossbar_rowUpToRowUp) &&
	       IF_nodeVector_3_crossbar_level0Up_portSelect_5_ETC___d14633 :
	       IF_NOT_nodeVector_3_crossbar_level0Up_wireInUp_ETC___d9563 ;
  assign IF_NOT_nodeVector_3_crossbar_level0Up_wireInUp_ETC___d9566 =
	     (!nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21]) ?
	       nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21] &&
	       IF_nodeVector_3_crossbar_level0Up_wireInDnReq__ETC___d9546 :
	       !nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] ||
	       !nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21] ||
	       IF_NOT_nodeVector_3_crossbar_level0Up_wireInUp_ETC___d9564 ;
  assign IF_NOT_nodeVector_3_crossbar_level0Up_wireInUp_ETC___d9585 =
	     (!nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21] ||
	      !nodeVector_3_crossbar_level0Up_inPortUp_tagged_ETC__q25[19] &&
	      nodeVector_3_crossbar_level0Up_inPortDn_tagged_ETC__q26[19]) ?
	       nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[20:0] :
	       ((nodeVector_3_crossbar_level0Up_inPortUp_tagged_ETC__q25[19] &&
		 !nodeVector_3_crossbar_level0Up_inPortDn_tagged_ETC__q26[19]) ?
		  nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[20:0] :
		  IF_nodeVector_3_crossbar_level0Up_portSelect_5_ETC___d14693) ;
  assign IF_NOT_nodeVector_3_crossbar_level0Up_wireInUp_ETC___d9596 =
	     (!nodeVector_3_crossbar_level0Up_inPortUp_tagged_ETC__q25[19] &&
	      !nodeVector_3_crossbar_level0Up_inPortDn_tagged_ETC__q26[19]) ?
	       IF_nodeVector_3_crossbar_level0Up_portSelect_5_ETC___d14693 :
	       ((!nodeVector_3_crossbar_level0Up_inPortUp_tagged_ETC__q25[19] &&
		 nodeVector_3_crossbar_level0Up_inPortDn_tagged_ETC__q26[19]) ?
		  nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[20:0] :
		  nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[20:0]) ;
  assign IF_NOT_nodeVector_3_crossbar_level1Dn_wireInUp_ETC___d9950 =
	     (!nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31[20] &&
	      nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32[20] ||
	      nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31[20] &&
	      !nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32[20]) ?
	       nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	       nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	       (!nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_3_fromCrossbarToFlitToPacket) :
	       !nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31[20] ||
	       !nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32[20] ||
	       IF_nodeVector_3_crossbar_level1Dn_portSelect_9_ETC___d14636 ;
  assign IF_NOT_nodeVector_3_crossbar_level1Dn_wireInUp_ETC___d9951 =
	     (!nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31[20] &&
	      !nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32[20]) ?
	       (!nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_3_fromCrossbarToFlitToPacket) &&
	       IF_nodeVector_3_crossbar_level1Dn_portSelect_9_ETC___d14636 :
	       IF_NOT_nodeVector_3_crossbar_level1Dn_wireInUp_ETC___d9950 ;
  assign IF_NOT_nodeVector_3_crossbar_level1Dn_wireInUp_ETC___d9953 =
	     (!nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21] &&
	       (nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32[20] ||
		!nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_3_fromCrossbarToFlitToPacket) :
	       !nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] ||
	       !nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	       IF_NOT_nodeVector_3_crossbar_level1Dn_wireInUp_ETC___d9951 ;
  assign IF_NOT_nodeVector_3_crossbar_level1Dn_wireInUp_ETC___d9972 =
	     (!nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21] ||
	      !nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31[20] &&
	      nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32[20]) ?
	       nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[20:0] :
	       ((nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31[20] &&
		 !nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32[20]) ?
		  nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[20:0] :
		  IF_nodeVector_3_crossbar_level1Dn_portSelect_9_ETC___d14699) ;
  assign IF_NOT_nodeVector_3_crossbar_level1Dn_wireInUp_ETC___d9983 =
	     (!nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31[20] &&
	      !nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32[20]) ?
	       IF_nodeVector_3_crossbar_level1Dn_portSelect_9_ETC___d14699 :
	       ((!nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31[20] &&
		 nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32[20]) ?
		  nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[20:0] :
		  nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[20:0]) ;
  assign IF_NOT_nodeVector_3_crossbar_level1Up_wireInUp_ETC___d9821 =
	     (!nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29[20] &&
	      nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30[20] ||
	      nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29[20] &&
	      !nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30[20]) ?
	       nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] &&
	       nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC___d9816 :
	       NOT_nodeVector_3_crossbar_level1Up_wireInUpReq_ETC___d9820 ;
  assign IF_NOT_nodeVector_3_crossbar_level1Up_wireInUp_ETC___d9822 =
	     (!nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29[20] &&
	      !nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30[20]) ?
	       (!nodeVector_3_crossbar_level1Up_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_putFlitToNext_3) &&
	       IF_nodeVector_3_crossbar_level1Up_portSelect_7_ETC___d14635 :
	       IF_NOT_nodeVector_3_crossbar_level1Up_wireInUp_ETC___d9821 ;
  assign IF_NOT_nodeVector_3_crossbar_level1Up_wireInUp_ETC___d9824 =
	     (!nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21]) ?
	       nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21] &&
	       IF_nodeVector_3_crossbar_level1Up_wireInDnReq__ETC___d9804 :
	       !nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] ||
	       !nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21] ||
	       IF_NOT_nodeVector_3_crossbar_level1Up_wireInUp_ETC___d9822 ;
  assign IF_NOT_nodeVector_3_crossbar_level1Up_wireInUp_ETC___d9843 =
	     (!nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21] ||
	      !nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29[20] &&
	      nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30[20]) ?
	       nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[20:0] :
	       ((nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29[20] &&
		 !nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30[20]) ?
		  nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[20:0] :
		  IF_nodeVector_3_crossbar_level1Up_portSelect_7_ETC___d14697) ;
  assign IF_NOT_nodeVector_3_crossbar_level1Up_wireInUp_ETC___d9854 =
	     (!nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29[20] &&
	      !nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30[20]) ?
	       IF_nodeVector_3_crossbar_level1Up_portSelect_7_ETC___d14697 :
	       ((!nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29[20] &&
		 nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30[20]) ?
		  nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[20:0] :
		  nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[20:0]) ;
  assign IF_nodeVector_0_clientVcFifo_arbiter_grant_id__ETC___d11842 =
	     nodeVector_0_clientVcFifo_arbiter_priority_vec_ETC___d12893 ?
	       x_first_dest__h135497 :
	       x_first_dest__h135334 ;
  assign IF_nodeVector_0_clientVcFifo_arbiter_grant_id__ETC___d2541 =
	     { x_first_fltId__h135498,
	       x_first_pktId__h135499,
	       CASE_nodeVector_0_clientVcFifo_vcFifoArr_1_deq_ETC__q33 } ;
  assign IF_nodeVector_0_clientVcFifo_arbiter_grant_id__ETC___d2550 =
	     nodeVector_0_clientVcFifo_arbiter_priority_vec_ETC___d12893 ?
	       { x_first_src__h135496,
		 x_first_dest__h135497,
		 IF_nodeVector_0_clientVcFifo_arbiter_grant_id__ETC___d2541 } :
	       CASE_nodeVector_0_clientVcFifo_vcFifoArr_0_deq_ETC__q45 ;
  assign IF_nodeVector_0_clientVcFifo_vcFifoArr_0_tempE_ETC___d11863 =
	     nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_wires$wget[3:0] :
	       nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_r[3:0] ;
  assign IF_nodeVector_0_clientVcFifo_vcFifoArr_0_tempE_ETC___d14558 =
	     nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_wires$wget[4] :
	       nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_r[4] ;
  assign IF_nodeVector_0_clientVcFifo_vcFifoArr_1_tempE_ETC___d11864 =
	     nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_wires$wget[3:0] :
	       nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_r[3:0] ;
  assign IF_nodeVector_0_clientVcFifo_vcFifoArr_1_tempE_ETC___d14560 =
	     nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_wires$wget[4] :
	       nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_r[4] ;
  assign IF_nodeVector_0_crossbar_level0Dn_portSelect_5_ETC___d14571 =
	     nodeVector_0_crossbar_level0Dn_portSelect ?
	       nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21] :
	       nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] ;
  assign IF_nodeVector_0_crossbar_level0Dn_portSelect_5_ETC___d14644 =
	     nodeVector_0_crossbar_level0Dn_portSelect ?
	       nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[20:0] :
	       nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[20:0] ;
  assign IF_nodeVector_0_crossbar_level0Dn_wireInDnReq__ETC___d974 =
	     nodeVector_0_crossbar_level0Dn_wireInDnReq$wget[19] ?
	       !nodeVector_0_crossbar_level0Dn_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_0_crossbar_rowDnToRowDn :
	       !nodeVector_0_crossbar_level0Dn_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_0_crossbar_rowDnToRowUp ;
  assign IF_nodeVector_0_crossbar_level0Dn_wireInUpReq__ETC___d971 =
	     nodeVector_0_crossbar_level0Dn_wireInUpReq$wget[19] ?
	       !nodeVector_0_crossbar_level0Dn_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_0_crossbar_rowDnToRowDn :
	       !nodeVector_0_crossbar_level0Dn_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_0_crossbar_rowDnToRowUp ;
  assign IF_nodeVector_0_crossbar_level0Dn_wireInUpReq__ETC___d995 =
	     (nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	       IF_nodeVector_0_crossbar_level0Dn_wireInUpReq__ETC___d971 :
	       IF_NOT_nodeVector_0_crossbar_level0Dn_wireInUp_ETC___d994 ;
  assign IF_nodeVector_0_crossbar_level0Up_portSelect_2_ETC___d14570 =
	     nodeVector_0_crossbar_level0Up_portSelect ?
	       nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21] :
	       nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] ;
  assign IF_nodeVector_0_crossbar_level0Up_portSelect_2_ETC___d14642 =
	     nodeVector_0_crossbar_level0Up_portSelect ?
	       nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[20:0] :
	       nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[20:0] ;
  assign IF_nodeVector_0_crossbar_level0Up_wireInDnReq__ETC___d845 =
	     nodeVector_0_crossbar_level0Up_wireInDnReq$wget[19] ?
	       !nodeVector_0_crossbar_level0Up_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_0_crossbar_rowUpToRowDn :
	       !nodeVector_0_crossbar_level0Up_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_0_crossbar_rowUpToRowUp ;
  assign IF_nodeVector_0_crossbar_level0Up_wireInUpReq__ETC___d842 =
	     nodeVector_0_crossbar_level0Up_wireInUpReq$wget[19] ?
	       !nodeVector_0_crossbar_level0Up_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_0_crossbar_rowUpToRowDn :
	       !nodeVector_0_crossbar_level0Up_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_0_crossbar_rowUpToRowUp ;
  assign IF_nodeVector_0_crossbar_level0Up_wireInUpReq__ETC___d866 =
	     (nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      !nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21]) ?
	       nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[21] &&
	       IF_nodeVector_0_crossbar_level0Up_wireInUpReq__ETC___d842 :
	       IF_NOT_nodeVector_0_crossbar_level0Up_wireInUp_ETC___d865 ;
  assign IF_nodeVector_0_crossbar_level1Dn_portSelect_2_ETC___d14573 =
	     nodeVector_0_crossbar_level1Dn_portSelect ?
	       nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21] :
	       nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] ;
  assign IF_nodeVector_0_crossbar_level1Dn_portSelect_2_ETC___d14648 =
	     nodeVector_0_crossbar_level1Dn_portSelect ?
	       nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[20:0] :
	       nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[20:0] ;
  assign IF_nodeVector_0_crossbar_level1Dn_wireInUpReq__ETC___d1253 =
	     (nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	       (nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7[20] ||
		!nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_0_fromCrossbarToFlitToPacket) :
	       IF_NOT_nodeVector_0_crossbar_level1Dn_wireInUp_ETC___d1252 ;
  assign IF_nodeVector_0_crossbar_level1Up_portSelect_0_ETC___d14572 =
	     nodeVector_0_crossbar_level1Up_portSelect ?
	       nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21] :
	       nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] ;
  assign IF_nodeVector_0_crossbar_level1Up_portSelect_0_ETC___d14646 =
	     nodeVector_0_crossbar_level1Up_portSelect ?
	       nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[20:0] :
	       nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[20:0] ;
  assign IF_nodeVector_0_crossbar_level1Up_wireInDnReq__ETC___d1103 =
	     nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6[20] ?
	       !nodeVector_0_crossbar_level1Up_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_getFlitFromNext_3 :
	       !nodeVector_0_crossbar_level1Up_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_putFlitToNext ;
  assign IF_nodeVector_0_crossbar_level1Up_wireInUpReq__ETC___d1100 =
	     nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5[20] ?
	       !nodeVector_0_crossbar_level1Up_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_getFlitFromNext_3 :
	       !nodeVector_0_crossbar_level1Up_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_putFlitToNext ;
  assign IF_nodeVector_0_crossbar_level1Up_wireInUpReq__ETC___d1124 =
	     (nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      !nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21]) ?
	       nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[21] &&
	       IF_nodeVector_0_crossbar_level1Up_wireInUpReq__ETC___d1100 :
	       IF_NOT_nodeVector_0_crossbar_level1Up_wireInUp_ETC___d1123 ;
  assign IF_nodeVector_0_downRingVcFifo_arbiter_grant_i_ETC___d11844 =
	     nodeVector_0_downRingVcFifo_arbiter_priority_v_ETC___d12899 ?
	       x_first_dest__h139951 :
	       x_first_dest__h139788 ;
  assign IF_nodeVector_0_downRingVcFifo_arbiter_grant_i_ETC___d2881 =
	     { x_first_fltId__h139952,
	       x_first_pktId__h139953,
	       CASE_nodeVector_0_downRingVcFifo_vcFifoArr_1_d_ETC__q35 } ;
  assign IF_nodeVector_0_downRingVcFifo_arbiter_grant_i_ETC___d2890 =
	     nodeVector_0_downRingVcFifo_arbiter_priority_v_ETC___d12899 ?
	       { x_first_src__h139950,
		 x_first_dest__h139951,
		 IF_nodeVector_0_downRingVcFifo_arbiter_grant_i_ETC___d2881 } :
	       CASE_nodeVector_0_downRingVcFifo_vcFifoArr_0_d_ETC__q47 ;
  assign IF_nodeVector_0_downRingVcFifo_vcFifoArr_0_tem_ETC___d11867 =
	     nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget[3:0] :
	       nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_r[3:0] ;
  assign IF_nodeVector_0_downRingVcFifo_vcFifoArr_0_tem_ETC___d14566 =
	     nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget[4] :
	       nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_r[4] ;
  assign IF_nodeVector_0_downRingVcFifo_vcFifoArr_1_tem_ETC___d11868 =
	     nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget[3:0] :
	       nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_r[3:0] ;
  assign IF_nodeVector_0_downRingVcFifo_vcFifoArr_1_tem_ETC___d14568 =
	     nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget[4] :
	       nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_r[4] ;
  assign IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d11869 =
	     nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
	       nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wget[4:0] :
	       nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_r[4:0] ;
  assign IF_nodeVector_0_flitToPacket_indexPool_indexFi_ETC___d14575 =
	     nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
	       nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wget[5] :
	       nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_r[5] ;
  assign IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12921 =
	     nodeVector_0_flitToPacket_cam_wires$whas ||
	     nodeVector_0_flitToPacket_validEntry_r ;
  assign IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12923 =
	     nodeVector_0_flitToPacket_cam_wires_1_1$whas ||
	     nodeVector_0_flitToPacket_validEntry_r_1 ;
  assign IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12925 =
	     nodeVector_0_flitToPacket_cam_wires_2$whas ||
	     nodeVector_0_flitToPacket_validEntry_r_2 ;
  assign IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12927 =
	     nodeVector_0_flitToPacket_cam_wires_3$whas ||
	     nodeVector_0_flitToPacket_validEntry_r_3 ;
  assign IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12929 =
	     nodeVector_0_flitToPacket_cam_wires_4$whas ||
	     nodeVector_0_flitToPacket_validEntry_r_4 ;
  assign IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12931 =
	     nodeVector_0_flitToPacket_cam_wires_5$whas ||
	     nodeVector_0_flitToPacket_validEntry_r_5 ;
  assign IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12933 =
	     nodeVector_0_flitToPacket_cam_wires_6$whas ||
	     nodeVector_0_flitToPacket_validEntry_r_6 ;
  assign IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12934 =
	     nodeVector_0_flitToPacket_cam_wires_7$whas ||
	     nodeVector_0_flitToPacket_validEntry_r_7 ;
  assign IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2032 =
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12923 &&
	     nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12944 &&
	     nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14422 ||
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12921 &&
	     nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12945 &&
	     nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14421 ;
  assign IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2034 =
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12927 &&
	     nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12942 &&
	     nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14424 ||
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12925 &&
	     nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12943 &&
	     nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14423 ||
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2032 ;
  assign IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2036 =
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12931 &&
	     nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12940 &&
	     nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14426 ||
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12929 &&
	     nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12941 &&
	     nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14425 ||
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2034 ;
  assign IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2038 =
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12934 &&
	     nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12938 &&
	     nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14428 ||
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12933 &&
	     nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12939 &&
	     nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14427 ||
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2036 ;
  assign IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2051 =
	     !nodeVector_0_flitToPacket_cam_wires_7$whas &&
	     !nodeVector_0_flitToPacket_validEntry_r_7 ||
	     !nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12938 ||
	     !nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14428 ;
  assign IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2103 =
	     (!nodeVector_0_flitToPacket_cam_wires_3$whas &&
	      !nodeVector_0_flitToPacket_validEntry_r_3 ||
	      !nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12942 ||
	      !nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14424) &&
	     (!nodeVector_0_flitToPacket_cam_wires_2$whas &&
	      !nodeVector_0_flitToPacket_validEntry_r_2 ||
	      !nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12943 ||
	      !nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14423) &&
	     (!nodeVector_0_flitToPacket_cam_wires_1_1$whas &&
	      !nodeVector_0_flitToPacket_validEntry_r_1 ||
	      !nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12944 ||
	      !nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14422) &&
	     (!nodeVector_0_flitToPacket_cam_wires$whas &&
	      !nodeVector_0_flitToPacket_validEntry_r ||
	      !nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12945 ||
	      !nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14421) ;
  assign IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2106 =
	     (!nodeVector_0_flitToPacket_cam_wires_6$whas &&
	      !nodeVector_0_flitToPacket_validEntry_r_6 ||
	      !nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12939 ||
	      !nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14427) &&
	     (!nodeVector_0_flitToPacket_cam_wires_5$whas &&
	      !nodeVector_0_flitToPacket_validEntry_r_5 ||
	      !nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12940 ||
	      !nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14426) &&
	     (!nodeVector_0_flitToPacket_cam_wires_4$whas &&
	      !nodeVector_0_flitToPacket_validEntry_r_4 ||
	      !nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12941 ||
	      !nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14425) &&
	     IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2103 ;
  assign IF_nodeVector_0_packetToFlit_flitFifo_enqP_r_3_ETC___d89 =
	     cnt1__h2307 < 4'd4 &&
	     CASE_nodeVector_0_packetToFlit_flitFifo_enqP_r_ETC__q63 ;
  assign IF_nodeVector_0_upRingVcFifo_arbiter_grant_id__ETC___d11843 =
	     nodeVector_0_upRingVcFifo_arbiter_priority_vec_ETC___d12896 ?
	       x_first_dest__h137851 :
	       x_first_dest__h137688 ;
  assign IF_nodeVector_0_upRingVcFifo_arbiter_grant_id__ETC___d2711 =
	     { x_first_fltId__h137852,
	       x_first_pktId__h137853,
	       CASE_nodeVector_0_upRingVcFifo_vcFifoArr_1_deq_ETC__q34 } ;
  assign IF_nodeVector_0_upRingVcFifo_arbiter_grant_id__ETC___d2720 =
	     nodeVector_0_upRingVcFifo_arbiter_priority_vec_ETC___d12896 ?
	       { x_first_src__h137850,
		 x_first_dest__h137851,
		 IF_nodeVector_0_upRingVcFifo_arbiter_grant_id__ETC___d2711 } :
	       CASE_nodeVector_0_upRingVcFifo_vcFifoArr_0_deq_ETC__q46 ;
  assign IF_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11865 =
	     nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget[3:0] :
	       nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_r[3:0] ;
  assign IF_nodeVector_0_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14562 =
	     nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget[4] :
	       nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_r[4] ;
  assign IF_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11866 =
	     nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget[3:0] :
	       nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_r[3:0] ;
  assign IF_nodeVector_0_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14564 =
	     nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget[4] :
	       nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_r[4] ;
  assign IF_nodeVector_1_clientVcFifo_arbiter_grant_id__ETC___d11848 =
	     nodeVector_1_clientVcFifo_arbiter_priority_vec_ETC___d12949 ?
	       x_first_dest__h276485 :
	       x_first_dest__h276322 ;
  assign IF_nodeVector_1_clientVcFifo_arbiter_grant_id__ETC___d5441 =
	     { x_first_fltId__h276486,
	       x_first_pktId__h276487,
	       CASE_nodeVector_1_clientVcFifo_vcFifoArr_1_deq_ETC__q36 } ;
  assign IF_nodeVector_1_clientVcFifo_arbiter_grant_id__ETC___d5450 =
	     nodeVector_1_clientVcFifo_arbiter_priority_vec_ETC___d12949 ?
	       { x_first_src__h276484,
		 x_first_dest__h276485,
		 IF_nodeVector_1_clientVcFifo_arbiter_grant_id__ETC___d5441 } :
	       CASE_nodeVector_1_clientVcFifo_vcFifoArr_0_deq_ETC__q48 ;
  assign IF_nodeVector_1_clientVcFifo_vcFifoArr_0_tempE_ETC___d11870 =
	     nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_wires$wget[3:0] :
	       nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_r[3:0] ;
  assign IF_nodeVector_1_clientVcFifo_vcFifoArr_0_tempE_ETC___d14579 =
	     nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_wires$wget[4] :
	       nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_r[4] ;
  assign IF_nodeVector_1_clientVcFifo_vcFifoArr_1_tempE_ETC___d11871 =
	     nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_wires$wget[3:0] :
	       nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_r[3:0] ;
  assign IF_nodeVector_1_clientVcFifo_vcFifoArr_1_tempE_ETC___d14581 =
	     nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_wires$wget[4] :
	       nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_r[4] ;
  assign IF_nodeVector_1_crossbar_level0Dn_portSelect_8_ETC___d14592 =
	     nodeVector_1_crossbar_level0Dn_portSelect ?
	       nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21] :
	       nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] ;
  assign IF_nodeVector_1_crossbar_level0Dn_portSelect_8_ETC___d14661 =
	     nodeVector_1_crossbar_level0Dn_portSelect ?
	       nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[20:0] :
	       nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[20:0] ;
  assign IF_nodeVector_1_crossbar_level0Dn_wireInDnReq__ETC___d3875 =
	     nodeVector_1_crossbar_level0Dn_wireInDnReq$wget[19] ?
	       !nodeVector_1_crossbar_level0Dn_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_1_crossbar_rowDnToRowDn :
	       !nodeVector_1_crossbar_level0Dn_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_1_crossbar_rowDnToRowUp ;
  assign IF_nodeVector_1_crossbar_level0Dn_wireInUpReq__ETC___d3872 =
	     nodeVector_1_crossbar_level0Dn_wireInUpReq$wget[19] ?
	       !nodeVector_1_crossbar_level0Dn_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_1_crossbar_rowDnToRowDn :
	       !nodeVector_1_crossbar_level0Dn_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_1_crossbar_rowDnToRowUp ;
  assign IF_nodeVector_1_crossbar_level0Dn_wireInUpReq__ETC___d3896 =
	     (nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	       IF_nodeVector_1_crossbar_level0Dn_wireInUpReq__ETC___d3872 :
	       IF_NOT_nodeVector_1_crossbar_level0Dn_wireInUp_ETC___d3895 ;
  assign IF_nodeVector_1_crossbar_level0Up_portSelect_7_ETC___d14591 =
	     nodeVector_1_crossbar_level0Up_portSelect ?
	       nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21] :
	       nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] ;
  assign IF_nodeVector_1_crossbar_level0Up_portSelect_7_ETC___d14659 =
	     nodeVector_1_crossbar_level0Up_portSelect ?
	       nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[20:0] :
	       nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[20:0] ;
  assign IF_nodeVector_1_crossbar_level0Up_wireInDnReq__ETC___d3746 =
	     nodeVector_1_crossbar_level0Up_wireInDnReq$wget[19] ?
	       !nodeVector_1_crossbar_level0Up_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_1_crossbar_rowUpToRowDn :
	       !nodeVector_1_crossbar_level0Up_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_1_crossbar_rowUpToRowUp ;
  assign IF_nodeVector_1_crossbar_level0Up_wireInUpReq__ETC___d3743 =
	     nodeVector_1_crossbar_level0Up_wireInUpReq$wget[19] ?
	       !nodeVector_1_crossbar_level0Up_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_1_crossbar_rowUpToRowDn :
	       !nodeVector_1_crossbar_level0Up_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_1_crossbar_rowUpToRowUp ;
  assign IF_nodeVector_1_crossbar_level0Up_wireInUpReq__ETC___d3767 =
	     (nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      !nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21]) ?
	       nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[21] &&
	       IF_nodeVector_1_crossbar_level0Up_wireInUpReq__ETC___d3743 :
	       IF_NOT_nodeVector_1_crossbar_level0Up_wireInUp_ETC___d3766 ;
  assign IF_nodeVector_1_crossbar_level1Dn_portSelect_1_ETC___d14594 =
	     nodeVector_1_crossbar_level1Dn_portSelect ?
	       nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21] :
	       nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] ;
  assign IF_nodeVector_1_crossbar_level1Dn_portSelect_1_ETC___d14665 =
	     nodeVector_1_crossbar_level1Dn_portSelect ?
	       nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[20:0] :
	       nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[20:0] ;
  assign IF_nodeVector_1_crossbar_level1Dn_wireInUpReq__ETC___d4154 =
	     (nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	       (nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15[20] ||
		!nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_1_fromCrossbarToFlitToPacket) :
	       IF_NOT_nodeVector_1_crossbar_level1Dn_wireInUp_ETC___d4153 ;
  assign IF_nodeVector_1_crossbar_level1Up_portSelect_9_ETC___d14593 =
	     nodeVector_1_crossbar_level1Up_portSelect ?
	       nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21] :
	       nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] ;
  assign IF_nodeVector_1_crossbar_level1Up_portSelect_9_ETC___d14663 =
	     nodeVector_1_crossbar_level1Up_portSelect ?
	       nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[20:0] :
	       nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[20:0] ;
  assign IF_nodeVector_1_crossbar_level1Up_wireInDnReq__ETC___d4004 =
	     nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14[20] ?
	       !nodeVector_1_crossbar_level1Up_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_getFlitFromNext :
	       !nodeVector_1_crossbar_level1Up_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_putFlitToNext_1 ;
  assign IF_nodeVector_1_crossbar_level1Up_wireInUpReq__ETC___d4001 =
	     nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13[20] ?
	       !nodeVector_1_crossbar_level1Up_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_getFlitFromNext :
	       !nodeVector_1_crossbar_level1Up_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_putFlitToNext_1 ;
  assign IF_nodeVector_1_crossbar_level1Up_wireInUpReq__ETC___d4025 =
	     (nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      !nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21]) ?
	       nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[21] &&
	       IF_nodeVector_1_crossbar_level1Up_wireInUpReq__ETC___d4001 :
	       IF_NOT_nodeVector_1_crossbar_level1Up_wireInUp_ETC___d4024 ;
  assign IF_nodeVector_1_downRingVcFifo_arbiter_grant_i_ETC___d11850 =
	     nodeVector_1_downRingVcFifo_arbiter_priority_v_ETC___d12955 ?
	       x_first_dest__h281213 :
	       x_first_dest__h281050 ;
  assign IF_nodeVector_1_downRingVcFifo_arbiter_grant_i_ETC___d5781 =
	     { x_first_fltId__h281214,
	       x_first_pktId__h281215,
	       CASE_nodeVector_1_downRingVcFifo_vcFifoArr_1_d_ETC__q38 } ;
  assign IF_nodeVector_1_downRingVcFifo_arbiter_grant_i_ETC___d5790 =
	     nodeVector_1_downRingVcFifo_arbiter_priority_v_ETC___d12955 ?
	       { x_first_src__h281212,
		 x_first_dest__h281213,
		 IF_nodeVector_1_downRingVcFifo_arbiter_grant_i_ETC___d5781 } :
	       CASE_nodeVector_1_downRingVcFifo_vcFifoArr_0_d_ETC__q50 ;
  assign IF_nodeVector_1_downRingVcFifo_vcFifoArr_0_tem_ETC___d11874 =
	     nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget[3:0] :
	       nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_r[3:0] ;
  assign IF_nodeVector_1_downRingVcFifo_vcFifoArr_0_tem_ETC___d14587 =
	     nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget[4] :
	       nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_r[4] ;
  assign IF_nodeVector_1_downRingVcFifo_vcFifoArr_1_tem_ETC___d11875 =
	     nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget[3:0] :
	       nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_r[3:0] ;
  assign IF_nodeVector_1_downRingVcFifo_vcFifoArr_1_tem_ETC___d14589 =
	     nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget[4] :
	       nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_r[4] ;
  assign IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d11876 =
	     nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
	       nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wget[4:0] :
	       nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_r[4:0] ;
  assign IF_nodeVector_1_flitToPacket_indexPool_indexFi_ETC___d14596 =
	     nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
	       nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wget[5] :
	       nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_r[5] ;
  assign IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12977 =
	     nodeVector_1_flitToPacket_cam_wires$whas ||
	     nodeVector_1_flitToPacket_validEntry_r ;
  assign IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12979 =
	     nodeVector_1_flitToPacket_cam_wires_1_1$whas ||
	     nodeVector_1_flitToPacket_validEntry_r_1 ;
  assign IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12981 =
	     nodeVector_1_flitToPacket_cam_wires_2$whas ||
	     nodeVector_1_flitToPacket_validEntry_r_2 ;
  assign IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12983 =
	     nodeVector_1_flitToPacket_cam_wires_3$whas ||
	     nodeVector_1_flitToPacket_validEntry_r_3 ;
  assign IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12985 =
	     nodeVector_1_flitToPacket_cam_wires_4$whas ||
	     nodeVector_1_flitToPacket_validEntry_r_4 ;
  assign IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12987 =
	     nodeVector_1_flitToPacket_cam_wires_5$whas ||
	     nodeVector_1_flitToPacket_validEntry_r_5 ;
  assign IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12989 =
	     nodeVector_1_flitToPacket_cam_wires_6$whas ||
	     nodeVector_1_flitToPacket_validEntry_r_6 ;
  assign IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12990 =
	     nodeVector_1_flitToPacket_cam_wires_7$whas ||
	     nodeVector_1_flitToPacket_validEntry_r_7 ;
  assign IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d4932 =
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12979 &&
	     nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d13000 &&
	     nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14462 ||
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12977 &&
	     nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d13001 &&
	     nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14461 ;
  assign IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d4934 =
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12983 &&
	     nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12998 &&
	     nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14464 ||
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12981 &&
	     nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12999 &&
	     nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14463 ||
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d4932 ;
  assign IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d4936 =
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12987 &&
	     nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12996 &&
	     nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14466 ||
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12985 &&
	     nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12997 &&
	     nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14465 ||
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d4934 ;
  assign IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d4938 =
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12990 &&
	     nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12994 &&
	     nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14468 ||
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12989 &&
	     nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12995 &&
	     nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14467 ||
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d4936 ;
  assign IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d4951 =
	     !nodeVector_1_flitToPacket_cam_wires_7$whas &&
	     !nodeVector_1_flitToPacket_validEntry_r_7 ||
	     !nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12994 ||
	     !nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14468 ;
  assign IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d5003 =
	     (!nodeVector_1_flitToPacket_cam_wires_3$whas &&
	      !nodeVector_1_flitToPacket_validEntry_r_3 ||
	      !nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12998 ||
	      !nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14464) &&
	     (!nodeVector_1_flitToPacket_cam_wires_2$whas &&
	      !nodeVector_1_flitToPacket_validEntry_r_2 ||
	      !nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12999 ||
	      !nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14463) &&
	     (!nodeVector_1_flitToPacket_cam_wires_1_1$whas &&
	      !nodeVector_1_flitToPacket_validEntry_r_1 ||
	      !nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d13000 ||
	      !nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14462) &&
	     (!nodeVector_1_flitToPacket_cam_wires$whas &&
	      !nodeVector_1_flitToPacket_validEntry_r ||
	      !nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d13001 ||
	      !nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14461) ;
  assign IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d5006 =
	     (!nodeVector_1_flitToPacket_cam_wires_6$whas &&
	      !nodeVector_1_flitToPacket_validEntry_r_6 ||
	      !nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12995 ||
	      !nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14467) &&
	     (!nodeVector_1_flitToPacket_cam_wires_5$whas &&
	      !nodeVector_1_flitToPacket_validEntry_r_5 ||
	      !nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12996 ||
	      !nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14466) &&
	     (!nodeVector_1_flitToPacket_cam_wires_4$whas &&
	      !nodeVector_1_flitToPacket_validEntry_r_4 ||
	      !nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12997 ||
	      !nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14465) &&
	     IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d5003 ;
  assign IF_nodeVector_1_packetToFlit_flitFifo_enqP_r_9_ETC___d2991 =
	     cnt1__h143303 < 4'd4 &&
	     CASE_nodeVector_1_packetToFlit_flitFifo_enqP_r_ETC__q81 ;
  assign IF_nodeVector_1_upRingVcFifo_arbiter_grant_id__ETC___d11849 =
	     nodeVector_1_upRingVcFifo_arbiter_priority_vec_ETC___d12952 ?
	       x_first_dest__h279113 :
	       x_first_dest__h278950 ;
  assign IF_nodeVector_1_upRingVcFifo_arbiter_grant_id__ETC___d5611 =
	     { x_first_fltId__h279114,
	       x_first_pktId__h279115,
	       CASE_nodeVector_1_upRingVcFifo_vcFifoArr_1_deq_ETC__q37 } ;
  assign IF_nodeVector_1_upRingVcFifo_arbiter_grant_id__ETC___d5620 =
	     nodeVector_1_upRingVcFifo_arbiter_priority_vec_ETC___d12952 ?
	       { x_first_src__h279112,
		 x_first_dest__h279113,
		 IF_nodeVector_1_upRingVcFifo_arbiter_grant_id__ETC___d5611 } :
	       CASE_nodeVector_1_upRingVcFifo_vcFifoArr_0_deq_ETC__q49 ;
  assign IF_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11872 =
	     nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget[3:0] :
	       nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_r[3:0] ;
  assign IF_nodeVector_1_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14583 =
	     nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget[4] :
	       nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_r[4] ;
  assign IF_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11873 =
	     nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget[3:0] :
	       nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_r[3:0] ;
  assign IF_nodeVector_1_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14585 =
	     nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget[4] :
	       nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_r[4] ;
  assign IF_nodeVector_2_clientVcFifo_arbiter_grant_id__ETC___d11854 =
	     nodeVector_2_clientVcFifo_arbiter_priority_vec_ETC___d13005 ?
	       x_first_dest__h417745 :
	       x_first_dest__h417582 ;
  assign IF_nodeVector_2_clientVcFifo_arbiter_grant_id__ETC___d8341 =
	     { x_first_fltId__h417746,
	       x_first_pktId__h417747,
	       CASE_nodeVector_2_clientVcFifo_vcFifoArr_1_deq_ETC__q40 } ;
  assign IF_nodeVector_2_clientVcFifo_arbiter_grant_id__ETC___d8350 =
	     nodeVector_2_clientVcFifo_arbiter_priority_vec_ETC___d13005 ?
	       { x_first_src__h417744,
		 x_first_dest__h417745,
		 IF_nodeVector_2_clientVcFifo_arbiter_grant_id__ETC___d8341 } :
	       CASE_nodeVector_2_clientVcFifo_vcFifoArr_0_deq_ETC__q51 ;
  assign IF_nodeVector_2_clientVcFifo_vcFifoArr_0_tempE_ETC___d11877 =
	     nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_wires$wget[3:0] :
	       nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_r[3:0] ;
  assign IF_nodeVector_2_clientVcFifo_vcFifoArr_0_tempE_ETC___d14600 =
	     nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_wires$wget[4] :
	       nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_r[4] ;
  assign IF_nodeVector_2_clientVcFifo_vcFifoArr_1_tempE_ETC___d11878 =
	     nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_wires$wget[3:0] :
	       nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_r[3:0] ;
  assign IF_nodeVector_2_clientVcFifo_vcFifoArr_1_tempE_ETC___d14602 =
	     nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_wires$wget[4] :
	       nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_r[4] ;
  assign IF_nodeVector_2_crossbar_level0Dn_portSelect_7_ETC___d14613 =
	     nodeVector_2_crossbar_level0Dn_portSelect ?
	       nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21] :
	       nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] ;
  assign IF_nodeVector_2_crossbar_level0Dn_portSelect_7_ETC___d14678 =
	     nodeVector_2_crossbar_level0Dn_portSelect ?
	       nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[20:0] :
	       nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[20:0] ;
  assign IF_nodeVector_2_crossbar_level0Dn_wireInDnReq__ETC___d6775 =
	     nodeVector_2_crossbar_level0Dn_wireInDnReq$wget[19] ?
	       !nodeVector_2_crossbar_level0Dn_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_2_crossbar_rowDnToRowDn :
	       !nodeVector_2_crossbar_level0Dn_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_2_crossbar_rowDnToRowUp ;
  assign IF_nodeVector_2_crossbar_level0Dn_wireInUpReq__ETC___d6772 =
	     nodeVector_2_crossbar_level0Dn_wireInUpReq$wget[19] ?
	       !nodeVector_2_crossbar_level0Dn_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_2_crossbar_rowDnToRowDn :
	       !nodeVector_2_crossbar_level0Dn_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_2_crossbar_rowDnToRowUp ;
  assign IF_nodeVector_2_crossbar_level0Dn_wireInUpReq__ETC___d6796 =
	     (nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	       IF_nodeVector_2_crossbar_level0Dn_wireInUpReq__ETC___d6772 :
	       IF_NOT_nodeVector_2_crossbar_level0Dn_wireInUp_ETC___d6795 ;
  assign IF_nodeVector_2_crossbar_level0Up_portSelect_6_ETC___d14612 =
	     nodeVector_2_crossbar_level0Up_portSelect ?
	       nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21] :
	       nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] ;
  assign IF_nodeVector_2_crossbar_level0Up_portSelect_6_ETC___d14676 =
	     nodeVector_2_crossbar_level0Up_portSelect ?
	       nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[20:0] :
	       nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[20:0] ;
  assign IF_nodeVector_2_crossbar_level0Up_wireInDnReq__ETC___d6646 =
	     nodeVector_2_crossbar_level0Up_wireInDnReq$wget[19] ?
	       !nodeVector_2_crossbar_level0Up_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_2_crossbar_rowUpToRowDn :
	       !nodeVector_2_crossbar_level0Up_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_2_crossbar_rowUpToRowUp ;
  assign IF_nodeVector_2_crossbar_level0Up_wireInUpReq__ETC___d6643 =
	     nodeVector_2_crossbar_level0Up_wireInUpReq$wget[19] ?
	       !nodeVector_2_crossbar_level0Up_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_2_crossbar_rowUpToRowDn :
	       !nodeVector_2_crossbar_level0Up_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_2_crossbar_rowUpToRowUp ;
  assign IF_nodeVector_2_crossbar_level0Up_wireInUpReq__ETC___d6667 =
	     (nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      !nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21]) ?
	       nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[21] &&
	       IF_nodeVector_2_crossbar_level0Up_wireInUpReq__ETC___d6643 :
	       IF_NOT_nodeVector_2_crossbar_level0Up_wireInUp_ETC___d6666 ;
  assign IF_nodeVector_2_crossbar_level1Dn_portSelect_0_ETC___d14615 =
	     nodeVector_2_crossbar_level1Dn_portSelect ?
	       nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21] :
	       nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] ;
  assign IF_nodeVector_2_crossbar_level1Dn_portSelect_0_ETC___d14682 =
	     nodeVector_2_crossbar_level1Dn_portSelect ?
	       nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[20:0] :
	       nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[20:0] ;
  assign IF_nodeVector_2_crossbar_level1Dn_wireInUpReq__ETC___d7054 =
	     (nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	       (nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23[20] ||
		!nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_2_fromCrossbarToFlitToPacket) :
	       IF_NOT_nodeVector_2_crossbar_level1Dn_wireInUp_ETC___d7053 ;
  assign IF_nodeVector_2_crossbar_level1Up_portSelect_8_ETC___d14614 =
	     nodeVector_2_crossbar_level1Up_portSelect ?
	       nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21] :
	       nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] ;
  assign IF_nodeVector_2_crossbar_level1Up_portSelect_8_ETC___d14680 =
	     nodeVector_2_crossbar_level1Up_portSelect ?
	       nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[20:0] :
	       nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[20:0] ;
  assign IF_nodeVector_2_crossbar_level1Up_wireInDnReq__ETC___d6904 =
	     nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22[20] ?
	       !nodeVector_2_crossbar_level1Up_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_getFlitFromNext_1 :
	       !nodeVector_2_crossbar_level1Up_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_putFlitToNext_2 ;
  assign IF_nodeVector_2_crossbar_level1Up_wireInUpReq__ETC___d6901 =
	     nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21[20] ?
	       !nodeVector_2_crossbar_level1Up_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_getFlitFromNext_1 :
	       !nodeVector_2_crossbar_level1Up_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_putFlitToNext_2 ;
  assign IF_nodeVector_2_crossbar_level1Up_wireInUpReq__ETC___d6925 =
	     (nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      !nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21]) ?
	       nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[21] &&
	       IF_nodeVector_2_crossbar_level1Up_wireInUpReq__ETC___d6901 :
	       IF_NOT_nodeVector_2_crossbar_level1Up_wireInUp_ETC___d6924 ;
  assign IF_nodeVector_2_downRingVcFifo_arbiter_grant_i_ETC___d11856 =
	     nodeVector_2_downRingVcFifo_arbiter_priority_v_ETC___d13011 ?
	       x_first_dest__h422473 :
	       x_first_dest__h422310 ;
  assign IF_nodeVector_2_downRingVcFifo_arbiter_grant_i_ETC___d8681 =
	     { x_first_fltId__h422474,
	       x_first_pktId__h422475,
	       CASE_nodeVector_2_downRingVcFifo_vcFifoArr_1_d_ETC__q41 } ;
  assign IF_nodeVector_2_downRingVcFifo_arbiter_grant_i_ETC___d8690 =
	     nodeVector_2_downRingVcFifo_arbiter_priority_v_ETC___d13011 ?
	       { x_first_src__h422472,
		 x_first_dest__h422473,
		 IF_nodeVector_2_downRingVcFifo_arbiter_grant_i_ETC___d8681 } :
	       CASE_nodeVector_2_downRingVcFifo_vcFifoArr_0_d_ETC__q53 ;
  assign IF_nodeVector_2_downRingVcFifo_vcFifoArr_0_tem_ETC___d11881 =
	     nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget[3:0] :
	       nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_r[3:0] ;
  assign IF_nodeVector_2_downRingVcFifo_vcFifoArr_0_tem_ETC___d14608 =
	     nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget[4] :
	       nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_r[4] ;
  assign IF_nodeVector_2_downRingVcFifo_vcFifoArr_1_tem_ETC___d11882 =
	     nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget[3:0] :
	       nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_r[3:0] ;
  assign IF_nodeVector_2_downRingVcFifo_vcFifoArr_1_tem_ETC___d14610 =
	     nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget[4] :
	       nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_r[4] ;
  assign IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d11883 =
	     nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
	       nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wget[4:0] :
	       nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_r[4:0] ;
  assign IF_nodeVector_2_flitToPacket_indexPool_indexFi_ETC___d14617 =
	     nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
	       nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wget[5] :
	       nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_r[5] ;
  assign IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13033 =
	     nodeVector_2_flitToPacket_cam_wires$whas ||
	     nodeVector_2_flitToPacket_validEntry_r ;
  assign IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13035 =
	     nodeVector_2_flitToPacket_cam_wires_1_1$whas ||
	     nodeVector_2_flitToPacket_validEntry_r_1 ;
  assign IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13037 =
	     nodeVector_2_flitToPacket_cam_wires_2$whas ||
	     nodeVector_2_flitToPacket_validEntry_r_2 ;
  assign IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13039 =
	     nodeVector_2_flitToPacket_cam_wires_3$whas ||
	     nodeVector_2_flitToPacket_validEntry_r_3 ;
  assign IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13041 =
	     nodeVector_2_flitToPacket_cam_wires_4$whas ||
	     nodeVector_2_flitToPacket_validEntry_r_4 ;
  assign IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13043 =
	     nodeVector_2_flitToPacket_cam_wires_5$whas ||
	     nodeVector_2_flitToPacket_validEntry_r_5 ;
  assign IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13045 =
	     nodeVector_2_flitToPacket_cam_wires_6$whas ||
	     nodeVector_2_flitToPacket_validEntry_r_6 ;
  assign IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13046 =
	     nodeVector_2_flitToPacket_cam_wires_7$whas ||
	     nodeVector_2_flitToPacket_validEntry_r_7 ;
  assign IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7832 =
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13035 &&
	     nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13056 &&
	     nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14502 ||
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13033 &&
	     nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13057 &&
	     nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14501 ;
  assign IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7834 =
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13039 &&
	     nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13054 &&
	     nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14504 ||
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13037 &&
	     nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13055 &&
	     nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14503 ||
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7832 ;
  assign IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7836 =
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13043 &&
	     nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13052 &&
	     nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14506 ||
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13041 &&
	     nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13053 &&
	     nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14505 ||
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7834 ;
  assign IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7838 =
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13046 &&
	     nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13050 &&
	     nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14508 ||
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13045 &&
	     nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13051 &&
	     nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14507 ||
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7836 ;
  assign IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7851 =
	     !nodeVector_2_flitToPacket_cam_wires_7$whas &&
	     !nodeVector_2_flitToPacket_validEntry_r_7 ||
	     !nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13050 ||
	     !nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14508 ;
  assign IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7903 =
	     (!nodeVector_2_flitToPacket_cam_wires_3$whas &&
	      !nodeVector_2_flitToPacket_validEntry_r_3 ||
	      !nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13054 ||
	      !nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14504) &&
	     (!nodeVector_2_flitToPacket_cam_wires_2$whas &&
	      !nodeVector_2_flitToPacket_validEntry_r_2 ||
	      !nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13055 ||
	      !nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14503) &&
	     (!nodeVector_2_flitToPacket_cam_wires_1_1$whas &&
	      !nodeVector_2_flitToPacket_validEntry_r_1 ||
	      !nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13056 ||
	      !nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14502) &&
	     (!nodeVector_2_flitToPacket_cam_wires$whas &&
	      !nodeVector_2_flitToPacket_validEntry_r ||
	      !nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13057 ||
	      !nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14501) ;
  assign IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7906 =
	     (!nodeVector_2_flitToPacket_cam_wires_6$whas &&
	      !nodeVector_2_flitToPacket_validEntry_r_6 ||
	      !nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13051 ||
	      !nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14507) &&
	     (!nodeVector_2_flitToPacket_cam_wires_5$whas &&
	      !nodeVector_2_flitToPacket_validEntry_r_5 ||
	      !nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13052 ||
	      !nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14506) &&
	     (!nodeVector_2_flitToPacket_cam_wires_4$whas &&
	      !nodeVector_2_flitToPacket_validEntry_r_4 ||
	      !nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13053 ||
	      !nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14505) &&
	     IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7903 ;
  assign IF_nodeVector_2_packetToFlit_flitFifo_enqP_r_8_ETC___d5891 =
	     cnt1__h284563 < 4'd4 &&
	     CASE_nodeVector_2_packetToFlit_flitFifo_enqP_r_ETC__q99 ;
  assign IF_nodeVector_2_upRingVcFifo_arbiter_grant_id__ETC___d11855 =
	     nodeVector_2_upRingVcFifo_arbiter_priority_vec_ETC___d13008 ?
	       x_first_dest__h420373 :
	       x_first_dest__h420210 ;
  assign IF_nodeVector_2_upRingVcFifo_arbiter_grant_id__ETC___d8511 =
	     { x_first_fltId__h420374,
	       x_first_pktId__h420375,
	       CASE_nodeVector_2_upRingVcFifo_vcFifoArr_1_deq_ETC__q39 } ;
  assign IF_nodeVector_2_upRingVcFifo_arbiter_grant_id__ETC___d8520 =
	     nodeVector_2_upRingVcFifo_arbiter_priority_vec_ETC___d13008 ?
	       { x_first_src__h420372,
		 x_first_dest__h420373,
		 IF_nodeVector_2_upRingVcFifo_arbiter_grant_id__ETC___d8511 } :
	       CASE_nodeVector_2_upRingVcFifo_vcFifoArr_0_deq_ETC__q52 ;
  assign IF_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11879 =
	     nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget[3:0] :
	       nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_r[3:0] ;
  assign IF_nodeVector_2_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14604 =
	     nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget[4] :
	       nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_r[4] ;
  assign IF_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11880 =
	     nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget[3:0] :
	       nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_r[3:0] ;
  assign IF_nodeVector_2_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14606 =
	     nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget[4] :
	       nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_r[4] ;
  assign IF_nodeVector_3_clientVcFifo_arbiter_grant_id__ETC___d11241 =
	     { x_first_fltId__h559006,
	       x_first_pktId__h559007,
	       CASE_nodeVector_3_clientVcFifo_vcFifoArr_1_deq_ETC__q42 } ;
  assign IF_nodeVector_3_clientVcFifo_arbiter_grant_id__ETC___d11250 =
	     nodeVector_3_clientVcFifo_arbiter_priority_vec_ETC___d13061 ?
	       { x_first_src__h559004,
		 x_first_dest__h559005,
		 IF_nodeVector_3_clientVcFifo_arbiter_grant_id__ETC___d11241 } :
	       CASE_nodeVector_3_clientVcFifo_vcFifoArr_0_deq_ETC__q54 ;
  assign IF_nodeVector_3_clientVcFifo_arbiter_grant_id__ETC___d11860 =
	     nodeVector_3_clientVcFifo_arbiter_priority_vec_ETC___d13061 ?
	       x_first_dest__h559005 :
	       x_first_dest__h558842 ;
  assign IF_nodeVector_3_clientVcFifo_vcFifoArr_0_tempE_ETC___d11884 =
	     nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_wires$wget[3:0] :
	       nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_r[3:0] ;
  assign IF_nodeVector_3_clientVcFifo_vcFifoArr_0_tempE_ETC___d14621 =
	     nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_wires$wget[4] :
	       nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_r[4] ;
  assign IF_nodeVector_3_clientVcFifo_vcFifoArr_1_tempE_ETC___d11885 =
	     nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_wires$wget[3:0] :
	       nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_r[3:0] ;
  assign IF_nodeVector_3_clientVcFifo_vcFifoArr_1_tempE_ETC___d14623 =
	     nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_wires$wget[4] :
	       nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_r[4] ;
  assign IF_nodeVector_3_crossbar_level0Dn_portSelect_6_ETC___d14634 =
	     nodeVector_3_crossbar_level0Dn_portSelect ?
	       nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21] :
	       nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] ;
  assign IF_nodeVector_3_crossbar_level0Dn_portSelect_6_ETC___d14695 =
	     nodeVector_3_crossbar_level0Dn_portSelect ?
	       nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[20:0] :
	       nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[20:0] ;
  assign IF_nodeVector_3_crossbar_level0Dn_wireInDnReq__ETC___d9675 =
	     nodeVector_3_crossbar_level0Dn_wireInDnReq$wget[19] ?
	       !nodeVector_3_crossbar_level0Dn_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_3_crossbar_rowDnToRowDn :
	       !nodeVector_3_crossbar_level0Dn_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_3_crossbar_rowDnToRowUp ;
  assign IF_nodeVector_3_crossbar_level0Dn_wireInUpReq__ETC___d9672 =
	     nodeVector_3_crossbar_level0Dn_wireInUpReq$wget[19] ?
	       !nodeVector_3_crossbar_level0Dn_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_3_crossbar_rowDnToRowDn :
	       !nodeVector_3_crossbar_level0Dn_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_3_crossbar_rowDnToRowUp ;
  assign IF_nodeVector_3_crossbar_level0Dn_wireInUpReq__ETC___d9696 =
	     (nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[21] &&
	       IF_nodeVector_3_crossbar_level0Dn_wireInUpReq__ETC___d9672 :
	       IF_NOT_nodeVector_3_crossbar_level0Dn_wireInUp_ETC___d9695 ;
  assign IF_nodeVector_3_crossbar_level0Up_portSelect_5_ETC___d14633 =
	     nodeVector_3_crossbar_level0Up_portSelect ?
	       nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21] :
	       nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] ;
  assign IF_nodeVector_3_crossbar_level0Up_portSelect_5_ETC___d14693 =
	     nodeVector_3_crossbar_level0Up_portSelect ?
	       nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[20:0] :
	       nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[20:0] ;
  assign IF_nodeVector_3_crossbar_level0Up_wireInDnReq__ETC___d9546 =
	     nodeVector_3_crossbar_level0Up_wireInDnReq$wget[19] ?
	       !nodeVector_3_crossbar_level0Up_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_3_crossbar_rowUpToRowDn :
	       !nodeVector_3_crossbar_level0Up_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_3_crossbar_rowUpToRowUp ;
  assign IF_nodeVector_3_crossbar_level0Up_wireInUpReq__ETC___d9543 =
	     nodeVector_3_crossbar_level0Up_wireInUpReq$wget[19] ?
	       !nodeVector_3_crossbar_level0Up_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_3_crossbar_rowUpToRowDn :
	       !nodeVector_3_crossbar_level0Up_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_nodeVector_3_crossbar_rowUpToRowUp ;
  assign IF_nodeVector_3_crossbar_level0Up_wireInUpReq__ETC___d9567 =
	     (nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] &&
	      !nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21]) ?
	       nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[21] &&
	       IF_nodeVector_3_crossbar_level0Up_wireInUpReq__ETC___d9543 :
	       IF_NOT_nodeVector_3_crossbar_level0Up_wireInUp_ETC___d9566 ;
  assign IF_nodeVector_3_crossbar_level1Dn_portSelect_9_ETC___d14636 =
	     nodeVector_3_crossbar_level1Dn_portSelect ?
	       nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21] :
	       nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] ;
  assign IF_nodeVector_3_crossbar_level1Dn_portSelect_9_ETC___d14699 =
	     nodeVector_3_crossbar_level1Dn_portSelect ?
	       nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[20:0] :
	       nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[20:0] ;
  assign IF_nodeVector_3_crossbar_level1Dn_wireInUpReq__ETC___d9954 =
	     (nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	      !nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[21]) ?
	       nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[21] &&
	       (nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31[20] ||
		!nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg[21] ||
		CAN_FIRE_RL_nodeVector_3_fromCrossbarToFlitToPacket) :
	       IF_NOT_nodeVector_3_crossbar_level1Dn_wireInUp_ETC___d9953 ;
  assign IF_nodeVector_3_crossbar_level1Up_portSelect_7_ETC___d14635 =
	     nodeVector_3_crossbar_level1Up_portSelect ?
	       nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21] :
	       nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] ;
  assign IF_nodeVector_3_crossbar_level1Up_portSelect_7_ETC___d14697 =
	     nodeVector_3_crossbar_level1Up_portSelect ?
	       nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[20:0] :
	       nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[20:0] ;
  assign IF_nodeVector_3_crossbar_level1Up_wireInDnReq__ETC___d9804 =
	     nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30[20] ?
	       !nodeVector_3_crossbar_level1Up_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_getFlitFromNext_2 :
	       !nodeVector_3_crossbar_level1Up_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_putFlitToNext_3 ;
  assign IF_nodeVector_3_crossbar_level1Up_wireInUpReq__ETC___d9801 =
	     nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29[20] ?
	       !nodeVector_3_crossbar_level1Up_outPortDn_taggedReg[21] ||
	       CAN_FIRE_RL_getFlitFromNext_2 :
	       !nodeVector_3_crossbar_level1Up_outPortUp_taggedReg[21] ||
	       CAN_FIRE_RL_putFlitToNext_3 ;
  assign IF_nodeVector_3_crossbar_level1Up_wireInUpReq__ETC___d9825 =
	     (nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] &&
	      !nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21]) ?
	       nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[21] &&
	       IF_nodeVector_3_crossbar_level1Up_wireInUpReq__ETC___d9801 :
	       IF_NOT_nodeVector_3_crossbar_level1Up_wireInUp_ETC___d9824 ;
  assign IF_nodeVector_3_downRingVcFifo_arbiter_grant_i_ETC___d11581 =
	     { x_first_fltId__h564011,
	       x_first_pktId__h564012,
	       CASE_nodeVector_3_downRingVcFifo_vcFifoArr_1_d_ETC__q44 } ;
  assign IF_nodeVector_3_downRingVcFifo_arbiter_grant_i_ETC___d11590 =
	     nodeVector_3_downRingVcFifo_arbiter_priority_v_ETC___d13067 ?
	       { x_first_src__h564009,
		 x_first_dest__h564010,
		 IF_nodeVector_3_downRingVcFifo_arbiter_grant_i_ETC___d11581 } :
	       CASE_nodeVector_3_downRingVcFifo_vcFifoArr_0_d_ETC__q56 ;
  assign IF_nodeVector_3_downRingVcFifo_arbiter_grant_i_ETC___d11862 =
	     nodeVector_3_downRingVcFifo_arbiter_priority_v_ETC___d13067 ?
	       x_first_dest__h564010 :
	       x_first_dest__h563847 ;
  assign IF_nodeVector_3_downRingVcFifo_vcFifoArr_0_tem_ETC___d11888 =
	     nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget[3:0] :
	       nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_r[3:0] ;
  assign IF_nodeVector_3_downRingVcFifo_vcFifoArr_0_tem_ETC___d14629 =
	     nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget[4] :
	       nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_r[4] ;
  assign IF_nodeVector_3_downRingVcFifo_vcFifoArr_1_tem_ETC___d11889 =
	     nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget[3:0] :
	       nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_r[3:0] ;
  assign IF_nodeVector_3_downRingVcFifo_vcFifoArr_1_tem_ETC___d14631 =
	     nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget[4] :
	       nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_r[4] ;
  assign IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d11890 =
	     nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
	       nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wget[4:0] :
	       nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_r[4:0] ;
  assign IF_nodeVector_3_flitToPacket_indexPool_indexFi_ETC___d14638 =
	     nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
	       nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_wires$wget[5] :
	       nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_r[5] ;
  assign IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10732 =
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13091 &&
	     nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13112 &&
	     nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14542 ||
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13089 &&
	     nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13113 &&
	     nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14541 ;
  assign IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10734 =
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13095 &&
	     nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13110 &&
	     nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14544 ||
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13093 &&
	     nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13111 &&
	     nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14543 ||
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10732 ;
  assign IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10736 =
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13099 &&
	     nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13108 &&
	     nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14546 ||
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13097 &&
	     nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13109 &&
	     nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14545 ||
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10734 ;
  assign IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10738 =
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13102 &&
	     nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13106 &&
	     nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14548 ||
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13101 &&
	     nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13107 &&
	     nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14547 ||
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10736 ;
  assign IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10751 =
	     !nodeVector_3_flitToPacket_cam_wires_7$whas &&
	     !nodeVector_3_flitToPacket_validEntry_r_7 ||
	     !nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13106 ||
	     !nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14548 ;
  assign IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10803 =
	     (!nodeVector_3_flitToPacket_cam_wires_3$whas &&
	      !nodeVector_3_flitToPacket_validEntry_r_3 ||
	      !nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13110 ||
	      !nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14544) &&
	     (!nodeVector_3_flitToPacket_cam_wires_2$whas &&
	      !nodeVector_3_flitToPacket_validEntry_r_2 ||
	      !nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13111 ||
	      !nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14543) &&
	     (!nodeVector_3_flitToPacket_cam_wires_1_1$whas &&
	      !nodeVector_3_flitToPacket_validEntry_r_1 ||
	      !nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13112 ||
	      !nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14542) &&
	     (!nodeVector_3_flitToPacket_cam_wires$whas &&
	      !nodeVector_3_flitToPacket_validEntry_r ||
	      !nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13113 ||
	      !nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14541) ;
  assign IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10806 =
	     (!nodeVector_3_flitToPacket_cam_wires_6$whas &&
	      !nodeVector_3_flitToPacket_validEntry_r_6 ||
	      !nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13107 ||
	      !nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14547) &&
	     (!nodeVector_3_flitToPacket_cam_wires_5$whas &&
	      !nodeVector_3_flitToPacket_validEntry_r_5 ||
	      !nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13108 ||
	      !nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14546) &&
	     (!nodeVector_3_flitToPacket_cam_wires_4$whas &&
	      !nodeVector_3_flitToPacket_validEntry_r_4 ||
	      !nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13109 ||
	      !nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14545) &&
	     IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10803 ;
  assign IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13089 =
	     nodeVector_3_flitToPacket_cam_wires$whas ||
	     nodeVector_3_flitToPacket_validEntry_r ;
  assign IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13091 =
	     nodeVector_3_flitToPacket_cam_wires_1_1$whas ||
	     nodeVector_3_flitToPacket_validEntry_r_1 ;
  assign IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13093 =
	     nodeVector_3_flitToPacket_cam_wires_2$whas ||
	     nodeVector_3_flitToPacket_validEntry_r_2 ;
  assign IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13095 =
	     nodeVector_3_flitToPacket_cam_wires_3$whas ||
	     nodeVector_3_flitToPacket_validEntry_r_3 ;
  assign IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13097 =
	     nodeVector_3_flitToPacket_cam_wires_4$whas ||
	     nodeVector_3_flitToPacket_validEntry_r_4 ;
  assign IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13099 =
	     nodeVector_3_flitToPacket_cam_wires_5$whas ||
	     nodeVector_3_flitToPacket_validEntry_r_5 ;
  assign IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13101 =
	     nodeVector_3_flitToPacket_cam_wires_6$whas ||
	     nodeVector_3_flitToPacket_validEntry_r_6 ;
  assign IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13102 =
	     nodeVector_3_flitToPacket_cam_wires_7$whas ||
	     nodeVector_3_flitToPacket_validEntry_r_7 ;
  assign IF_nodeVector_3_packetToFlit_flitFifo_enqP_r_7_ETC___d8791 =
	     cnt1__h425823 < 4'd4 &&
	     CASE_nodeVector_3_packetToFlit_flitFifo_enqP_r_ETC__q117 ;
  assign IF_nodeVector_3_upRingVcFifo_arbiter_grant_id__ETC___d11411 =
	     { x_first_fltId__h561911,
	       x_first_pktId__h561912,
	       CASE_nodeVector_3_upRingVcFifo_vcFifoArr_1_deq_ETC__q43 } ;
  assign IF_nodeVector_3_upRingVcFifo_arbiter_grant_id__ETC___d11420 =
	     nodeVector_3_upRingVcFifo_arbiter_priority_vec_ETC___d13064 ?
	       { x_first_src__h561909,
		 x_first_dest__h561910,
		 IF_nodeVector_3_upRingVcFifo_arbiter_grant_id__ETC___d11411 } :
	       CASE_nodeVector_3_upRingVcFifo_vcFifoArr_0_deq_ETC__q55 ;
  assign IF_nodeVector_3_upRingVcFifo_arbiter_grant_id__ETC___d11861 =
	     nodeVector_3_upRingVcFifo_arbiter_priority_vec_ETC___d13064 ?
	       x_first_dest__h561910 :
	       x_first_dest__h561747 ;
  assign IF_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempE_ETC___d11886 =
	     nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget[3:0] :
	       nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_r[3:0] ;
  assign IF_nodeVector_3_upRingVcFifo_vcFifoArr_0_tempE_ETC___d14625 =
	     nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_wires$wget[4] :
	       nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_r[4] ;
  assign IF_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempE_ETC___d11887 =
	     nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget[3:0] :
	       nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_r[3:0] ;
  assign IF_nodeVector_3_upRingVcFifo_vcFifoArr_1_tempE_ETC___d14627 =
	     nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_wires$wget[4] :
	       nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_r[4] ;
  assign NOT_nodeVector_0_crossbar_level0Dn_wireInUpReq_ETC___d1034 =
	     !nodeVector_0_crossbar_level0Dn_inPortUp_tagged_ETC__q3[19] &&
	     !nodeVector_0_crossbar_level0Dn_inPortDn_tagged_ETC__q4[19] &&
	     !nodeVector_0_crossbar_level0Dn_portSelect ||
	     !nodeVector_0_crossbar_level0Dn_inPortUp_tagged_ETC__q3[19] &&
	     nodeVector_0_crossbar_level0Dn_inPortDn_tagged_ETC__q4[19] ||
	     nodeVector_0_crossbar_level0Dn_inPortUp_tagged_ETC__q3[19] &&
	     (!nodeVector_0_crossbar_level0Dn_inPortDn_tagged_ETC__q4[19] ||
	      !nodeVector_0_crossbar_level0Dn_portSelect) ;
  assign NOT_nodeVector_0_crossbar_level0Dn_wireInUpReq_ETC___d1043 =
	     !nodeVector_0_crossbar_level0Dn_inPortUp_tagged_ETC__q3[19] &&
	     !nodeVector_0_crossbar_level0Dn_inPortDn_tagged_ETC__q4[19] &&
	     nodeVector_0_crossbar_level0Dn_portSelect ||
	     !nodeVector_0_crossbar_level0Dn_inPortUp_tagged_ETC__q3[19] &&
	     nodeVector_0_crossbar_level0Dn_inPortDn_tagged_ETC__q4[19] ||
	     nodeVector_0_crossbar_level0Dn_inPortUp_tagged_ETC__q3[19] &&
	     (!nodeVector_0_crossbar_level0Dn_inPortDn_tagged_ETC__q4[19] ||
	      nodeVector_0_crossbar_level0Dn_portSelect) ;
  assign NOT_nodeVector_0_crossbar_level0Dn_wireInUpReq_ETC___d990 =
	     !nodeVector_0_crossbar_level0Dn_wireInUpReq$wget[19] ||
	     !nodeVector_0_crossbar_level0Dn_wireInDnReq$wget[19] ||
	     (!nodeVector_0_crossbar_level0Dn_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_0_crossbar_rowDnToRowDn) &&
	     IF_nodeVector_0_crossbar_level0Dn_portSelect_5_ETC___d14571 ;
  assign NOT_nodeVector_0_crossbar_level0Up_wireInUpReq_ETC___d861 =
	     !nodeVector_0_crossbar_level0Up_wireInUpReq$wget[19] ||
	     !nodeVector_0_crossbar_level0Up_wireInDnReq$wget[19] ||
	     (!nodeVector_0_crossbar_level0Up_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_0_crossbar_rowUpToRowDn) &&
	     IF_nodeVector_0_crossbar_level0Up_portSelect_2_ETC___d14570 ;
  assign NOT_nodeVector_0_crossbar_level0Up_wireInUpReq_ETC___d905 =
	     !nodeVector_0_crossbar_level0Up_inPortUp_tagged_ETC__q1[19] &&
	     !nodeVector_0_crossbar_level0Up_inPortDn_tagged_ETC__q2[19] &&
	     !nodeVector_0_crossbar_level0Up_portSelect ||
	     !nodeVector_0_crossbar_level0Up_inPortUp_tagged_ETC__q1[19] &&
	     nodeVector_0_crossbar_level0Up_inPortDn_tagged_ETC__q2[19] ||
	     nodeVector_0_crossbar_level0Up_inPortUp_tagged_ETC__q1[19] &&
	     (!nodeVector_0_crossbar_level0Up_inPortDn_tagged_ETC__q2[19] ||
	      !nodeVector_0_crossbar_level0Up_portSelect) ;
  assign NOT_nodeVector_0_crossbar_level0Up_wireInUpReq_ETC___d914 =
	     !nodeVector_0_crossbar_level0Up_inPortUp_tagged_ETC__q1[19] &&
	     !nodeVector_0_crossbar_level0Up_inPortDn_tagged_ETC__q2[19] &&
	     nodeVector_0_crossbar_level0Up_portSelect ||
	     !nodeVector_0_crossbar_level0Up_inPortUp_tagged_ETC__q1[19] &&
	     nodeVector_0_crossbar_level0Up_inPortDn_tagged_ETC__q2[19] ||
	     nodeVector_0_crossbar_level0Up_inPortUp_tagged_ETC__q1[19] &&
	     (!nodeVector_0_crossbar_level0Up_inPortDn_tagged_ETC__q2[19] ||
	      nodeVector_0_crossbar_level0Up_portSelect) ;
  assign NOT_nodeVector_0_crossbar_level1Dn_wireInUpReq_ETC___d1292 =
	     !nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7[20] &&
	     !nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8[20] &&
	     !nodeVector_0_crossbar_level1Dn_portSelect ||
	     !nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7[20] &&
	     nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8[20] ||
	     nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7[20] &&
	     (!nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8[20] ||
	      !nodeVector_0_crossbar_level1Dn_portSelect) ;
  assign NOT_nodeVector_0_crossbar_level1Dn_wireInUpReq_ETC___d1301 =
	     !nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7[20] &&
	     !nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8[20] &&
	     nodeVector_0_crossbar_level1Dn_portSelect ||
	     !nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7[20] &&
	     nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8[20] ||
	     nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7[20] &&
	     (!nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8[20] ||
	      nodeVector_0_crossbar_level1Dn_portSelect) ;
  assign NOT_nodeVector_0_crossbar_level1Up_wireInUpReq_ETC___d1119 =
	     !nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5[20] ||
	     !nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6[20] ||
	     (!nodeVector_0_crossbar_level1Up_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_getFlitFromNext_3) &&
	     IF_nodeVector_0_crossbar_level1Up_portSelect_0_ETC___d14572 ;
  assign NOT_nodeVector_0_crossbar_level1Up_wireInUpReq_ETC___d1163 =
	     !nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5[20] &&
	     !nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6[20] &&
	     !nodeVector_0_crossbar_level1Up_portSelect ||
	     !nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5[20] &&
	     nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6[20] ||
	     nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5[20] &&
	     (!nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6[20] ||
	      !nodeVector_0_crossbar_level1Up_portSelect) ;
  assign NOT_nodeVector_0_crossbar_level1Up_wireInUpReq_ETC___d1172 =
	     !nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5[20] &&
	     !nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6[20] &&
	     nodeVector_0_crossbar_level1Up_portSelect ||
	     !nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5[20] &&
	     nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6[20] ||
	     nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5[20] &&
	     (!nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6[20] ||
	      nodeVector_0_crossbar_level1Up_portSelect) ;
  assign NOT_nodeVector_0_flitToPacket_packetFifo_ageTh_ETC___d1627 =
	     (nodeVector_0_flitToPacket_packetFifo_ageCount != 32'd16 ||
	      EN_deq0) &&
	     (nodeVector_0_flitToPacket_packetFifo_ageCount == 32'd16 ||
	      !EN_deq0) ;
  assign NOT_nodeVector_0_flitToPacket_packetFifo_fifo__ETC___d2249 =
	     nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r[1:0] != 2'd3 ||
	     nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_outData$whas &&
	     nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_outData$whas &&
	     nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_outData$whas ;
  assign NOT_nodeVector_1_crossbar_level0Dn_wireInUpReq_ETC___d3891 =
	     !nodeVector_1_crossbar_level0Dn_wireInUpReq$wget[19] ||
	     !nodeVector_1_crossbar_level0Dn_wireInDnReq$wget[19] ||
	     (!nodeVector_1_crossbar_level0Dn_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_1_crossbar_rowDnToRowDn) &&
	     IF_nodeVector_1_crossbar_level0Dn_portSelect_8_ETC___d14592 ;
  assign NOT_nodeVector_1_crossbar_level0Dn_wireInUpReq_ETC___d3935 =
	     !nodeVector_1_crossbar_level0Dn_inPortUp_tagged_ETC__q11[19] &&
	     !nodeVector_1_crossbar_level0Dn_inPortDn_tagged_ETC__q12[19] &&
	     !nodeVector_1_crossbar_level0Dn_portSelect ||
	     !nodeVector_1_crossbar_level0Dn_inPortUp_tagged_ETC__q11[19] &&
	     nodeVector_1_crossbar_level0Dn_inPortDn_tagged_ETC__q12[19] ||
	     nodeVector_1_crossbar_level0Dn_inPortUp_tagged_ETC__q11[19] &&
	     (!nodeVector_1_crossbar_level0Dn_inPortDn_tagged_ETC__q12[19] ||
	      !nodeVector_1_crossbar_level0Dn_portSelect) ;
  assign NOT_nodeVector_1_crossbar_level0Dn_wireInUpReq_ETC___d3944 =
	     !nodeVector_1_crossbar_level0Dn_inPortUp_tagged_ETC__q11[19] &&
	     !nodeVector_1_crossbar_level0Dn_inPortDn_tagged_ETC__q12[19] &&
	     nodeVector_1_crossbar_level0Dn_portSelect ||
	     !nodeVector_1_crossbar_level0Dn_inPortUp_tagged_ETC__q11[19] &&
	     nodeVector_1_crossbar_level0Dn_inPortDn_tagged_ETC__q12[19] ||
	     nodeVector_1_crossbar_level0Dn_inPortUp_tagged_ETC__q11[19] &&
	     (!nodeVector_1_crossbar_level0Dn_inPortDn_tagged_ETC__q12[19] ||
	      nodeVector_1_crossbar_level0Dn_portSelect) ;
  assign NOT_nodeVector_1_crossbar_level0Up_wireInUpReq_ETC___d3762 =
	     !nodeVector_1_crossbar_level0Up_wireInUpReq$wget[19] ||
	     !nodeVector_1_crossbar_level0Up_wireInDnReq$wget[19] ||
	     (!nodeVector_1_crossbar_level0Up_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_1_crossbar_rowUpToRowDn) &&
	     IF_nodeVector_1_crossbar_level0Up_portSelect_7_ETC___d14591 ;
  assign NOT_nodeVector_1_crossbar_level0Up_wireInUpReq_ETC___d3806 =
	     !nodeVector_1_crossbar_level0Up_inPortUp_tagged_ETC__q9[19] &&
	     !nodeVector_1_crossbar_level0Up_inPortDn_tagged_ETC__q10[19] &&
	     !nodeVector_1_crossbar_level0Up_portSelect ||
	     !nodeVector_1_crossbar_level0Up_inPortUp_tagged_ETC__q9[19] &&
	     nodeVector_1_crossbar_level0Up_inPortDn_tagged_ETC__q10[19] ||
	     nodeVector_1_crossbar_level0Up_inPortUp_tagged_ETC__q9[19] &&
	     (!nodeVector_1_crossbar_level0Up_inPortDn_tagged_ETC__q10[19] ||
	      !nodeVector_1_crossbar_level0Up_portSelect) ;
  assign NOT_nodeVector_1_crossbar_level0Up_wireInUpReq_ETC___d3815 =
	     !nodeVector_1_crossbar_level0Up_inPortUp_tagged_ETC__q9[19] &&
	     !nodeVector_1_crossbar_level0Up_inPortDn_tagged_ETC__q10[19] &&
	     nodeVector_1_crossbar_level0Up_portSelect ||
	     !nodeVector_1_crossbar_level0Up_inPortUp_tagged_ETC__q9[19] &&
	     nodeVector_1_crossbar_level0Up_inPortDn_tagged_ETC__q10[19] ||
	     nodeVector_1_crossbar_level0Up_inPortUp_tagged_ETC__q9[19] &&
	     (!nodeVector_1_crossbar_level0Up_inPortDn_tagged_ETC__q10[19] ||
	      nodeVector_1_crossbar_level0Up_portSelect) ;
  assign NOT_nodeVector_1_crossbar_level1Dn_wireInUpReq_ETC___d4193 =
	     !nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15[20] &&
	     !nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16[20] &&
	     !nodeVector_1_crossbar_level1Dn_portSelect ||
	     !nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15[20] &&
	     nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16[20] ||
	     nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15[20] &&
	     (!nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16[20] ||
	      !nodeVector_1_crossbar_level1Dn_portSelect) ;
  assign NOT_nodeVector_1_crossbar_level1Dn_wireInUpReq_ETC___d4202 =
	     !nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15[20] &&
	     !nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16[20] &&
	     nodeVector_1_crossbar_level1Dn_portSelect ||
	     !nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15[20] &&
	     nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16[20] ||
	     nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15[20] &&
	     (!nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16[20] ||
	      nodeVector_1_crossbar_level1Dn_portSelect) ;
  assign NOT_nodeVector_1_crossbar_level1Up_wireInUpReq_ETC___d4020 =
	     !nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13[20] ||
	     !nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14[20] ||
	     (!nodeVector_1_crossbar_level1Up_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_getFlitFromNext) &&
	     IF_nodeVector_1_crossbar_level1Up_portSelect_9_ETC___d14593 ;
  assign NOT_nodeVector_1_crossbar_level1Up_wireInUpReq_ETC___d4064 =
	     !nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13[20] &&
	     !nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14[20] &&
	     !nodeVector_1_crossbar_level1Up_portSelect ||
	     !nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13[20] &&
	     nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14[20] ||
	     nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13[20] &&
	     (!nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14[20] ||
	      !nodeVector_1_crossbar_level1Up_portSelect) ;
  assign NOT_nodeVector_1_crossbar_level1Up_wireInUpReq_ETC___d4073 =
	     !nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13[20] &&
	     !nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14[20] &&
	     nodeVector_1_crossbar_level1Up_portSelect ||
	     !nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13[20] &&
	     nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14[20] ||
	     nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13[20] &&
	     (!nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14[20] ||
	      nodeVector_1_crossbar_level1Up_portSelect) ;
  assign NOT_nodeVector_1_flitToPacket_packetFifo_ageTh_ETC___d4528 =
	     (nodeVector_1_flitToPacket_packetFifo_ageCount != 32'd16 ||
	      EN_deq1) &&
	     (nodeVector_1_flitToPacket_packetFifo_ageCount == 32'd16 ||
	      !EN_deq1) ;
  assign NOT_nodeVector_1_flitToPacket_packetFifo_fifo__ETC___d5149 =
	     nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r[1:0] != 2'd3 ||
	     nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_outData$whas &&
	     nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_outData$whas &&
	     nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_outData$whas ;
  assign NOT_nodeVector_2_crossbar_level0Dn_wireInUpReq_ETC___d6791 =
	     !nodeVector_2_crossbar_level0Dn_wireInUpReq$wget[19] ||
	     !nodeVector_2_crossbar_level0Dn_wireInDnReq$wget[19] ||
	     (!nodeVector_2_crossbar_level0Dn_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_2_crossbar_rowDnToRowDn) &&
	     IF_nodeVector_2_crossbar_level0Dn_portSelect_7_ETC___d14613 ;
  assign NOT_nodeVector_2_crossbar_level0Dn_wireInUpReq_ETC___d6835 =
	     !nodeVector_2_crossbar_level0Dn_inPortUp_tagged_ETC__q19[19] &&
	     !nodeVector_2_crossbar_level0Dn_inPortDn_tagged_ETC__q20[19] &&
	     !nodeVector_2_crossbar_level0Dn_portSelect ||
	     !nodeVector_2_crossbar_level0Dn_inPortUp_tagged_ETC__q19[19] &&
	     nodeVector_2_crossbar_level0Dn_inPortDn_tagged_ETC__q20[19] ||
	     nodeVector_2_crossbar_level0Dn_inPortUp_tagged_ETC__q19[19] &&
	     (!nodeVector_2_crossbar_level0Dn_inPortDn_tagged_ETC__q20[19] ||
	      !nodeVector_2_crossbar_level0Dn_portSelect) ;
  assign NOT_nodeVector_2_crossbar_level0Dn_wireInUpReq_ETC___d6844 =
	     !nodeVector_2_crossbar_level0Dn_inPortUp_tagged_ETC__q19[19] &&
	     !nodeVector_2_crossbar_level0Dn_inPortDn_tagged_ETC__q20[19] &&
	     nodeVector_2_crossbar_level0Dn_portSelect ||
	     !nodeVector_2_crossbar_level0Dn_inPortUp_tagged_ETC__q19[19] &&
	     nodeVector_2_crossbar_level0Dn_inPortDn_tagged_ETC__q20[19] ||
	     nodeVector_2_crossbar_level0Dn_inPortUp_tagged_ETC__q19[19] &&
	     (!nodeVector_2_crossbar_level0Dn_inPortDn_tagged_ETC__q20[19] ||
	      nodeVector_2_crossbar_level0Dn_portSelect) ;
  assign NOT_nodeVector_2_crossbar_level0Up_wireInUpReq_ETC___d6662 =
	     !nodeVector_2_crossbar_level0Up_wireInUpReq$wget[19] ||
	     !nodeVector_2_crossbar_level0Up_wireInDnReq$wget[19] ||
	     (!nodeVector_2_crossbar_level0Up_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_2_crossbar_rowUpToRowDn) &&
	     IF_nodeVector_2_crossbar_level0Up_portSelect_6_ETC___d14612 ;
  assign NOT_nodeVector_2_crossbar_level0Up_wireInUpReq_ETC___d6706 =
	     !nodeVector_2_crossbar_level0Up_inPortUp_tagged_ETC__q17[19] &&
	     !nodeVector_2_crossbar_level0Up_inPortDn_tagged_ETC__q18[19] &&
	     !nodeVector_2_crossbar_level0Up_portSelect ||
	     !nodeVector_2_crossbar_level0Up_inPortUp_tagged_ETC__q17[19] &&
	     nodeVector_2_crossbar_level0Up_inPortDn_tagged_ETC__q18[19] ||
	     nodeVector_2_crossbar_level0Up_inPortUp_tagged_ETC__q17[19] &&
	     (!nodeVector_2_crossbar_level0Up_inPortDn_tagged_ETC__q18[19] ||
	      !nodeVector_2_crossbar_level0Up_portSelect) ;
  assign NOT_nodeVector_2_crossbar_level0Up_wireInUpReq_ETC___d6715 =
	     !nodeVector_2_crossbar_level0Up_inPortUp_tagged_ETC__q17[19] &&
	     !nodeVector_2_crossbar_level0Up_inPortDn_tagged_ETC__q18[19] &&
	     nodeVector_2_crossbar_level0Up_portSelect ||
	     !nodeVector_2_crossbar_level0Up_inPortUp_tagged_ETC__q17[19] &&
	     nodeVector_2_crossbar_level0Up_inPortDn_tagged_ETC__q18[19] ||
	     nodeVector_2_crossbar_level0Up_inPortUp_tagged_ETC__q17[19] &&
	     (!nodeVector_2_crossbar_level0Up_inPortDn_tagged_ETC__q18[19] ||
	      nodeVector_2_crossbar_level0Up_portSelect) ;
  assign NOT_nodeVector_2_crossbar_level1Dn_wireInUpReq_ETC___d7093 =
	     !nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23[20] &&
	     !nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24[20] &&
	     !nodeVector_2_crossbar_level1Dn_portSelect ||
	     !nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23[20] &&
	     nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24[20] ||
	     nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23[20] &&
	     (!nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24[20] ||
	      !nodeVector_2_crossbar_level1Dn_portSelect) ;
  assign NOT_nodeVector_2_crossbar_level1Dn_wireInUpReq_ETC___d7102 =
	     !nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23[20] &&
	     !nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24[20] &&
	     nodeVector_2_crossbar_level1Dn_portSelect ||
	     !nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23[20] &&
	     nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24[20] ||
	     nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23[20] &&
	     (!nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24[20] ||
	      nodeVector_2_crossbar_level1Dn_portSelect) ;
  assign NOT_nodeVector_2_crossbar_level1Up_wireInUpReq_ETC___d6920 =
	     !nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21[20] ||
	     !nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22[20] ||
	     (!nodeVector_2_crossbar_level1Up_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_getFlitFromNext_1) &&
	     IF_nodeVector_2_crossbar_level1Up_portSelect_8_ETC___d14614 ;
  assign NOT_nodeVector_2_crossbar_level1Up_wireInUpReq_ETC___d6964 =
	     !nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21[20] &&
	     !nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22[20] &&
	     !nodeVector_2_crossbar_level1Up_portSelect ||
	     !nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21[20] &&
	     nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22[20] ||
	     nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21[20] &&
	     (!nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22[20] ||
	      !nodeVector_2_crossbar_level1Up_portSelect) ;
  assign NOT_nodeVector_2_crossbar_level1Up_wireInUpReq_ETC___d6973 =
	     !nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21[20] &&
	     !nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22[20] &&
	     nodeVector_2_crossbar_level1Up_portSelect ||
	     !nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21[20] &&
	     nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22[20] ||
	     nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21[20] &&
	     (!nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22[20] ||
	      nodeVector_2_crossbar_level1Up_portSelect) ;
  assign NOT_nodeVector_2_flitToPacket_packetFifo_ageTh_ETC___d7428 =
	     (nodeVector_2_flitToPacket_packetFifo_ageCount != 32'd16 ||
	      EN_deq2) &&
	     (nodeVector_2_flitToPacket_packetFifo_ageCount == 32'd16 ||
	      !EN_deq2) ;
  assign NOT_nodeVector_2_flitToPacket_packetFifo_fifo__ETC___d8049 =
	     nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r[1:0] != 2'd3 ||
	     nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_outData$whas &&
	     nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_outData$whas &&
	     nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_outData$whas ;
  assign NOT_nodeVector_3_crossbar_level0Dn_wireInUpReq_ETC___d9691 =
	     !nodeVector_3_crossbar_level0Dn_wireInUpReq$wget[19] ||
	     !nodeVector_3_crossbar_level0Dn_wireInDnReq$wget[19] ||
	     (!nodeVector_3_crossbar_level0Dn_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_3_crossbar_rowDnToRowDn) &&
	     IF_nodeVector_3_crossbar_level0Dn_portSelect_6_ETC___d14634 ;
  assign NOT_nodeVector_3_crossbar_level0Dn_wireInUpReq_ETC___d9735 =
	     !nodeVector_3_crossbar_level0Dn_inPortUp_tagged_ETC__q27[19] &&
	     !nodeVector_3_crossbar_level0Dn_inPortDn_tagged_ETC__q28[19] &&
	     !nodeVector_3_crossbar_level0Dn_portSelect ||
	     !nodeVector_3_crossbar_level0Dn_inPortUp_tagged_ETC__q27[19] &&
	     nodeVector_3_crossbar_level0Dn_inPortDn_tagged_ETC__q28[19] ||
	     nodeVector_3_crossbar_level0Dn_inPortUp_tagged_ETC__q27[19] &&
	     (!nodeVector_3_crossbar_level0Dn_inPortDn_tagged_ETC__q28[19] ||
	      !nodeVector_3_crossbar_level0Dn_portSelect) ;
  assign NOT_nodeVector_3_crossbar_level0Dn_wireInUpReq_ETC___d9744 =
	     !nodeVector_3_crossbar_level0Dn_inPortUp_tagged_ETC__q27[19] &&
	     !nodeVector_3_crossbar_level0Dn_inPortDn_tagged_ETC__q28[19] &&
	     nodeVector_3_crossbar_level0Dn_portSelect ||
	     !nodeVector_3_crossbar_level0Dn_inPortUp_tagged_ETC__q27[19] &&
	     nodeVector_3_crossbar_level0Dn_inPortDn_tagged_ETC__q28[19] ||
	     nodeVector_3_crossbar_level0Dn_inPortUp_tagged_ETC__q27[19] &&
	     (!nodeVector_3_crossbar_level0Dn_inPortDn_tagged_ETC__q28[19] ||
	      nodeVector_3_crossbar_level0Dn_portSelect) ;
  assign NOT_nodeVector_3_crossbar_level0Up_wireInUpReq_ETC___d9562 =
	     !nodeVector_3_crossbar_level0Up_wireInUpReq$wget[19] ||
	     !nodeVector_3_crossbar_level0Up_wireInDnReq$wget[19] ||
	     (!nodeVector_3_crossbar_level0Up_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_3_crossbar_rowUpToRowDn) &&
	     IF_nodeVector_3_crossbar_level0Up_portSelect_5_ETC___d14633 ;
  assign NOT_nodeVector_3_crossbar_level0Up_wireInUpReq_ETC___d9606 =
	     !nodeVector_3_crossbar_level0Up_inPortUp_tagged_ETC__q25[19] &&
	     !nodeVector_3_crossbar_level0Up_inPortDn_tagged_ETC__q26[19] &&
	     !nodeVector_3_crossbar_level0Up_portSelect ||
	     !nodeVector_3_crossbar_level0Up_inPortUp_tagged_ETC__q25[19] &&
	     nodeVector_3_crossbar_level0Up_inPortDn_tagged_ETC__q26[19] ||
	     nodeVector_3_crossbar_level0Up_inPortUp_tagged_ETC__q25[19] &&
	     (!nodeVector_3_crossbar_level0Up_inPortDn_tagged_ETC__q26[19] ||
	      !nodeVector_3_crossbar_level0Up_portSelect) ;
  assign NOT_nodeVector_3_crossbar_level0Up_wireInUpReq_ETC___d9615 =
	     !nodeVector_3_crossbar_level0Up_inPortUp_tagged_ETC__q25[19] &&
	     !nodeVector_3_crossbar_level0Up_inPortDn_tagged_ETC__q26[19] &&
	     nodeVector_3_crossbar_level0Up_portSelect ||
	     !nodeVector_3_crossbar_level0Up_inPortUp_tagged_ETC__q25[19] &&
	     nodeVector_3_crossbar_level0Up_inPortDn_tagged_ETC__q26[19] ||
	     nodeVector_3_crossbar_level0Up_inPortUp_tagged_ETC__q25[19] &&
	     (!nodeVector_3_crossbar_level0Up_inPortDn_tagged_ETC__q26[19] ||
	      nodeVector_3_crossbar_level0Up_portSelect) ;
  assign NOT_nodeVector_3_crossbar_level1Dn_wireInUpReq_ETC___d10002 =
	     !nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31[20] &&
	     !nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32[20] &&
	     nodeVector_3_crossbar_level1Dn_portSelect ||
	     !nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31[20] &&
	     nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32[20] ||
	     nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31[20] &&
	     (!nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32[20] ||
	      nodeVector_3_crossbar_level1Dn_portSelect) ;
  assign NOT_nodeVector_3_crossbar_level1Dn_wireInUpReq_ETC___d9993 =
	     !nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31[20] &&
	     !nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32[20] &&
	     !nodeVector_3_crossbar_level1Dn_portSelect ||
	     !nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31[20] &&
	     nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32[20] ||
	     nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31[20] &&
	     (!nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32[20] ||
	      !nodeVector_3_crossbar_level1Dn_portSelect) ;
  assign NOT_nodeVector_3_crossbar_level1Up_wireInUpReq_ETC___d9820 =
	     !nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29[20] ||
	     !nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30[20] ||
	     (!nodeVector_3_crossbar_level1Up_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_getFlitFromNext_2) &&
	     IF_nodeVector_3_crossbar_level1Up_portSelect_7_ETC___d14635 ;
  assign NOT_nodeVector_3_crossbar_level1Up_wireInUpReq_ETC___d9864 =
	     !nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29[20] &&
	     !nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30[20] &&
	     !nodeVector_3_crossbar_level1Up_portSelect ||
	     !nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29[20] &&
	     nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30[20] ||
	     nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29[20] &&
	     (!nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30[20] ||
	      !nodeVector_3_crossbar_level1Up_portSelect) ;
  assign NOT_nodeVector_3_crossbar_level1Up_wireInUpReq_ETC___d9873 =
	     !nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29[20] &&
	     !nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30[20] &&
	     nodeVector_3_crossbar_level1Up_portSelect ||
	     !nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29[20] &&
	     nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30[20] ||
	     nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29[20] &&
	     (!nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30[20] ||
	      nodeVector_3_crossbar_level1Up_portSelect) ;
  assign NOT_nodeVector_3_flitToPacket_packetFifo_ageTh_ETC___d10328 =
	     (nodeVector_3_flitToPacket_packetFifo_ageCount != 32'd16 ||
	      EN_deq3) &&
	     (nodeVector_3_flitToPacket_packetFifo_ageCount == 32'd16 ||
	      !EN_deq3) ;
  assign NOT_nodeVector_3_flitToPacket_packetFifo_fifo__ETC___d10949 =
	     nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r[1:0] != 2'd3 ||
	     nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_outData$whas &&
	     nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_outData$whas &&
	     nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_outData$whas ;
  assign _theResult_____2_fst__h122239 =
	     (IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d12934 &&
	      nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12938 &&
	      nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14428) ?
	       3'd7 :
	       IF_IF_nodeVector_0_flitToPacket_validEntry_wir_ETC___d11892 ;
  assign _theResult_____2_fst__h263227 =
	     (IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d12990 &&
	      nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12994 &&
	      nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14468) ?
	       3'd7 :
	       IF_IF_nodeVector_1_flitToPacket_validEntry_wir_ETC___d11912 ;
  assign _theResult_____2_fst__h404487 =
	     (IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d13046 &&
	      nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13050 &&
	      nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14508) ?
	       3'd7 :
	       IF_IF_nodeVector_2_flitToPacket_validEntry_wir_ETC___d11932 ;
  assign _theResult_____2_fst__h545747 =
	     (IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d13102 &&
	      nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13106 &&
	      nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14548) ?
	       3'd7 :
	       IF_IF_nodeVector_3_flitToPacket_validEntry_wir_ETC___d11952 ;
  assign ab__h118856 =
	     nodeVector_0_flitToPacket_stage2$D_OUT[5] ? ab__h120419 : 2'd2 ;
  assign ab__h120419 =
	     (nodeVector_0_flitToPacket_stage2$D_OUT[1:0] == 2'd3) ?
	       2'd1 :
	       2'd2 ;
  assign ab__h121980 = ab__h120419 ;
  assign ab__h259844 =
	     nodeVector_1_flitToPacket_stage2$D_OUT[5] ? ab__h261407 : 2'd2 ;
  assign ab__h261407 =
	     (nodeVector_1_flitToPacket_stage2$D_OUT[1:0] == 2'd3) ?
	       2'd1 :
	       2'd2 ;
  assign ab__h262968 = ab__h261407 ;
  assign ab__h401104 =
	     nodeVector_2_flitToPacket_stage2$D_OUT[5] ? ab__h402667 : 2'd2 ;
  assign ab__h402667 =
	     (nodeVector_2_flitToPacket_stage2$D_OUT[1:0] == 2'd3) ?
	       2'd1 :
	       2'd2 ;
  assign ab__h404228 = ab__h402667 ;
  assign ab__h542364 =
	     nodeVector_3_flitToPacket_stage2$D_OUT[5] ? ab__h543927 : 2'd2 ;
  assign ab__h543927 =
	     (nodeVector_3_flitToPacket_stage2$D_OUT[1:0] == 2'd3) ?
	       2'd1 :
	       2'd2 ;
  assign ab__h545488 = ab__h543927 ;
  assign cnt0__h107311 =
	     (nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r <
	      nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r) ?
	       x__h131088 - y__h107936 :
	       nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r -
	       nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r ;
  assign cnt0__h143302 =
	     (nodeVector_1_packetToFlit_flitFifo_enqP_r <
	      nodeVector_1_packetToFlit_flitFifo_deqP_r) ?
	       x__h273182 - y__h273183 :
	       nodeVector_1_packetToFlit_flitFifo_enqP_r -
	       nodeVector_1_packetToFlit_flitFifo_deqP_r ;
  assign cnt0__h2306 =
	     (nodeVector_0_packetToFlit_flitFifo_enqP_r <
	      nodeVector_0_packetToFlit_flitFifo_deqP_r) ?
	       x__h132194 - y__h132195 :
	       nodeVector_0_packetToFlit_flitFifo_enqP_r -
	       nodeVector_0_packetToFlit_flitFifo_deqP_r ;
  assign cnt0__h248299 =
	     (nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r <
	      nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r) ?
	       x__h272076 - y__h248924 :
	       nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r -
	       nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r ;
  assign cnt0__h284562 =
	     (nodeVector_2_packetToFlit_flitFifo_enqP_r <
	      nodeVector_2_packetToFlit_flitFifo_deqP_r) ?
	       x__h414442 - y__h414443 :
	       nodeVector_2_packetToFlit_flitFifo_enqP_r -
	       nodeVector_2_packetToFlit_flitFifo_deqP_r ;
  assign cnt0__h389559 =
	     (nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r <
	      nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r) ?
	       x__h413336 - y__h390184 :
	       nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r -
	       nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r ;
  assign cnt0__h425822 =
	     (nodeVector_3_packetToFlit_flitFifo_enqP_r <
	      nodeVector_3_packetToFlit_flitFifo_deqP_r) ?
	       x__h555702 - y__h555703 :
	       nodeVector_3_packetToFlit_flitFifo_enqP_r -
	       nodeVector_3_packetToFlit_flitFifo_deqP_r ;
  assign cnt0__h530819 =
	     (nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r <
	      nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r) ?
	       x__h554596 - y__h531444 :
	       nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r -
	       nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r ;
  assign cnt1__h107312 =
	     (nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r <
	      n__read__h131030) ?
	       x__h131088 - y__h131089 :
	       nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r -
	       n__read__h131030 ;
  assign cnt1__h143303 =
	     (nodeVector_1_packetToFlit_flitFifo_enqP_r < n__read__h144209) ?
	       x__h273182 - y__h144268 :
	       nodeVector_1_packetToFlit_flitFifo_enqP_r - n__read__h144209 ;
  assign cnt1__h2307 =
	     (nodeVector_0_packetToFlit_flitFifo_enqP_r < n__read__h3213) ?
	       x__h132194 - y__h3272 :
	       nodeVector_0_packetToFlit_flitFifo_enqP_r - n__read__h3213 ;
  assign cnt1__h248300 =
	     (nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r <
	      n__read__h272018) ?
	       x__h272076 - y__h272077 :
	       nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r -
	       n__read__h272018 ;
  assign cnt1__h284563 =
	     (nodeVector_2_packetToFlit_flitFifo_enqP_r < n__read__h285469) ?
	       x__h414442 - y__h285528 :
	       nodeVector_2_packetToFlit_flitFifo_enqP_r - n__read__h285469 ;
  assign cnt1__h389560 =
	     (nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r <
	      n__read__h413278) ?
	       x__h413336 - y__h413337 :
	       nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r -
	       n__read__h413278 ;
  assign cnt1__h425823 =
	     (nodeVector_3_packetToFlit_flitFifo_enqP_r < n__read__h426729) ?
	       x__h555702 - y__h426788 :
	       nodeVector_3_packetToFlit_flitFifo_enqP_r - n__read__h426729 ;
  assign cnt1__h530820 =
	     (nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r <
	      n__read__h554538) ?
	       x__h554596 - y__h554597 :
	       nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r -
	       n__read__h554538 ;
  assign cnt__h10301 =
	     (def__h5588 < def__h6533) ?
	       x__h10580 - y__h10581 :
	       def__h5588 - def__h6533 ;
  assign cnt__h114726 =
	     (def__h110128 < def__h111073) ?
	       x__h115005 - y__h115006 :
	       def__h110128 - def__h111073 ;
  assign cnt__h151297 =
	     (def__h146584 < def__h147529) ?
	       x__h151576 - y__h151577 :
	       def__h146584 - def__h147529 ;
  assign cnt__h158795 =
	     (def__h154082 < def__h155027) ?
	       x__h159074 - y__h159075 :
	       def__h154082 - def__h155027 ;
  assign cnt__h168511 =
	     (def__h163798 < def__h164743) ?
	       x__h168790 - y__h168791 :
	       def__h163798 - def__h164743 ;
  assign cnt__h176009 =
	     (def__h171296 < def__h172241) ?
	       x__h176288 - y__h176289 :
	       def__h171296 - def__h172241 ;
  assign cnt__h17799 =
	     (def__h13086 < def__h14031) ?
	       x__h18078 - y__h18079 :
	       def__h13086 - def__h14031 ;
  assign cnt__h185725 =
	     (def__h181012 < def__h181957) ?
	       x__h186004 - y__h186005 :
	       def__h181012 - def__h181957 ;
  assign cnt__h193223 =
	     (def__h188510 < def__h189455) ?
	       x__h193502 - y__h193503 :
	       def__h188510 - def__h189455 ;
  assign cnt__h255714 =
	     (def__h251116 < def__h252061) ?
	       x__h255993 - y__h255994 :
	       def__h251116 - def__h252061 ;
  assign cnt__h27518 =
	     (def__h22805 < def__h23750) ?
	       x__h27797 - y__h27798 :
	       def__h22805 - def__h23750 ;
  assign cnt__h292557 =
	     (def__h287844 < def__h288789) ?
	       x__h292836 - y__h292837 :
	       def__h287844 - def__h288789 ;
  assign cnt__h300055 =
	     (def__h295342 < def__h296287) ?
	       x__h300334 - y__h300335 :
	       def__h295342 - def__h296287 ;
  assign cnt__h309771 =
	     (def__h305058 < def__h306003) ?
	       x__h310050 - y__h310051 :
	       def__h305058 - def__h306003 ;
  assign cnt__h317269 =
	     (def__h312556 < def__h313501) ?
	       x__h317548 - y__h317549 :
	       def__h312556 - def__h313501 ;
  assign cnt__h326985 =
	     (def__h322272 < def__h323217) ?
	       x__h327264 - y__h327265 :
	       def__h322272 - def__h323217 ;
  assign cnt__h334483 =
	     (def__h329770 < def__h330715) ?
	       x__h334762 - y__h334763 :
	       def__h329770 - def__h330715 ;
  assign cnt__h35016 =
	     (def__h30303 < def__h31248) ?
	       x__h35295 - y__h35296 :
	       def__h30303 - def__h31248 ;
  assign cnt__h396974 =
	     (def__h392376 < def__h393321) ?
	       x__h397253 - y__h397254 :
	       def__h392376 - def__h393321 ;
  assign cnt__h433817 =
	     (def__h429104 < def__h430049) ?
	       x__h434096 - y__h434097 :
	       def__h429104 - def__h430049 ;
  assign cnt__h441315 =
	     (def__h436602 < def__h437547) ?
	       x__h441594 - y__h441595 :
	       def__h436602 - def__h437547 ;
  assign cnt__h44732 =
	     (def__h40019 < def__h40964) ?
	       x__h45011 - y__h45012 :
	       def__h40019 - def__h40964 ;
  assign cnt__h451031 =
	     (def__h446318 < def__h447263) ?
	       x__h451310 - y__h451311 :
	       def__h446318 - def__h447263 ;
  assign cnt__h458529 =
	     (def__h453816 < def__h454761) ?
	       x__h458808 - y__h458809 :
	       def__h453816 - def__h454761 ;
  assign cnt__h468245 =
	     (def__h463532 < def__h464477) ?
	       x__h468524 - y__h468525 :
	       def__h463532 - def__h464477 ;
  assign cnt__h475743 =
	     (def__h471030 < def__h471975) ?
	       x__h476022 - y__h476023 :
	       def__h471030 - def__h471975 ;
  assign cnt__h52230 =
	     (def__h47517 < def__h48462) ?
	       x__h52509 - y__h52510 :
	       def__h47517 - def__h48462 ;
  assign cnt__h538234 =
	     (def__h533636 < def__h534581) ?
	       x__h538513 - y__h538514 :
	       def__h533636 - def__h534581 ;
  assign def__h106485 =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo ?
	       nodeVector_0_flitToPacket_packetFifo_fifo_enqP_wires$wget :
	       nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r ;
  assign def__h110128 =
	     nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
	       nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_wires$wget :
	       nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_r ;
  assign def__h111073 =
	     nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_wires$whas ?
	       nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_wires$wget :
	       nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_r ;
  assign def__h13086 =
	     nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_wires$wget :
	       nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_r ;
  assign def__h14031 =
	     nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_wires$whas ?
	       nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_wires$wget :
	       nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r ;
  assign def__h142476 =
	     CAN_FIRE_RL_nodeVector_1_packetToFlit_enqFlit ?
	       nodeVector_1_packetToFlit_flitFifo_enqP_wires$wget :
	       nodeVector_1_packetToFlit_flitFifo_enqP_r ;
  assign def__h146584 =
	     nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_wires$wget :
	       nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_r ;
  assign def__h147529 =
	     nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_wires$whas ?
	       nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_wires$wget :
	       nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r ;
  assign def__h1480 =
	     CAN_FIRE_RL_nodeVector_0_packetToFlit_enqFlit ?
	       nodeVector_0_packetToFlit_flitFifo_enqP_wires$wget :
	       nodeVector_0_packetToFlit_flitFifo_enqP_r ;
  assign def__h154082 =
	     nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_wires$wget :
	       nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_r ;
  assign def__h155027 =
	     nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_wires$whas ?
	       nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_wires$wget :
	       nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r ;
  assign def__h163798 =
	     nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_wires$wget :
	       nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_r ;
  assign def__h164743 =
	     nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_wires$whas ?
	       nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_wires$wget :
	       nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r ;
  assign def__h171296 =
	     nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_wires$wget :
	       nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_r ;
  assign def__h172241 =
	     nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_wires$whas ?
	       nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_wires$wget :
	       nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r ;
  assign def__h181012 =
	     nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_wires$wget :
	       nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_r ;
  assign def__h181957 =
	     nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_wires$whas ?
	       nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_wires$wget :
	       nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r ;
  assign def__h188510 =
	     nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_wires$wget :
	       nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_r ;
  assign def__h189455 =
	     nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_wires$whas ?
	       nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_wires$wget :
	       nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r ;
  assign def__h22805 =
	     nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_wires$wget :
	       nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_r ;
  assign def__h23750 =
	     nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_wires$whas ?
	       nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_wires$wget :
	       nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r ;
  assign def__h247473 =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo ?
	       nodeVector_1_flitToPacket_packetFifo_fifo_enqP_wires$wget :
	       nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r ;
  assign def__h251116 =
	     nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
	       nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_wires$wget :
	       nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_r ;
  assign def__h252061 =
	     nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_wires$whas ?
	       nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_wires$wget :
	       nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_r ;
  assign def__h283736 =
	     CAN_FIRE_RL_nodeVector_2_packetToFlit_enqFlit ?
	       nodeVector_2_packetToFlit_flitFifo_enqP_wires$wget :
	       nodeVector_2_packetToFlit_flitFifo_enqP_r ;
  assign def__h287844 =
	     nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_wires$wget :
	       nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_r ;
  assign def__h288789 =
	     nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_wires$whas ?
	       nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_wires$wget :
	       nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r ;
  assign def__h295342 =
	     nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_wires$wget :
	       nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_r ;
  assign def__h296287 =
	     nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_wires$whas ?
	       nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_wires$wget :
	       nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r ;
  assign def__h30303 =
	     nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_wires$wget :
	       nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_r ;
  assign def__h305058 =
	     nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_wires$wget :
	       nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_r ;
  assign def__h306003 =
	     nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_wires$whas ?
	       nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_wires$wget :
	       nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r ;
  assign def__h31248 =
	     nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_wires$whas ?
	       nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_wires$wget :
	       nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r ;
  assign def__h312556 =
	     nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_wires$wget :
	       nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_r ;
  assign def__h313501 =
	     nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_wires$whas ?
	       nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_wires$wget :
	       nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r ;
  assign def__h322272 =
	     nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_wires$wget :
	       nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_r ;
  assign def__h323217 =
	     nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_wires$whas ?
	       nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_wires$wget :
	       nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r ;
  assign def__h329770 =
	     nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_wires$wget :
	       nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_r ;
  assign def__h330715 =
	     nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_wires$whas ?
	       nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_wires$wget :
	       nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r ;
  assign def__h388733 =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo ?
	       nodeVector_2_flitToPacket_packetFifo_fifo_enqP_wires$wget :
	       nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r ;
  assign def__h392376 =
	     nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
	       nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_wires$wget :
	       nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_r ;
  assign def__h393321 =
	     nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_wires$whas ?
	       nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_wires$wget :
	       nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_r ;
  assign def__h40019 =
	     nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_wires$wget :
	       nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_r ;
  assign def__h40964 =
	     nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_wires$whas ?
	       nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_wires$wget :
	       nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r ;
  assign def__h424996 =
	     CAN_FIRE_RL_nodeVector_3_packetToFlit_enqFlit ?
	       nodeVector_3_packetToFlit_flitFifo_enqP_wires$wget :
	       nodeVector_3_packetToFlit_flitFifo_enqP_r ;
  assign def__h429104 =
	     nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_wires$wget :
	       nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_r ;
  assign def__h430049 =
	     nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_wires$whas ?
	       nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_wires$wget :
	       nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r ;
  assign def__h436602 =
	     nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_wires$wget :
	       nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_r ;
  assign def__h437547 =
	     nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_wires$whas ?
	       nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_wires$wget :
	       nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r ;
  assign def__h446318 =
	     nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_wires$wget :
	       nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_r ;
  assign def__h447263 =
	     nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_wires$whas ?
	       nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_wires$wget :
	       nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r ;
  assign def__h453816 =
	     nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_wires$wget :
	       nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_r ;
  assign def__h454761 =
	     nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_wires$whas ?
	       nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_wires$wget :
	       nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r ;
  assign def__h463532 =
	     nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_wires$wget :
	       nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_r ;
  assign def__h464477 =
	     nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_wires$whas ?
	       nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_wires$wget :
	       nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r ;
  assign def__h471030 =
	     nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_wires$wget :
	       nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_r ;
  assign def__h471975 =
	     nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_wires$whas ?
	       nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_wires$wget :
	       nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r ;
  assign def__h47517 =
	     nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_wires$whas ?
	       nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_wires$wget :
	       nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_r ;
  assign def__h48462 =
	     nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_wires$whas ?
	       nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_wires$wget :
	       nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r ;
  assign def__h529993 =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo ?
	       nodeVector_3_flitToPacket_packetFifo_fifo_enqP_wires$wget :
	       nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r ;
  assign def__h533636 =
	     nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_wires$whas ?
	       nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_wires$wget :
	       nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_r ;
  assign def__h534581 =
	     nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_wires$whas ?
	       nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_wires$wget :
	       nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_r ;
  assign def__h5588 =
	     nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_wires$whas ?
	       nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_wires$wget :
	       nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_r ;
  assign def__h6533 =
	     nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_wires$whas ?
	       nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_wires$wget :
	       nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r ;
  assign n__read__h131030 =
	     CAN_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_doDeque ?
	       nodeVector_0_flitToPacket_packetFifo_fifo_deqP_wires$wget :
	       nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r ;
  assign n__read__h144209 =
	     CAN_FIRE_RL_nodeVector_1_fromPacket2FlitToVCFifo ?
	       nodeVector_1_packetToFlit_flitFifo_deqP_wires$wget :
	       nodeVector_1_packetToFlit_flitFifo_deqP_r ;
  assign n__read__h272018 =
	     CAN_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_doDeque ?
	       nodeVector_1_flitToPacket_packetFifo_fifo_deqP_wires$wget :
	       nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r ;
  assign n__read__h285469 =
	     CAN_FIRE_RL_nodeVector_2_fromPacket2FlitToVCFifo ?
	       nodeVector_2_packetToFlit_flitFifo_deqP_wires$wget :
	       nodeVector_2_packetToFlit_flitFifo_deqP_r ;
  assign n__read__h3213 =
	     CAN_FIRE_RL_nodeVector_0_fromPacket2FlitToVCFifo ?
	       nodeVector_0_packetToFlit_flitFifo_deqP_wires$wget :
	       nodeVector_0_packetToFlit_flitFifo_deqP_r ;
  assign n__read__h413278 =
	     CAN_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_doDeque ?
	       nodeVector_2_flitToPacket_packetFifo_fifo_deqP_wires$wget :
	       nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r ;
  assign n__read__h426729 =
	     CAN_FIRE_RL_nodeVector_3_fromPacket2FlitToVCFifo ?
	       nodeVector_3_packetToFlit_flitFifo_deqP_wires$wget :
	       nodeVector_3_packetToFlit_flitFifo_deqP_r ;
  assign n__read__h554538 =
	     CAN_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_doDeque ?
	       nodeVector_3_flitToPacket_packetFifo_fifo_deqP_wires$wget :
	       nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r ;
  assign n_pktId__h232913 =
	     nodeVector_1_flitToPacket_cam_wires$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_1_flitToPacket_cam_r[3:0] ;
  assign n_pktId__h233636 =
	     nodeVector_1_flitToPacket_cam_wires_1_1$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_1_flitToPacket_cam_r_1[3:0] ;
  assign n_pktId__h234359 =
	     nodeVector_1_flitToPacket_cam_wires_2$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_1_flitToPacket_cam_r_2[3:0] ;
  assign n_pktId__h235082 =
	     nodeVector_1_flitToPacket_cam_wires_3$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_1_flitToPacket_cam_r_3[3:0] ;
  assign n_pktId__h235805 =
	     nodeVector_1_flitToPacket_cam_wires_4$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_1_flitToPacket_cam_r_4[3:0] ;
  assign n_pktId__h236528 =
	     nodeVector_1_flitToPacket_cam_wires_5$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_1_flitToPacket_cam_r_5[3:0] ;
  assign n_pktId__h237251 =
	     nodeVector_1_flitToPacket_cam_wires_6$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_1_flitToPacket_cam_r_6[3:0] ;
  assign n_pktId__h237974 =
	     nodeVector_1_flitToPacket_cam_wires_7$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_1_flitToPacket_cam_r_7[3:0] ;
  assign n_pktId__h374173 =
	     nodeVector_2_flitToPacket_cam_wires$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_2_flitToPacket_cam_r[3:0] ;
  assign n_pktId__h374896 =
	     nodeVector_2_flitToPacket_cam_wires_1_1$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_2_flitToPacket_cam_r_1[3:0] ;
  assign n_pktId__h375619 =
	     nodeVector_2_flitToPacket_cam_wires_2$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_2_flitToPacket_cam_r_2[3:0] ;
  assign n_pktId__h376342 =
	     nodeVector_2_flitToPacket_cam_wires_3$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_2_flitToPacket_cam_r_3[3:0] ;
  assign n_pktId__h377065 =
	     nodeVector_2_flitToPacket_cam_wires_4$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_2_flitToPacket_cam_r_4[3:0] ;
  assign n_pktId__h377788 =
	     nodeVector_2_flitToPacket_cam_wires_5$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_2_flitToPacket_cam_r_5[3:0] ;
  assign n_pktId__h378511 =
	     nodeVector_2_flitToPacket_cam_wires_6$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_2_flitToPacket_cam_r_6[3:0] ;
  assign n_pktId__h379234 =
	     nodeVector_2_flitToPacket_cam_wires_7$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_2_flitToPacket_cam_r_7[3:0] ;
  assign n_pktId__h515433 =
	     nodeVector_3_flitToPacket_cam_wires$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_3_flitToPacket_cam_r[3:0] ;
  assign n_pktId__h516156 =
	     nodeVector_3_flitToPacket_cam_wires_1_1$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_3_flitToPacket_cam_r_1[3:0] ;
  assign n_pktId__h516879 =
	     nodeVector_3_flitToPacket_cam_wires_2$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_3_flitToPacket_cam_r_2[3:0] ;
  assign n_pktId__h517602 =
	     nodeVector_3_flitToPacket_cam_wires_3$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_3_flitToPacket_cam_r_3[3:0] ;
  assign n_pktId__h518325 =
	     nodeVector_3_flitToPacket_cam_wires_4$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_3_flitToPacket_cam_r_4[3:0] ;
  assign n_pktId__h519048 =
	     nodeVector_3_flitToPacket_cam_wires_5$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_3_flitToPacket_cam_r_5[3:0] ;
  assign n_pktId__h519771 =
	     nodeVector_3_flitToPacket_cam_wires_6$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_3_flitToPacket_cam_r_6[3:0] ;
  assign n_pktId__h520494 =
	     nodeVector_3_flitToPacket_cam_wires_7$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_3_flitToPacket_cam_r_7[3:0] ;
  assign n_pktId__h91925 =
	     nodeVector_0_flitToPacket_cam_wires$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_0_flitToPacket_cam_r[3:0] ;
  assign n_pktId__h92648 =
	     nodeVector_0_flitToPacket_cam_wires_1_1$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_0_flitToPacket_cam_r_1[3:0] ;
  assign n_pktId__h93371 =
	     nodeVector_0_flitToPacket_cam_wires_2$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_0_flitToPacket_cam_r_2[3:0] ;
  assign n_pktId__h94094 =
	     nodeVector_0_flitToPacket_cam_wires_3$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_0_flitToPacket_cam_r_3[3:0] ;
  assign n_pktId__h94817 =
	     nodeVector_0_flitToPacket_cam_wires_4$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_0_flitToPacket_cam_r_4[3:0] ;
  assign n_pktId__h95540 =
	     nodeVector_0_flitToPacket_cam_wires_5$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_0_flitToPacket_cam_r_5[3:0] ;
  assign n_pktId__h96263 =
	     nodeVector_0_flitToPacket_cam_wires_6$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_0_flitToPacket_cam_r_6[3:0] ;
  assign n_pktId__h96986 =
	     nodeVector_0_flitToPacket_cam_wires_7$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget[3:0] :
	       nodeVector_0_flitToPacket_cam_r_7[3:0] ;
  assign n_src__h232912 =
	     nodeVector_1_flitToPacket_cam_wires$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_1_flitToPacket_cam_r[5:4] ;
  assign n_src__h233635 =
	     nodeVector_1_flitToPacket_cam_wires_1_1$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_1_flitToPacket_cam_r_1[5:4] ;
  assign n_src__h234358 =
	     nodeVector_1_flitToPacket_cam_wires_2$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_1_flitToPacket_cam_r_2[5:4] ;
  assign n_src__h235081 =
	     nodeVector_1_flitToPacket_cam_wires_3$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_1_flitToPacket_cam_r_3[5:4] ;
  assign n_src__h235804 =
	     nodeVector_1_flitToPacket_cam_wires_4$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_1_flitToPacket_cam_r_4[5:4] ;
  assign n_src__h236527 =
	     nodeVector_1_flitToPacket_cam_wires_5$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_1_flitToPacket_cam_r_5[5:4] ;
  assign n_src__h237250 =
	     nodeVector_1_flitToPacket_cam_wires_6$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_1_flitToPacket_cam_r_6[5:4] ;
  assign n_src__h237973 =
	     nodeVector_1_flitToPacket_cam_wires_7$whas ?
	       nodeVector_1_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_1_flitToPacket_cam_r_7[5:4] ;
  assign n_src__h374172 =
	     nodeVector_2_flitToPacket_cam_wires$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_2_flitToPacket_cam_r[5:4] ;
  assign n_src__h374895 =
	     nodeVector_2_flitToPacket_cam_wires_1_1$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_2_flitToPacket_cam_r_1[5:4] ;
  assign n_src__h375618 =
	     nodeVector_2_flitToPacket_cam_wires_2$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_2_flitToPacket_cam_r_2[5:4] ;
  assign n_src__h376341 =
	     nodeVector_2_flitToPacket_cam_wires_3$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_2_flitToPacket_cam_r_3[5:4] ;
  assign n_src__h377064 =
	     nodeVector_2_flitToPacket_cam_wires_4$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_2_flitToPacket_cam_r_4[5:4] ;
  assign n_src__h377787 =
	     nodeVector_2_flitToPacket_cam_wires_5$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_2_flitToPacket_cam_r_5[5:4] ;
  assign n_src__h378510 =
	     nodeVector_2_flitToPacket_cam_wires_6$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_2_flitToPacket_cam_r_6[5:4] ;
  assign n_src__h379233 =
	     nodeVector_2_flitToPacket_cam_wires_7$whas ?
	       nodeVector_2_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_2_flitToPacket_cam_r_7[5:4] ;
  assign n_src__h515432 =
	     nodeVector_3_flitToPacket_cam_wires$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_3_flitToPacket_cam_r[5:4] ;
  assign n_src__h516155 =
	     nodeVector_3_flitToPacket_cam_wires_1_1$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_3_flitToPacket_cam_r_1[5:4] ;
  assign n_src__h516878 =
	     nodeVector_3_flitToPacket_cam_wires_2$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_3_flitToPacket_cam_r_2[5:4] ;
  assign n_src__h517601 =
	     nodeVector_3_flitToPacket_cam_wires_3$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_3_flitToPacket_cam_r_3[5:4] ;
  assign n_src__h518324 =
	     nodeVector_3_flitToPacket_cam_wires_4$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_3_flitToPacket_cam_r_4[5:4] ;
  assign n_src__h519047 =
	     nodeVector_3_flitToPacket_cam_wires_5$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_3_flitToPacket_cam_r_5[5:4] ;
  assign n_src__h519770 =
	     nodeVector_3_flitToPacket_cam_wires_6$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_3_flitToPacket_cam_r_6[5:4] ;
  assign n_src__h520493 =
	     nodeVector_3_flitToPacket_cam_wires_7$whas ?
	       nodeVector_3_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_3_flitToPacket_cam_r_7[5:4] ;
  assign n_src__h91924 =
	     nodeVector_0_flitToPacket_cam_wires$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_0_flitToPacket_cam_r[5:4] ;
  assign n_src__h92647 =
	     nodeVector_0_flitToPacket_cam_wires_1_1$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_0_flitToPacket_cam_r_1[5:4] ;
  assign n_src__h93370 =
	     nodeVector_0_flitToPacket_cam_wires_2$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_0_flitToPacket_cam_r_2[5:4] ;
  assign n_src__h94093 =
	     nodeVector_0_flitToPacket_cam_wires_3$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_0_flitToPacket_cam_r_3[5:4] ;
  assign n_src__h94816 =
	     nodeVector_0_flitToPacket_cam_wires_4$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_0_flitToPacket_cam_r_4[5:4] ;
  assign n_src__h95539 =
	     nodeVector_0_flitToPacket_cam_wires_5$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_0_flitToPacket_cam_r_5[5:4] ;
  assign n_src__h96262 =
	     nodeVector_0_flitToPacket_cam_wires_6$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_0_flitToPacket_cam_r_6[5:4] ;
  assign n_src__h96985 =
	     nodeVector_0_flitToPacket_cam_wires_7$whas ?
	       nodeVector_0_flitToPacket_cam_wires$wget[5:4] :
	       nodeVector_0_flitToPacket_cam_r_7[5:4] ;
  assign nodeVector_0_clientVcFifo_arbiter_priority_vec_ETC___d12393 =
	     (nodeVector_0_clientVcFifo_arbiter_priority_vector[0] ||
	      !nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_r &&
	      nodeVector_0_clientVcFifo_arbiter_priority_vector[1]) &&
	     nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_0_clientVcFifo_arbiter_priority_vec_ETC___d12893 =
	     (nodeVector_0_clientVcFifo_arbiter_priority_vector[1] ||
	      !nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_r &&
	      nodeVector_0_clientVcFifo_arbiter_priority_vector[0]) &&
	     nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r_P_ETC__q65 =
	     nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r + 4'd1 ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_r_P_ETC__q64 =
	     nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_r + 4'd1 ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r_P_ETC__q67 =
	     nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r + 4'd1 ;
  assign nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_r_P_ETC__q66 =
	     nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_r + 4'd1 ;
  assign nodeVector_0_crossbar_level0Dn_inPortDn_tagged_ETC___d986 =
	     nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	     (!nodeVector_0_crossbar_level0Dn_outPortUp_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_0_crossbar_rowDnToRowUp) &&
	     (!nodeVector_0_crossbar_level0Dn_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_0_crossbar_rowDnToRowDn) ;
  assign nodeVector_0_crossbar_level0Dn_inPortDn_tagged_ETC__q4 =
	     nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg[20:0] ;
  assign nodeVector_0_crossbar_level0Dn_inPortUp_tagged_ETC__q3 =
	     nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg[20:0] ;
  assign nodeVector_0_crossbar_level0Up_inPortDn_tagged_ETC___d857 =
	     nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[21] &&
	     (!nodeVector_0_crossbar_level0Up_outPortUp_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_0_crossbar_rowUpToRowUp) &&
	     (!nodeVector_0_crossbar_level0Up_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_0_crossbar_rowUpToRowDn) ;
  assign nodeVector_0_crossbar_level0Up_inPortDn_tagged_ETC__q2 =
	     nodeVector_0_crossbar_level0Up_inPortDn_taggedReg[20:0] ;
  assign nodeVector_0_crossbar_level0Up_inPortUp_tagged_ETC__q1 =
	     nodeVector_0_crossbar_level0Up_inPortUp_taggedReg[20:0] ;
  assign nodeVector_0_crossbar_level1Dn_inPortDn_tagged_ETC__q8 =
	     nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg[20:0] ;
  assign nodeVector_0_crossbar_level1Dn_inPortUp_tagged_ETC__q7 =
	     nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg[20:0] ;
  assign nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC___d1115 =
	     nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[21] &&
	     (!nodeVector_0_crossbar_level1Up_outPortUp_taggedReg[21] ||
	      CAN_FIRE_RL_putFlitToNext) &&
	     (!nodeVector_0_crossbar_level1Up_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_getFlitFromNext_3) ;
  assign nodeVector_0_crossbar_level1Up_inPortDn_tagged_ETC__q6 =
	     nodeVector_0_crossbar_level1Up_inPortDn_taggedReg[20:0] ;
  assign nodeVector_0_crossbar_level1Up_inPortUp_tagged_ETC__q5 =
	     nodeVector_0_crossbar_level1Up_inPortUp_taggedReg[20:0] ;
  assign nodeVector_0_downRingVcFifo_arbiter_priority_v_ETC___d12407 =
	     (nodeVector_0_downRingVcFifo_arbiter_priority_vector[0] ||
	      !nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_r &&
	      nodeVector_0_downRingVcFifo_arbiter_priority_vector[1]) &&
	     nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_0_downRingVcFifo_arbiter_priority_v_ETC___d12899 =
	     (nodeVector_0_downRingVcFifo_arbiter_priority_vector[1] ||
	      !nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_r &&
	      nodeVector_0_downRingVcFifo_arbiter_priority_vector[0]) &&
	     nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r_ETC__q73 =
	     nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r + 4'd1 ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_r_ETC__q72 =
	     nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_r + 4'd1 ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r_ETC__q75 =
	     nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r + 4'd1 ;
  assign nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_r_ETC__q74 =
	     nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_r + 4'd1 ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo__ETC__q57 =
	     nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_r + 5'd1 ;
  assign nodeVector_0_flitToPacket_indexPool_indexFifo__ETC__q78 =
	     nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_r + 5'd1 ;
  assign nodeVector_0_flitToPacket_packetFifo_fifo_deqP_ETC__q77 =
	     nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r + 4'd1 ;
  assign nodeVector_0_flitToPacket_packetFifo_fifo_enqP_ETC__q76 =
	     nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r + 4'd1 ;
  assign nodeVector_0_flitToPacket_ramArr_0_serverAdapt_ETC___d12335 =
	     (nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt ^ 3'h4) <
	     3'd7 ;
  assign nodeVector_0_flitToPacket_ramArr_0_serverAdapt_ETC___d1801 =
	     nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt +
	     (nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt_1$whas ?
		3'd1 :
		3'd0) +
	     (CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo ?
		3'd7 :
		3'd0) ;
  assign nodeVector_0_flitToPacket_ramArr_1_serverAdapt_ETC___d12336 =
	     (nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt ^ 3'h4) <
	     3'd7 ;
  assign nodeVector_0_flitToPacket_ramArr_1_serverAdapt_ETC___d1860 =
	     nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt +
	     (nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt_1$whas ?
		3'd1 :
		3'd0) +
	     (CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo ?
		3'd7 :
		3'd0) ;
  assign nodeVector_0_flitToPacket_ramArr_1_serverAdapt_ETC___d2253 =
	     (nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N ||
	      nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas) &&
	     (nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N ||
	      nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas) &&
	     nodeVector_0_flitToPacket_stage3$EMPTY_N &&
	     IF_nodeVector_0_flitToPacket_packetFifo_fifo_e_ETC___d2250 ;
  assign nodeVector_0_flitToPacket_ramArr_2_serverAdapt_ETC___d12337 =
	     (nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt ^ 3'h4) <
	     3'd7 ;
  assign nodeVector_0_flitToPacket_ramArr_2_serverAdapt_ETC___d1919 =
	     nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt +
	     (nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt_1$whas ?
		3'd1 :
		3'd0) +
	     (CAN_FIRE_RL_nodeVector_0_flitToPacket_cycle3WriteToPackeFifo ?
		3'd7 :
		3'd0) ;
  assign nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12938 =
	     nodeVector_0_flitToPacket_stage1$D_OUT[18:17] == n_src__h96985 ;
  assign nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12939 =
	     nodeVector_0_flitToPacket_stage1$D_OUT[18:17] == n_src__h96262 ;
  assign nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12940 =
	     nodeVector_0_flitToPacket_stage1$D_OUT[18:17] == n_src__h95539 ;
  assign nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12941 =
	     nodeVector_0_flitToPacket_stage1$D_OUT[18:17] == n_src__h94816 ;
  assign nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12942 =
	     nodeVector_0_flitToPacket_stage1$D_OUT[18:17] == n_src__h94093 ;
  assign nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12943 =
	     nodeVector_0_flitToPacket_stage1$D_OUT[18:17] == n_src__h93370 ;
  assign nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12944 =
	     nodeVector_0_flitToPacket_stage1$D_OUT[18:17] == n_src__h92647 ;
  assign nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d12945 =
	     nodeVector_0_flitToPacket_stage1$D_OUT[18:17] == n_src__h91924 ;
  assign nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14421 =
	     nodeVector_0_flitToPacket_stage1$D_OUT[12:9] == n_pktId__h91925 ;
  assign nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14422 =
	     nodeVector_0_flitToPacket_stage1$D_OUT[12:9] == n_pktId__h92648 ;
  assign nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14423 =
	     nodeVector_0_flitToPacket_stage1$D_OUT[12:9] == n_pktId__h93371 ;
  assign nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14424 =
	     nodeVector_0_flitToPacket_stage1$D_OUT[12:9] == n_pktId__h94094 ;
  assign nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14425 =
	     nodeVector_0_flitToPacket_stage1$D_OUT[12:9] == n_pktId__h94817 ;
  assign nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14426 =
	     nodeVector_0_flitToPacket_stage1$D_OUT[12:9] == n_pktId__h95540 ;
  assign nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14427 =
	     nodeVector_0_flitToPacket_stage1$D_OUT[12:9] == n_pktId__h96263 ;
  assign nodeVector_0_flitToPacket_stage1_first__949_BI_ETC___d14428 =
	     nodeVector_0_flitToPacket_stage1$D_OUT[12:9] == n_pktId__h96986 ;
  assign nodeVector_0_flitToPacket_stage2_i_notEmpty__1_ETC___d2186 =
	     nodeVector_0_flitToPacket_stage2$EMPTY_N &&
	     (nodeVector_0_flitToPacket_stage2$D_OUT[5] ?
		IF_nodeVector_0_flitToPacket_stage2_first__164_ETC___d2184 :
		nodeVector_0_flitToPacket_ramArr_0_serverAdapt_ETC___d12335) ;
  assign nodeVector_0_packetToFlit_flitFifo_deqP_r_PLUS_1__q62 =
	     nodeVector_0_packetToFlit_flitFifo_deqP_r + 4'd1 ;
  assign nodeVector_0_packetToFlit_flitFifo_enqP_r_PLUS_1__q61 =
	     nodeVector_0_packetToFlit_flitFifo_enqP_r + 4'd1 ;
  assign nodeVector_0_upRingVcFifo_arbiter_priority_vec_ETC___d12400 =
	     (nodeVector_0_upRingVcFifo_arbiter_priority_vector[0] ||
	      !nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_r &&
	      nodeVector_0_upRingVcFifo_arbiter_priority_vector[1]) &&
	     nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_0_upRingVcFifo_arbiter_priority_vec_ETC___d12896 =
	     (nodeVector_0_upRingVcFifo_arbiter_priority_vector[1] ||
	      !nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_r &&
	      nodeVector_0_upRingVcFifo_arbiter_priority_vector[0]) &&
	     nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r_P_ETC__q69 =
	     nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r + 4'd1 ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_r_P_ETC__q68 =
	     nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_r + 4'd1 ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r_P_ETC__q71 =
	     nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r + 4'd1 ;
  assign nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_r_P_ETC__q70 =
	     nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_r + 4'd1 ;
  assign nodeVector_1_clientVcFifo_arbiter_priority_vec_ETC___d12516 =
	     (nodeVector_1_clientVcFifo_arbiter_priority_vector[0] ||
	      !nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_r &&
	      nodeVector_1_clientVcFifo_arbiter_priority_vector[1]) &&
	     nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_1_clientVcFifo_arbiter_priority_vec_ETC___d12949 =
	     (nodeVector_1_clientVcFifo_arbiter_priority_vector[1] ||
	      !nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_r &&
	      nodeVector_1_clientVcFifo_arbiter_priority_vector[0]) &&
	     nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r_P_ETC__q83 =
	     nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r + 4'd1 ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_r_P_ETC__q82 =
	     nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_r + 4'd1 ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r_P_ETC__q85 =
	     nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r + 4'd1 ;
  assign nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_r_P_ETC__q84 =
	     nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_r + 4'd1 ;
  assign nodeVector_1_crossbar_level0Dn_inPortDn_tagged_ETC___d3887 =
	     nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	     (!nodeVector_1_crossbar_level0Dn_outPortUp_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_1_crossbar_rowDnToRowUp) &&
	     (!nodeVector_1_crossbar_level0Dn_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_1_crossbar_rowDnToRowDn) ;
  assign nodeVector_1_crossbar_level0Dn_inPortDn_tagged_ETC__q12 =
	     nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg[20:0] ;
  assign nodeVector_1_crossbar_level0Dn_inPortUp_tagged_ETC__q11 =
	     nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg[20:0] ;
  assign nodeVector_1_crossbar_level0Up_inPortDn_tagged_ETC___d3758 =
	     nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[21] &&
	     (!nodeVector_1_crossbar_level0Up_outPortUp_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_1_crossbar_rowUpToRowUp) &&
	     (!nodeVector_1_crossbar_level0Up_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_1_crossbar_rowUpToRowDn) ;
  assign nodeVector_1_crossbar_level0Up_inPortDn_tagged_ETC__q10 =
	     nodeVector_1_crossbar_level0Up_inPortDn_taggedReg[20:0] ;
  assign nodeVector_1_crossbar_level0Up_inPortUp_tagged_ETC__q9 =
	     nodeVector_1_crossbar_level0Up_inPortUp_taggedReg[20:0] ;
  assign nodeVector_1_crossbar_level1Dn_inPortDn_tagged_ETC__q16 =
	     nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg[20:0] ;
  assign nodeVector_1_crossbar_level1Dn_inPortUp_tagged_ETC__q15 =
	     nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg[20:0] ;
  assign nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC___d4016 =
	     nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[21] &&
	     (!nodeVector_1_crossbar_level1Up_outPortUp_taggedReg[21] ||
	      CAN_FIRE_RL_putFlitToNext_1) &&
	     (!nodeVector_1_crossbar_level1Up_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_getFlitFromNext) ;
  assign nodeVector_1_crossbar_level1Up_inPortDn_tagged_ETC__q14 =
	     nodeVector_1_crossbar_level1Up_inPortDn_taggedReg[20:0] ;
  assign nodeVector_1_crossbar_level1Up_inPortUp_tagged_ETC__q13 =
	     nodeVector_1_crossbar_level1Up_inPortUp_taggedReg[20:0] ;
  assign nodeVector_1_downRingVcFifo_arbiter_priority_v_ETC___d12530 =
	     (nodeVector_1_downRingVcFifo_arbiter_priority_vector[0] ||
	      !nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_r &&
	      nodeVector_1_downRingVcFifo_arbiter_priority_vector[1]) &&
	     nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_1_downRingVcFifo_arbiter_priority_v_ETC___d12955 =
	     (nodeVector_1_downRingVcFifo_arbiter_priority_vector[1] ||
	      !nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_r &&
	      nodeVector_1_downRingVcFifo_arbiter_priority_vector[0]) &&
	     nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r_ETC__q91 =
	     nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r + 4'd1 ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_r_ETC__q90 =
	     nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_r + 4'd1 ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r_ETC__q93 =
	     nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r + 4'd1 ;
  assign nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_r_ETC__q92 =
	     nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_r + 4'd1 ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo__ETC__q58 =
	     nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_r + 5'd1 ;
  assign nodeVector_1_flitToPacket_indexPool_indexFifo__ETC__q96 =
	     nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_r + 5'd1 ;
  assign nodeVector_1_flitToPacket_packetFifo_fifo_deqP_ETC__q95 =
	     nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r + 4'd1 ;
  assign nodeVector_1_flitToPacket_packetFifo_fifo_enqP_ETC__q94 =
	     nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r + 4'd1 ;
  assign nodeVector_1_flitToPacket_ramArr_0_serverAdapt_ETC___d12338 =
	     (nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt ^ 3'h4) <
	     3'd7 ;
  assign nodeVector_1_flitToPacket_ramArr_0_serverAdapt_ETC___d4701 =
	     nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt +
	     (nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt_1$whas ?
		3'd1 :
		3'd0) +
	     (CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo ?
		3'd7 :
		3'd0) ;
  assign nodeVector_1_flitToPacket_ramArr_1_serverAdapt_ETC___d12339 =
	     (nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt ^ 3'h4) <
	     3'd7 ;
  assign nodeVector_1_flitToPacket_ramArr_1_serverAdapt_ETC___d4760 =
	     nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt +
	     (nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt_1$whas ?
		3'd1 :
		3'd0) +
	     (CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo ?
		3'd7 :
		3'd0) ;
  assign nodeVector_1_flitToPacket_ramArr_1_serverAdapt_ETC___d5153 =
	     (nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N ||
	      nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas) &&
	     (nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N ||
	      nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas) &&
	     nodeVector_1_flitToPacket_stage3$EMPTY_N &&
	     IF_nodeVector_1_flitToPacket_packetFifo_fifo_e_ETC___d5150 ;
  assign nodeVector_1_flitToPacket_ramArr_2_serverAdapt_ETC___d12340 =
	     (nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt ^ 3'h4) <
	     3'd7 ;
  assign nodeVector_1_flitToPacket_ramArr_2_serverAdapt_ETC___d4819 =
	     nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt +
	     (nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt_1$whas ?
		3'd1 :
		3'd0) +
	     (CAN_FIRE_RL_nodeVector_1_flitToPacket_cycle3WriteToPackeFifo ?
		3'd7 :
		3'd0) ;
  assign nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12994 =
	     nodeVector_1_flitToPacket_stage1$D_OUT[18:17] == n_src__h237973 ;
  assign nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12995 =
	     nodeVector_1_flitToPacket_stage1$D_OUT[18:17] == n_src__h237250 ;
  assign nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12996 =
	     nodeVector_1_flitToPacket_stage1$D_OUT[18:17] == n_src__h236527 ;
  assign nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12997 =
	     nodeVector_1_flitToPacket_stage1$D_OUT[18:17] == n_src__h235804 ;
  assign nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12998 =
	     nodeVector_1_flitToPacket_stage1$D_OUT[18:17] == n_src__h235081 ;
  assign nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d12999 =
	     nodeVector_1_flitToPacket_stage1$D_OUT[18:17] == n_src__h234358 ;
  assign nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d13000 =
	     nodeVector_1_flitToPacket_stage1$D_OUT[18:17] == n_src__h233635 ;
  assign nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d13001 =
	     nodeVector_1_flitToPacket_stage1$D_OUT[18:17] == n_src__h232912 ;
  assign nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14461 =
	     nodeVector_1_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h232913 ;
  assign nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14462 =
	     nodeVector_1_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h233636 ;
  assign nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14463 =
	     nodeVector_1_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h234359 ;
  assign nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14464 =
	     nodeVector_1_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h235082 ;
  assign nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14465 =
	     nodeVector_1_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h235805 ;
  assign nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14466 =
	     nodeVector_1_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h236528 ;
  assign nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14467 =
	     nodeVector_1_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h237251 ;
  assign nodeVector_1_flitToPacket_stage1_first__849_BI_ETC___d14468 =
	     nodeVector_1_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h237974 ;
  assign nodeVector_1_flitToPacket_stage2_i_notEmpty__0_ETC___d5086 =
	     nodeVector_1_flitToPacket_stage2$EMPTY_N &&
	     (nodeVector_1_flitToPacket_stage2$D_OUT[5] ?
		IF_nodeVector_1_flitToPacket_stage2_first__064_ETC___d5084 :
		nodeVector_1_flitToPacket_ramArr_0_serverAdapt_ETC___d12338) ;
  assign nodeVector_1_packetToFlit_flitFifo_deqP_r_PLUS_1__q80 =
	     nodeVector_1_packetToFlit_flitFifo_deqP_r + 4'd1 ;
  assign nodeVector_1_packetToFlit_flitFifo_enqP_r_PLUS_1__q79 =
	     nodeVector_1_packetToFlit_flitFifo_enqP_r + 4'd1 ;
  assign nodeVector_1_upRingVcFifo_arbiter_priority_vec_ETC___d12523 =
	     (nodeVector_1_upRingVcFifo_arbiter_priority_vector[0] ||
	      !nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_r &&
	      nodeVector_1_upRingVcFifo_arbiter_priority_vector[1]) &&
	     nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_1_upRingVcFifo_arbiter_priority_vec_ETC___d12952 =
	     (nodeVector_1_upRingVcFifo_arbiter_priority_vector[1] ||
	      !nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_r &&
	      nodeVector_1_upRingVcFifo_arbiter_priority_vector[0]) &&
	     nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r_P_ETC__q87 =
	     nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r + 4'd1 ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_r_P_ETC__q86 =
	     nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_r + 4'd1 ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r_P_ETC__q89 =
	     nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r + 4'd1 ;
  assign nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_r_P_ETC__q88 =
	     nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_r + 4'd1 ;
  assign nodeVector_2_clientVcFifo_arbiter_priority_vec_ETC___d12639 =
	     (nodeVector_2_clientVcFifo_arbiter_priority_vector[0] ||
	      !nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_r &&
	      nodeVector_2_clientVcFifo_arbiter_priority_vector[1]) &&
	     nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_2_clientVcFifo_arbiter_priority_vec_ETC___d13005 =
	     (nodeVector_2_clientVcFifo_arbiter_priority_vector[1] ||
	      !nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_r &&
	      nodeVector_2_clientVcFifo_arbiter_priority_vector[0]) &&
	     nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r_P_ETC__q101 =
	     nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r + 4'd1 ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_r_P_ETC__q100 =
	     nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_r + 4'd1 ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r_P_ETC__q103 =
	     nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r + 4'd1 ;
  assign nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_r_P_ETC__q102 =
	     nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_r + 4'd1 ;
  assign nodeVector_2_crossbar_level0Dn_inPortDn_tagged_ETC___d6787 =
	     nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	     (!nodeVector_2_crossbar_level0Dn_outPortUp_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_2_crossbar_rowDnToRowUp) &&
	     (!nodeVector_2_crossbar_level0Dn_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_2_crossbar_rowDnToRowDn) ;
  assign nodeVector_2_crossbar_level0Dn_inPortDn_tagged_ETC__q20 =
	     nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg[20:0] ;
  assign nodeVector_2_crossbar_level0Dn_inPortUp_tagged_ETC__q19 =
	     nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg[20:0] ;
  assign nodeVector_2_crossbar_level0Up_inPortDn_tagged_ETC___d6658 =
	     nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[21] &&
	     (!nodeVector_2_crossbar_level0Up_outPortUp_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_2_crossbar_rowUpToRowUp) &&
	     (!nodeVector_2_crossbar_level0Up_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_2_crossbar_rowUpToRowDn) ;
  assign nodeVector_2_crossbar_level0Up_inPortDn_tagged_ETC__q18 =
	     nodeVector_2_crossbar_level0Up_inPortDn_taggedReg[20:0] ;
  assign nodeVector_2_crossbar_level0Up_inPortUp_tagged_ETC__q17 =
	     nodeVector_2_crossbar_level0Up_inPortUp_taggedReg[20:0] ;
  assign nodeVector_2_crossbar_level1Dn_inPortDn_tagged_ETC__q24 =
	     nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg[20:0] ;
  assign nodeVector_2_crossbar_level1Dn_inPortUp_tagged_ETC__q23 =
	     nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg[20:0] ;
  assign nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC___d6916 =
	     nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[21] &&
	     (!nodeVector_2_crossbar_level1Up_outPortUp_taggedReg[21] ||
	      CAN_FIRE_RL_putFlitToNext_2) &&
	     (!nodeVector_2_crossbar_level1Up_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_getFlitFromNext_1) ;
  assign nodeVector_2_crossbar_level1Up_inPortDn_tagged_ETC__q22 =
	     nodeVector_2_crossbar_level1Up_inPortDn_taggedReg[20:0] ;
  assign nodeVector_2_crossbar_level1Up_inPortUp_tagged_ETC__q21 =
	     nodeVector_2_crossbar_level1Up_inPortUp_taggedReg[20:0] ;
  assign nodeVector_2_downRingVcFifo_arbiter_priority_v_ETC___d12653 =
	     (nodeVector_2_downRingVcFifo_arbiter_priority_vector[0] ||
	      !nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_r &&
	      nodeVector_2_downRingVcFifo_arbiter_priority_vector[1]) &&
	     nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_2_downRingVcFifo_arbiter_priority_v_ETC___d13011 =
	     (nodeVector_2_downRingVcFifo_arbiter_priority_vector[1] ||
	      !nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_r &&
	      nodeVector_2_downRingVcFifo_arbiter_priority_vector[0]) &&
	     nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r_ETC__q109 =
	     nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r + 4'd1 ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_r_ETC__q108 =
	     nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_r + 4'd1 ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r_ETC__q111 =
	     nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r + 4'd1 ;
  assign nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_r_ETC__q110 =
	     nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_r + 4'd1 ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo__ETC__q114 =
	     nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_r + 5'd1 ;
  assign nodeVector_2_flitToPacket_indexPool_indexFifo__ETC__q59 =
	     nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_r + 5'd1 ;
  assign nodeVector_2_flitToPacket_packetFifo_fifo_deqP_ETC__q113 =
	     nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r + 4'd1 ;
  assign nodeVector_2_flitToPacket_packetFifo_fifo_enqP_ETC__q112 =
	     nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r + 4'd1 ;
  assign nodeVector_2_flitToPacket_ramArr_0_serverAdapt_ETC___d12341 =
	     (nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt ^ 3'h4) <
	     3'd7 ;
  assign nodeVector_2_flitToPacket_ramArr_0_serverAdapt_ETC___d7601 =
	     nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt +
	     (nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt_1$whas ?
		3'd1 :
		3'd0) +
	     (CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo ?
		3'd7 :
		3'd0) ;
  assign nodeVector_2_flitToPacket_ramArr_1_serverAdapt_ETC___d12342 =
	     (nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt ^ 3'h4) <
	     3'd7 ;
  assign nodeVector_2_flitToPacket_ramArr_1_serverAdapt_ETC___d7660 =
	     nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt +
	     (nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt_1$whas ?
		3'd1 :
		3'd0) +
	     (CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo ?
		3'd7 :
		3'd0) ;
  assign nodeVector_2_flitToPacket_ramArr_1_serverAdapt_ETC___d8053 =
	     (nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N ||
	      nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas) &&
	     (nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N ||
	      nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas) &&
	     nodeVector_2_flitToPacket_stage3$EMPTY_N &&
	     IF_nodeVector_2_flitToPacket_packetFifo_fifo_e_ETC___d8050 ;
  assign nodeVector_2_flitToPacket_ramArr_2_serverAdapt_ETC___d12343 =
	     (nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt ^ 3'h4) <
	     3'd7 ;
  assign nodeVector_2_flitToPacket_ramArr_2_serverAdapt_ETC___d7719 =
	     nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt +
	     (nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt_1$whas ?
		3'd1 :
		3'd0) +
	     (CAN_FIRE_RL_nodeVector_2_flitToPacket_cycle3WriteToPackeFifo ?
		3'd7 :
		3'd0) ;
  assign nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13050 =
	     nodeVector_2_flitToPacket_stage1$D_OUT[18:17] == n_src__h379233 ;
  assign nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13051 =
	     nodeVector_2_flitToPacket_stage1$D_OUT[18:17] == n_src__h378510 ;
  assign nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13052 =
	     nodeVector_2_flitToPacket_stage1$D_OUT[18:17] == n_src__h377787 ;
  assign nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13053 =
	     nodeVector_2_flitToPacket_stage1$D_OUT[18:17] == n_src__h377064 ;
  assign nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13054 =
	     nodeVector_2_flitToPacket_stage1$D_OUT[18:17] == n_src__h376341 ;
  assign nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13055 =
	     nodeVector_2_flitToPacket_stage1$D_OUT[18:17] == n_src__h375618 ;
  assign nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13056 =
	     nodeVector_2_flitToPacket_stage1$D_OUT[18:17] == n_src__h374895 ;
  assign nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d13057 =
	     nodeVector_2_flitToPacket_stage1$D_OUT[18:17] == n_src__h374172 ;
  assign nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14501 =
	     nodeVector_2_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h374173 ;
  assign nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14502 =
	     nodeVector_2_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h374896 ;
  assign nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14503 =
	     nodeVector_2_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h375619 ;
  assign nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14504 =
	     nodeVector_2_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h376342 ;
  assign nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14505 =
	     nodeVector_2_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h377065 ;
  assign nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14506 =
	     nodeVector_2_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h377788 ;
  assign nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14507 =
	     nodeVector_2_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h378511 ;
  assign nodeVector_2_flitToPacket_stage1_first__749_BI_ETC___d14508 =
	     nodeVector_2_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h379234 ;
  assign nodeVector_2_flitToPacket_stage2_i_notEmpty__9_ETC___d7986 =
	     nodeVector_2_flitToPacket_stage2$EMPTY_N &&
	     (nodeVector_2_flitToPacket_stage2$D_OUT[5] ?
		IF_nodeVector_2_flitToPacket_stage2_first__964_ETC___d7984 :
		nodeVector_2_flitToPacket_ramArr_0_serverAdapt_ETC___d12341) ;
  assign nodeVector_2_packetToFlit_flitFifo_deqP_r_PLUS_1__q98 =
	     nodeVector_2_packetToFlit_flitFifo_deqP_r + 4'd1 ;
  assign nodeVector_2_packetToFlit_flitFifo_enqP_r_PLUS_1__q97 =
	     nodeVector_2_packetToFlit_flitFifo_enqP_r + 4'd1 ;
  assign nodeVector_2_upRingVcFifo_arbiter_priority_vec_ETC___d12646 =
	     (nodeVector_2_upRingVcFifo_arbiter_priority_vector[0] ||
	      !nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_r &&
	      nodeVector_2_upRingVcFifo_arbiter_priority_vector[1]) &&
	     nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_2_upRingVcFifo_arbiter_priority_vec_ETC___d13008 =
	     (nodeVector_2_upRingVcFifo_arbiter_priority_vector[1] ||
	      !nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_r &&
	      nodeVector_2_upRingVcFifo_arbiter_priority_vector[0]) &&
	     nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r_P_ETC__q105 =
	     nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r + 4'd1 ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_r_P_ETC__q104 =
	     nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_r + 4'd1 ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r_P_ETC__q107 =
	     nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r + 4'd1 ;
  assign nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_r_P_ETC__q106 =
	     nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_r + 4'd1 ;
  assign nodeVector_3_clientVcFifo_arbiter_priority_vec_ETC___d12762 =
	     (nodeVector_3_clientVcFifo_arbiter_priority_vector[0] ||
	      !nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_r &&
	      nodeVector_3_clientVcFifo_arbiter_priority_vector[1]) &&
	     nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_3_clientVcFifo_arbiter_priority_vec_ETC___d13061 =
	     (nodeVector_3_clientVcFifo_arbiter_priority_vector[1] ||
	      !nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_r &&
	      nodeVector_3_clientVcFifo_arbiter_priority_vector[0]) &&
	     nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r_P_ETC__q119 =
	     nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r + 4'd1 ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_r_P_ETC__q118 =
	     nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_r + 4'd1 ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r_P_ETC__q121 =
	     nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r + 4'd1 ;
  assign nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_r_P_ETC__q120 =
	     nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_r + 4'd1 ;
  assign nodeVector_3_crossbar_level0Dn_inPortDn_tagged_ETC___d9687 =
	     nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[21] &&
	     (!nodeVector_3_crossbar_level0Dn_outPortUp_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_3_crossbar_rowDnToRowUp) &&
	     (!nodeVector_3_crossbar_level0Dn_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_3_crossbar_rowDnToRowDn) ;
  assign nodeVector_3_crossbar_level0Dn_inPortDn_tagged_ETC__q28 =
	     nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg[20:0] ;
  assign nodeVector_3_crossbar_level0Dn_inPortUp_tagged_ETC__q27 =
	     nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg[20:0] ;
  assign nodeVector_3_crossbar_level0Up_inPortDn_tagged_ETC___d9558 =
	     nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[21] &&
	     (!nodeVector_3_crossbar_level0Up_outPortUp_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_3_crossbar_rowUpToRowUp) &&
	     (!nodeVector_3_crossbar_level0Up_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_nodeVector_3_crossbar_rowUpToRowDn) ;
  assign nodeVector_3_crossbar_level0Up_inPortDn_tagged_ETC__q26 =
	     nodeVector_3_crossbar_level0Up_inPortDn_taggedReg[20:0] ;
  assign nodeVector_3_crossbar_level0Up_inPortUp_tagged_ETC__q25 =
	     nodeVector_3_crossbar_level0Up_inPortUp_taggedReg[20:0] ;
  assign nodeVector_3_crossbar_level1Dn_inPortDn_tagged_ETC__q32 =
	     nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg[20:0] ;
  assign nodeVector_3_crossbar_level1Dn_inPortUp_tagged_ETC__q31 =
	     nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg[20:0] ;
  assign nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC___d9816 =
	     nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[21] &&
	     (!nodeVector_3_crossbar_level1Up_outPortUp_taggedReg[21] ||
	      CAN_FIRE_RL_putFlitToNext_3) &&
	     (!nodeVector_3_crossbar_level1Up_outPortDn_taggedReg[21] ||
	      CAN_FIRE_RL_getFlitFromNext_2) ;
  assign nodeVector_3_crossbar_level1Up_inPortDn_tagged_ETC__q30 =
	     nodeVector_3_crossbar_level1Up_inPortDn_taggedReg[20:0] ;
  assign nodeVector_3_crossbar_level1Up_inPortUp_tagged_ETC__q29 =
	     nodeVector_3_crossbar_level1Up_inPortUp_taggedReg[20:0] ;
  assign nodeVector_3_downRingVcFifo_arbiter_priority_v_ETC___d12776 =
	     (nodeVector_3_downRingVcFifo_arbiter_priority_vector[0] ||
	      !nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_r &&
	      nodeVector_3_downRingVcFifo_arbiter_priority_vector[1]) &&
	     nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_3_downRingVcFifo_arbiter_priority_v_ETC___d13067 =
	     (nodeVector_3_downRingVcFifo_arbiter_priority_vector[1] ||
	      !nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_r &&
	      nodeVector_3_downRingVcFifo_arbiter_priority_vector[0]) &&
	     nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r_ETC__q127 =
	     nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r + 4'd1 ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_r_ETC__q126 =
	     nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_r + 4'd1 ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r_ETC__q129 =
	     nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r + 4'd1 ;
  assign nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_r_ETC__q128 =
	     nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_r + 4'd1 ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo__ETC__q132 =
	     nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_r + 5'd1 ;
  assign nodeVector_3_flitToPacket_indexPool_indexFifo__ETC__q60 =
	     nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_r + 5'd1 ;
  assign nodeVector_3_flitToPacket_packetFifo_fifo_deqP_ETC__q131 =
	     nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r + 4'd1 ;
  assign nodeVector_3_flitToPacket_packetFifo_fifo_enqP_ETC__q130 =
	     nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r + 4'd1 ;
  assign nodeVector_3_flitToPacket_ramArr_0_serverAdapt_ETC___d10501 =
	     nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt +
	     (nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt_1$whas ?
		3'd1 :
		3'd0) +
	     (CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo ?
		3'd7 :
		3'd0) ;
  assign nodeVector_3_flitToPacket_ramArr_0_serverAdapt_ETC___d12344 =
	     (nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt ^ 3'h4) <
	     3'd7 ;
  assign nodeVector_3_flitToPacket_ramArr_1_serverAdapt_ETC___d10560 =
	     nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt +
	     (nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt_1$whas ?
		3'd1 :
		3'd0) +
	     (CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo ?
		3'd7 :
		3'd0) ;
  assign nodeVector_3_flitToPacket_ramArr_1_serverAdapt_ETC___d10953 =
	     (nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outDataCore$EMPTY_N ||
	      nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_enqData$whas) &&
	     (nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outDataCore$EMPTY_N ||
	      nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_enqData$whas) &&
	     nodeVector_3_flitToPacket_stage3$EMPTY_N &&
	     IF_nodeVector_3_flitToPacket_packetFifo_fifo_e_ETC___d10950 ;
  assign nodeVector_3_flitToPacket_ramArr_1_serverAdapt_ETC___d12345 =
	     (nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt ^ 3'h4) <
	     3'd7 ;
  assign nodeVector_3_flitToPacket_ramArr_2_serverAdapt_ETC___d10619 =
	     nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt +
	     (nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt_1$whas ?
		3'd1 :
		3'd0) +
	     (CAN_FIRE_RL_nodeVector_3_flitToPacket_cycle3WriteToPackeFifo ?
		3'd7 :
		3'd0) ;
  assign nodeVector_3_flitToPacket_ramArr_2_serverAdapt_ETC___d12346 =
	     (nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt ^ 3'h4) <
	     3'd7 ;
  assign nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13106 =
	     nodeVector_3_flitToPacket_stage1$D_OUT[18:17] == n_src__h520493 ;
  assign nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13107 =
	     nodeVector_3_flitToPacket_stage1$D_OUT[18:17] == n_src__h519770 ;
  assign nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13108 =
	     nodeVector_3_flitToPacket_stage1$D_OUT[18:17] == n_src__h519047 ;
  assign nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13109 =
	     nodeVector_3_flitToPacket_stage1$D_OUT[18:17] == n_src__h518324 ;
  assign nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13110 =
	     nodeVector_3_flitToPacket_stage1$D_OUT[18:17] == n_src__h517601 ;
  assign nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13111 =
	     nodeVector_3_flitToPacket_stage1$D_OUT[18:17] == n_src__h516878 ;
  assign nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13112 =
	     nodeVector_3_flitToPacket_stage1$D_OUT[18:17] == n_src__h516155 ;
  assign nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d13113 =
	     nodeVector_3_flitToPacket_stage1$D_OUT[18:17] == n_src__h515432 ;
  assign nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14541 =
	     nodeVector_3_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h515433 ;
  assign nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14542 =
	     nodeVector_3_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h516156 ;
  assign nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14543 =
	     nodeVector_3_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h516879 ;
  assign nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14544 =
	     nodeVector_3_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h517602 ;
  assign nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14545 =
	     nodeVector_3_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h518325 ;
  assign nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14546 =
	     nodeVector_3_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h519048 ;
  assign nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14547 =
	     nodeVector_3_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h519771 ;
  assign nodeVector_3_flitToPacket_stage1_first__0649_B_ETC___d14548 =
	     nodeVector_3_flitToPacket_stage1$D_OUT[12:9] ==
	     n_pktId__h520494 ;
  assign nodeVector_3_flitToPacket_stage2_i_notEmpty__0_ETC___d10886 =
	     nodeVector_3_flitToPacket_stage2$EMPTY_N &&
	     (nodeVector_3_flitToPacket_stage2$D_OUT[5] ?
		IF_nodeVector_3_flitToPacket_stage2_first__086_ETC___d10884 :
		nodeVector_3_flitToPacket_ramArr_0_serverAdapt_ETC___d12344) ;
  assign nodeVector_3_packetToFlit_flitFifo_deqP_r_PLUS_1__q116 =
	     nodeVector_3_packetToFlit_flitFifo_deqP_r + 4'd1 ;
  assign nodeVector_3_packetToFlit_flitFifo_enqP_r_PLUS_1__q115 =
	     nodeVector_3_packetToFlit_flitFifo_enqP_r + 4'd1 ;
  assign nodeVector_3_upRingVcFifo_arbiter_priority_vec_ETC___d12769 =
	     (nodeVector_3_upRingVcFifo_arbiter_priority_vector[0] ||
	      !nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_r &&
	      nodeVector_3_upRingVcFifo_arbiter_priority_vector[1]) &&
	     nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_r ;
  assign nodeVector_3_upRingVcFifo_arbiter_priority_vec_ETC___d13064 =
	     (nodeVector_3_upRingVcFifo_arbiter_priority_vector[1] ||
	      !nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_r &&
	      nodeVector_3_upRingVcFifo_arbiter_priority_vector[0]) &&
	     nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_r ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r_P_ETC__q123 =
	     nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r + 4'd1 ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_r_P_ETC__q122 =
	     nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_r + 4'd1 ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r_P_ETC__q125 =
	     nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r + 4'd1 ;
  assign nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_r_P_ETC__q124 =
	     nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_r + 4'd1 ;
  assign packet_msg__h131530 =
	     { nodeVector_0_flitToPacket_stage3$D_OUT[7:0],
	       nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_outData$wget,
	       nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_outData$wget,
	       nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_outData$wget } ;
  assign packet_msg__h272518 =
	     { nodeVector_1_flitToPacket_stage3$D_OUT[7:0],
	       nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_outData$wget,
	       nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_outData$wget,
	       nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_outData$wget } ;
  assign packet_msg__h413778 =
	     { nodeVector_2_flitToPacket_stage3$D_OUT[7:0],
	       nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_outData$wget,
	       nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_outData$wget,
	       nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_outData$wget } ;
  assign packet_msg__h555038 =
	     { nodeVector_3_flitToPacket_stage3$D_OUT[7:0],
	       nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_outData$wget,
	       nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_outData$wget,
	       nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_outData$wget } ;
  assign v__h122234 =
	     (IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2051 &&
	      IF_nodeVector_0_flitToPacket_validEntry_wires__ETC___d2106) ?
	       v__h123984 :
	       _theResult_____2_fst__h122239 ;
  assign v__h263222 =
	     (IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d4951 &&
	      IF_nodeVector_1_flitToPacket_validEntry_wires__ETC___d5006) ?
	       v__h264972 :
	       _theResult_____2_fst__h263227 ;
  assign v__h404482 =
	     (IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7851 &&
	      IF_nodeVector_2_flitToPacket_validEntry_wires__ETC___d7906) ?
	       v__h406232 :
	       _theResult_____2_fst__h404487 ;
  assign v__h545742 =
	     (IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10751 &&
	      IF_nodeVector_3_flitToPacket_validEntry_wires__ETC___d10806) ?
	       v__h547492 :
	       _theResult_____2_fst__h545747 ;
  assign x__h103540 = nodeVector_0_flitToPacket_flitsCounter_counter + 2'd1 ;
  assign x__h103743 =
	     nodeVector_0_flitToPacket_flitsCounter_counter_1 + 2'd1 ;
  assign x__h103946 =
	     nodeVector_0_flitToPacket_flitsCounter_counter_2 + 2'd1 ;
  assign x__h104149 =
	     nodeVector_0_flitToPacket_flitsCounter_counter_3 + 2'd1 ;
  assign x__h104352 =
	     nodeVector_0_flitToPacket_flitsCounter_counter_4 + 2'd1 ;
  assign x__h104555 =
	     nodeVector_0_flitToPacket_flitsCounter_counter_5 + 2'd1 ;
  assign x__h104758 =
	     nodeVector_0_flitToPacket_flitsCounter_counter_6 + 2'd1 ;
  assign x__h104961 =
	     nodeVector_0_flitToPacket_flitsCounter_counter_7 + 2'd1 ;
  assign x__h10580 = x__h10582 + 4'd4 ;
  assign x__h10582 = { 2'd0, def__h5588[1:0] } ;
  assign x__h115005 = x__h115007 + 5'd8 ;
  assign x__h115007 = { 2'd0, def__h110128[2:0] } ;
  assign x__h131088 = x__h131090 + 4'd4 ;
  assign x__h131090 =
	     { 2'd0, nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r[1:0] } ;
  assign x__h132194 = x__h132196 + 4'd4 ;
  assign x__h132196 =
	     { 2'd0, nodeVector_0_packetToFlit_flitFifo_enqP_r[1:0] } ;
  assign x__h143493 = nodeVector_1_packetToFlit_pktCount_counter + 4'd1 ;
  assign x__h143731 = nodeVector_1_packetToFlit_fltCount_counter + 2'd1 ;
  assign x__h143970 = nodeVector_1_packetToFlit_vcCount_counter + 1'd1 ;
  assign x__h151576 = x__h151578 + 4'd4 ;
  assign x__h151578 = { 2'd0, def__h146584[1:0] } ;
  assign x__h159074 = x__h159076 + 4'd4 ;
  assign x__h159076 = { 2'd0, def__h154082[1:0] } ;
  assign x__h168790 = x__h168792 + 4'd4 ;
  assign x__h168792 = { 2'd0, def__h163798[1:0] } ;
  assign x__h176288 = x__h176290 + 4'd4 ;
  assign x__h176290 = { 2'd0, def__h171296[1:0] } ;
  assign x__h18078 = x__h18080 + 4'd4 ;
  assign x__h18080 = { 2'd0, def__h13086[1:0] } ;
  assign x__h186004 = x__h186006 + 4'd4 ;
  assign x__h186006 = { 2'd0, def__h181012[1:0] } ;
  assign x__h193502 = x__h193504 + 4'd4 ;
  assign x__h193504 = { 2'd0, def__h188510[1:0] } ;
  assign x__h244528 = nodeVector_1_flitToPacket_flitsCounter_counter + 2'd1 ;
  assign x__h244731 =
	     nodeVector_1_flitToPacket_flitsCounter_counter_1 + 2'd1 ;
  assign x__h244934 =
	     nodeVector_1_flitToPacket_flitsCounter_counter_2 + 2'd1 ;
  assign x__h245137 =
	     nodeVector_1_flitToPacket_flitsCounter_counter_3 + 2'd1 ;
  assign x__h245340 =
	     nodeVector_1_flitToPacket_flitsCounter_counter_4 + 2'd1 ;
  assign x__h245543 =
	     nodeVector_1_flitToPacket_flitsCounter_counter_5 + 2'd1 ;
  assign x__h245746 =
	     nodeVector_1_flitToPacket_flitsCounter_counter_6 + 2'd1 ;
  assign x__h245949 =
	     nodeVector_1_flitToPacket_flitsCounter_counter_7 + 2'd1 ;
  assign x__h2497 = nodeVector_0_packetToFlit_pktCount_counter + 4'd1 ;
  assign x__h255993 = x__h255995 + 5'd8 ;
  assign x__h255995 = { 2'd0, def__h251116[2:0] } ;
  assign x__h272076 = x__h272078 + 4'd4 ;
  assign x__h272078 =
	     { 2'd0, nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r[1:0] } ;
  assign x__h273182 = x__h273184 + 4'd4 ;
  assign x__h273184 =
	     { 2'd0, nodeVector_1_packetToFlit_flitFifo_enqP_r[1:0] } ;
  assign x__h2735 = nodeVector_0_packetToFlit_fltCount_counter + 2'd1 ;
  assign x__h27797 = x__h27799 + 4'd4 ;
  assign x__h27799 = { 2'd0, def__h22805[1:0] } ;
  assign x__h284753 = nodeVector_2_packetToFlit_pktCount_counter + 4'd1 ;
  assign x__h284991 = nodeVector_2_packetToFlit_fltCount_counter + 2'd1 ;
  assign x__h285230 = nodeVector_2_packetToFlit_vcCount_counter + 1'd1 ;
  assign x__h292836 = x__h292838 + 4'd4 ;
  assign x__h292838 = { 2'd0, def__h287844[1:0] } ;
  assign x__h2974 = nodeVector_0_packetToFlit_vcCount_counter + 1'd1 ;
  assign x__h300334 = x__h300336 + 4'd4 ;
  assign x__h300336 = { 2'd0, def__h295342[1:0] } ;
  assign x__h310050 = x__h310052 + 4'd4 ;
  assign x__h310052 = { 2'd0, def__h305058[1:0] } ;
  assign x__h317548 = x__h317550 + 4'd4 ;
  assign x__h317550 = { 2'd0, def__h312556[1:0] } ;
  assign x__h327264 = x__h327266 + 4'd4 ;
  assign x__h327266 = { 2'd0, def__h322272[1:0] } ;
  assign x__h334762 = x__h334764 + 4'd4 ;
  assign x__h334764 = { 2'd0, def__h329770[1:0] } ;
  assign x__h35295 = x__h35297 + 4'd4 ;
  assign x__h35297 = { 2'd0, def__h30303[1:0] } ;
  assign x__h385788 = nodeVector_2_flitToPacket_flitsCounter_counter + 2'd1 ;
  assign x__h385991 =
	     nodeVector_2_flitToPacket_flitsCounter_counter_1 + 2'd1 ;
  assign x__h386194 =
	     nodeVector_2_flitToPacket_flitsCounter_counter_2 + 2'd1 ;
  assign x__h386397 =
	     nodeVector_2_flitToPacket_flitsCounter_counter_3 + 2'd1 ;
  assign x__h386600 =
	     nodeVector_2_flitToPacket_flitsCounter_counter_4 + 2'd1 ;
  assign x__h386803 =
	     nodeVector_2_flitToPacket_flitsCounter_counter_5 + 2'd1 ;
  assign x__h387006 =
	     nodeVector_2_flitToPacket_flitsCounter_counter_6 + 2'd1 ;
  assign x__h387209 =
	     nodeVector_2_flitToPacket_flitsCounter_counter_7 + 2'd1 ;
  assign x__h397253 = x__h397255 + 5'd8 ;
  assign x__h397255 = { 2'd0, def__h392376[2:0] } ;
  assign x__h413336 = x__h413338 + 4'd4 ;
  assign x__h413338 =
	     { 2'd0, nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r[1:0] } ;
  assign x__h414442 = x__h414444 + 4'd4 ;
  assign x__h414444 =
	     { 2'd0, nodeVector_2_packetToFlit_flitFifo_enqP_r[1:0] } ;
  assign x__h426013 = nodeVector_3_packetToFlit_pktCount_counter + 4'd1 ;
  assign x__h426251 = nodeVector_3_packetToFlit_fltCount_counter + 2'd1 ;
  assign x__h426490 = nodeVector_3_packetToFlit_vcCount_counter + 1'd1 ;
  assign x__h434096 = x__h434098 + 4'd4 ;
  assign x__h434098 = { 2'd0, def__h429104[1:0] } ;
  assign x__h441594 = x__h441596 + 4'd4 ;
  assign x__h441596 = { 2'd0, def__h436602[1:0] } ;
  assign x__h45011 = x__h45013 + 4'd4 ;
  assign x__h45013 = { 2'd0, def__h40019[1:0] } ;
  assign x__h451310 = x__h451312 + 4'd4 ;
  assign x__h451312 = { 2'd0, def__h446318[1:0] } ;
  assign x__h458808 = x__h458810 + 4'd4 ;
  assign x__h458810 = { 2'd0, def__h453816[1:0] } ;
  assign x__h468524 = x__h468526 + 4'd4 ;
  assign x__h468526 = { 2'd0, def__h463532[1:0] } ;
  assign x__h476022 = x__h476024 + 4'd4 ;
  assign x__h476024 = { 2'd0, def__h471030[1:0] } ;
  assign x__h52509 = x__h52511 + 4'd4 ;
  assign x__h52511 = { 2'd0, def__h47517[1:0] } ;
  assign x__h527048 = nodeVector_3_flitToPacket_flitsCounter_counter + 2'd1 ;
  assign x__h527251 =
	     nodeVector_3_flitToPacket_flitsCounter_counter_1 + 2'd1 ;
  assign x__h527454 =
	     nodeVector_3_flitToPacket_flitsCounter_counter_2 + 2'd1 ;
  assign x__h527657 =
	     nodeVector_3_flitToPacket_flitsCounter_counter_3 + 2'd1 ;
  assign x__h527860 =
	     nodeVector_3_flitToPacket_flitsCounter_counter_4 + 2'd1 ;
  assign x__h528063 =
	     nodeVector_3_flitToPacket_flitsCounter_counter_5 + 2'd1 ;
  assign x__h528266 =
	     nodeVector_3_flitToPacket_flitsCounter_counter_6 + 2'd1 ;
  assign x__h528469 =
	     nodeVector_3_flitToPacket_flitsCounter_counter_7 + 2'd1 ;
  assign x__h538513 = x__h538515 + 5'd8 ;
  assign x__h538515 = { 2'd0, def__h533636[2:0] } ;
  assign x__h554596 = x__h554598 + 4'd4 ;
  assign x__h554598 =
	     { 2'd0, nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r[1:0] } ;
  assign x__h555702 = x__h555704 + 4'd4 ;
  assign x__h555704 =
	     { 2'd0, nodeVector_3_packetToFlit_flitFifo_enqP_r[1:0] } ;
  assign y__h10581 = { 2'd0, def__h6533[1:0] } ;
  assign y__h107936 =
	     { 2'd0, nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r[1:0] } ;
  assign y__h115006 = { 2'd0, def__h111073[2:0] } ;
  assign y__h131089 = { 2'd0, n__read__h131030[1:0] } ;
  assign y__h132195 =
	     { 2'd0, nodeVector_0_packetToFlit_flitFifo_deqP_r[1:0] } ;
  assign y__h144268 = { 2'd0, n__read__h144209[1:0] } ;
  assign y__h151577 = { 2'd0, def__h147529[1:0] } ;
  assign y__h159075 = { 2'd0, def__h155027[1:0] } ;
  assign y__h168791 = { 2'd0, def__h164743[1:0] } ;
  assign y__h176289 = { 2'd0, def__h172241[1:0] } ;
  assign y__h18079 = { 2'd0, def__h14031[1:0] } ;
  assign y__h186005 = { 2'd0, def__h181957[1:0] } ;
  assign y__h193503 = { 2'd0, def__h189455[1:0] } ;
  assign y__h248924 =
	     { 2'd0, nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r[1:0] } ;
  assign y__h255994 = { 2'd0, def__h252061[2:0] } ;
  assign y__h272077 = { 2'd0, n__read__h272018[1:0] } ;
  assign y__h273183 =
	     { 2'd0, nodeVector_1_packetToFlit_flitFifo_deqP_r[1:0] } ;
  assign y__h27798 = { 2'd0, def__h23750[1:0] } ;
  assign y__h285528 = { 2'd0, n__read__h285469[1:0] } ;
  assign y__h292837 = { 2'd0, def__h288789[1:0] } ;
  assign y__h300335 = { 2'd0, def__h296287[1:0] } ;
  assign y__h310051 = { 2'd0, def__h306003[1:0] } ;
  assign y__h317549 = { 2'd0, def__h313501[1:0] } ;
  assign y__h3272 = { 2'd0, n__read__h3213[1:0] } ;
  assign y__h327265 = { 2'd0, def__h323217[1:0] } ;
  assign y__h334763 = { 2'd0, def__h330715[1:0] } ;
  assign y__h35296 = { 2'd0, def__h31248[1:0] } ;
  assign y__h390184 =
	     { 2'd0, nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r[1:0] } ;
  assign y__h397254 = { 2'd0, def__h393321[2:0] } ;
  assign y__h413337 = { 2'd0, n__read__h413278[1:0] } ;
  assign y__h414443 =
	     { 2'd0, nodeVector_2_packetToFlit_flitFifo_deqP_r[1:0] } ;
  assign y__h426788 = { 2'd0, n__read__h426729[1:0] } ;
  assign y__h434097 = { 2'd0, def__h430049[1:0] } ;
  assign y__h441595 = { 2'd0, def__h437547[1:0] } ;
  assign y__h45012 = { 2'd0, def__h40964[1:0] } ;
  assign y__h451311 = { 2'd0, def__h447263[1:0] } ;
  assign y__h458809 = { 2'd0, def__h454761[1:0] } ;
  assign y__h468525 = { 2'd0, def__h464477[1:0] } ;
  assign y__h476023 = { 2'd0, def__h471975[1:0] } ;
  assign y__h52510 = { 2'd0, def__h48462[1:0] } ;
  assign y__h531444 =
	     { 2'd0, nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r[1:0] } ;
  assign y__h538514 = { 2'd0, def__h534581[2:0] } ;
  assign y__h554597 = { 2'd0, n__read__h554538[1:0] } ;
  assign y__h555703 =
	     { 2'd0, nodeVector_3_packetToFlit_flitFifo_deqP_r[1:0] } ;
  always@(nodeVector_0_packetToFlit_fltCount_counter or
	  nodeVector_0_packetToFlit_packetFifo_taggedReg)
  begin
    case (nodeVector_0_packetToFlit_fltCount_counter)
      2'd0:
	  x_data__h3881 = nodeVector_0_packetToFlit_packetFifo_taggedReg[7:0];
      2'd1:
	  x_data__h3881 =
	      nodeVector_0_packetToFlit_packetFifo_taggedReg[15:8];
      2'd2:
	  x_data__h3881 =
	      nodeVector_0_packetToFlit_packetFifo_taggedReg[23:16];
      2'd3:
	  x_data__h3881 =
	      nodeVector_0_packetToFlit_packetFifo_taggedReg[31:24];
    endcase
  end
  always@(nodeVector_1_packetToFlit_fltCount_counter or
	  nodeVector_1_packetToFlit_packetFifo_taggedReg)
  begin
    case (nodeVector_1_packetToFlit_fltCount_counter)
      2'd0:
	  x_data__h144877 =
	      nodeVector_1_packetToFlit_packetFifo_taggedReg[7:0];
      2'd1:
	  x_data__h144877 =
	      nodeVector_1_packetToFlit_packetFifo_taggedReg[15:8];
      2'd2:
	  x_data__h144877 =
	      nodeVector_1_packetToFlit_packetFifo_taggedReg[23:16];
      2'd3:
	  x_data__h144877 =
	      nodeVector_1_packetToFlit_packetFifo_taggedReg[31:24];
    endcase
  end
  always@(nodeVector_2_packetToFlit_fltCount_counter or
	  nodeVector_2_packetToFlit_packetFifo_taggedReg)
  begin
    case (nodeVector_2_packetToFlit_fltCount_counter)
      2'd0:
	  x_data__h286137 =
	      nodeVector_2_packetToFlit_packetFifo_taggedReg[7:0];
      2'd1:
	  x_data__h286137 =
	      nodeVector_2_packetToFlit_packetFifo_taggedReg[15:8];
      2'd2:
	  x_data__h286137 =
	      nodeVector_2_packetToFlit_packetFifo_taggedReg[23:16];
      2'd3:
	  x_data__h286137 =
	      nodeVector_2_packetToFlit_packetFifo_taggedReg[31:24];
    endcase
  end
  always@(nodeVector_3_packetToFlit_fltCount_counter or
	  nodeVector_3_packetToFlit_packetFifo_taggedReg)
  begin
    case (nodeVector_3_packetToFlit_fltCount_counter)
      2'd0:
	  x_data__h427397 =
	      nodeVector_3_packetToFlit_packetFifo_taggedReg[7:0];
      2'd1:
	  x_data__h427397 =
	      nodeVector_3_packetToFlit_packetFifo_taggedReg[15:8];
      2'd2:
	  x_data__h427397 =
	      nodeVector_3_packetToFlit_packetFifo_taggedReg[23:16];
      2'd3:
	  x_data__h427397 =
	      nodeVector_3_packetToFlit_packetFifo_taggedReg[31:24];
    endcase
  end
  always@(nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_r or
	  nodeVector_0_flitToPacket_indexPool_indexFifo_data_7 or
	  nodeVector_0_flitToPacket_indexPool_indexFifo_data or
	  nodeVector_0_flitToPacket_indexPool_indexFifo_data_1 or
	  nodeVector_0_flitToPacket_indexPool_indexFifo_data_2 or
	  nodeVector_0_flitToPacket_indexPool_indexFifo_data_3 or
	  nodeVector_0_flitToPacket_indexPool_indexFifo_data_4 or
	  nodeVector_0_flitToPacket_indexPool_indexFifo_data_5 or
	  nodeVector_0_flitToPacket_indexPool_indexFifo_data_6)
  begin
    case (nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_r[2:0])
      3'd0: v__h123984 = nodeVector_0_flitToPacket_indexPool_indexFifo_data;
      3'd1: v__h123984 = nodeVector_0_flitToPacket_indexPool_indexFifo_data_1;
      3'd2: v__h123984 = nodeVector_0_flitToPacket_indexPool_indexFifo_data_2;
      3'd3: v__h123984 = nodeVector_0_flitToPacket_indexPool_indexFifo_data_3;
      3'd4: v__h123984 = nodeVector_0_flitToPacket_indexPool_indexFifo_data_4;
      3'd5: v__h123984 = nodeVector_0_flitToPacket_indexPool_indexFifo_data_5;
      3'd6: v__h123984 = nodeVector_0_flitToPacket_indexPool_indexFifo_data_6;
      3'd7: v__h123984 = nodeVector_0_flitToPacket_indexPool_indexFifo_data_7;
    endcase
  end
  always@(nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_src__h135333 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data[18:17];
      2'd1:
	  x_first_src__h135333 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data_1[18:17];
      2'd2:
	  x_first_src__h135333 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data_2[18:17];
      2'd3:
	  x_first_src__h135333 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data_3[18:17];
    endcase
  end
  always@(nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_dest__h135334 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data[16:15];
      2'd1:
	  x_first_dest__h135334 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data_1[16:15];
      2'd2:
	  x_first_dest__h135334 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data_2[16:15];
      2'd3:
	  x_first_dest__h135334 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data_3[16:15];
    endcase
  end
  always@(nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h135335 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data[14:13];
      2'd1:
	  x_first_fltId__h135335 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data_1[14:13];
      2'd2:
	  x_first_fltId__h135335 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data_2[14:13];
      2'd3:
	  x_first_fltId__h135335 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data_3[14:13];
    endcase
  end
  always@(nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h135336 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data[12:9];
      2'd1:
	  x_first_pktId__h135336 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data_1[12:9];
      2'd2:
	  x_first_pktId__h135336 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data_2[12:9];
      2'd3:
	  x_first_pktId__h135336 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data_3[12:9];
    endcase
  end
  always@(nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h135337 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data[8];
      2'd1:
	  x_first_vcId__h135337 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data_1[8];
      2'd2:
	  x_first_vcId__h135337 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data_2[8];
      2'd3:
	  x_first_vcId__h135337 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data_3[8];
    endcase
  end
  always@(nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_src__h135496 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data[18:17];
      2'd1:
	  x_first_src__h135496 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data_1[18:17];
      2'd2:
	  x_first_src__h135496 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data_2[18:17];
      2'd3:
	  x_first_src__h135496 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data_3[18:17];
    endcase
  end
  always@(nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_data__h135338 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data[7:0];
      2'd1:
	  x_first_data__h135338 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data_1[7:0];
      2'd2:
	  x_first_data__h135338 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data_2[7:0];
      2'd3:
	  x_first_data__h135338 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data_3[7:0];
    endcase
  end
  always@(nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_dest__h135497 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data[16:15];
      2'd1:
	  x_first_dest__h135497 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data_1[16:15];
      2'd2:
	  x_first_dest__h135497 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data_2[16:15];
      2'd3:
	  x_first_dest__h135497 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data_3[16:15];
    endcase
  end
  always@(nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h135498 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data[14:13];
      2'd1:
	  x_first_fltId__h135498 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data_1[14:13];
      2'd2:
	  x_first_fltId__h135498 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data_2[14:13];
      2'd3:
	  x_first_fltId__h135498 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data_3[14:13];
    endcase
  end
  always@(nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h135499 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data[12:9];
      2'd1:
	  x_first_pktId__h135499 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data_1[12:9];
      2'd2:
	  x_first_pktId__h135499 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data_2[12:9];
      2'd3:
	  x_first_pktId__h135499 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data_3[12:9];
    endcase
  end
  always@(nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h135500 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data[8];
      2'd1:
	  x_first_vcId__h135500 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data_1[8];
      2'd2:
	  x_first_vcId__h135500 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data_2[8];
      2'd3:
	  x_first_vcId__h135500 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data_3[8];
    endcase
  end
  always@(nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_data__h135501 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data[7:0];
      2'd1:
	  x_first_data__h135501 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data_1[7:0];
      2'd2:
	  x_first_data__h135501 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data_2[7:0];
      2'd3:
	  x_first_data__h135501 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data_3[7:0];
    endcase
  end
  always@(nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_src__h137687 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data[18:17];
      2'd1:
	  x_first_src__h137687 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1[18:17];
      2'd2:
	  x_first_src__h137687 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2[18:17];
      2'd3:
	  x_first_src__h137687 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3[18:17];
    endcase
  end
  always@(nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_dest__h137688 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data[16:15];
      2'd1:
	  x_first_dest__h137688 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1[16:15];
      2'd2:
	  x_first_dest__h137688 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2[16:15];
      2'd3:
	  x_first_dest__h137688 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3[16:15];
    endcase
  end
  always@(nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h137689 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data[14:13];
      2'd1:
	  x_first_fltId__h137689 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1[14:13];
      2'd2:
	  x_first_fltId__h137689 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2[14:13];
      2'd3:
	  x_first_fltId__h137689 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3[14:13];
    endcase
  end
  always@(nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h137690 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data[12:9];
      2'd1:
	  x_first_pktId__h137690 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1[12:9];
      2'd2:
	  x_first_pktId__h137690 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2[12:9];
      2'd3:
	  x_first_pktId__h137690 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3[12:9];
    endcase
  end
  always@(nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h137691 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data[8];
      2'd1:
	  x_first_vcId__h137691 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1[8];
      2'd2:
	  x_first_vcId__h137691 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2[8];
      2'd3:
	  x_first_vcId__h137691 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3[8];
    endcase
  end
  always@(nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_data__h137692 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data[7:0];
      2'd1:
	  x_first_data__h137692 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1[7:0];
      2'd2:
	  x_first_data__h137692 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2[7:0];
      2'd3:
	  x_first_data__h137692 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3[7:0];
    endcase
  end
  always@(nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_src__h137850 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data[18:17];
      2'd1:
	  x_first_src__h137850 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1[18:17];
      2'd2:
	  x_first_src__h137850 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2[18:17];
      2'd3:
	  x_first_src__h137850 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3[18:17];
    endcase
  end
  always@(nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_dest__h137851 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data[16:15];
      2'd1:
	  x_first_dest__h137851 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1[16:15];
      2'd2:
	  x_first_dest__h137851 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2[16:15];
      2'd3:
	  x_first_dest__h137851 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3[16:15];
    endcase
  end
  always@(nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h137853 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data[12:9];
      2'd1:
	  x_first_pktId__h137853 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1[12:9];
      2'd2:
	  x_first_pktId__h137853 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2[12:9];
      2'd3:
	  x_first_pktId__h137853 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3[12:9];
    endcase
  end
  always@(nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h137852 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data[14:13];
      2'd1:
	  x_first_fltId__h137852 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1[14:13];
      2'd2:
	  x_first_fltId__h137852 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2[14:13];
      2'd3:
	  x_first_fltId__h137852 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3[14:13];
    endcase
  end
  always@(nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h137854 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data[8];
      2'd1:
	  x_first_vcId__h137854 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1[8];
      2'd2:
	  x_first_vcId__h137854 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2[8];
      2'd3:
	  x_first_vcId__h137854 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3[8];
    endcase
  end
  always@(nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_data__h137855 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data[7:0];
      2'd1:
	  x_first_data__h137855 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1[7:0];
      2'd2:
	  x_first_data__h137855 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2[7:0];
      2'd3:
	  x_first_data__h137855 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3[7:0];
    endcase
  end
  always@(nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_src__h139787 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data[18:17];
      2'd1:
	  x_first_src__h139787 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1[18:17];
      2'd2:
	  x_first_src__h139787 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2[18:17];
      2'd3:
	  x_first_src__h139787 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3[18:17];
    endcase
  end
  always@(nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_dest__h139788 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data[16:15];
      2'd1:
	  x_first_dest__h139788 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1[16:15];
      2'd2:
	  x_first_dest__h139788 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2[16:15];
      2'd3:
	  x_first_dest__h139788 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3[16:15];
    endcase
  end
  always@(nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h139789 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data[14:13];
      2'd1:
	  x_first_fltId__h139789 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1[14:13];
      2'd2:
	  x_first_fltId__h139789 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2[14:13];
      2'd3:
	  x_first_fltId__h139789 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3[14:13];
    endcase
  end
  always@(nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h139791 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data[8];
      2'd1:
	  x_first_vcId__h139791 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1[8];
      2'd2:
	  x_first_vcId__h139791 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2[8];
      2'd3:
	  x_first_vcId__h139791 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3[8];
    endcase
  end
  always@(nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h139790 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data[12:9];
      2'd1:
	  x_first_pktId__h139790 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1[12:9];
      2'd2:
	  x_first_pktId__h139790 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2[12:9];
      2'd3:
	  x_first_pktId__h139790 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3[12:9];
    endcase
  end
  always@(nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_data__h139792 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data[7:0];
      2'd1:
	  x_first_data__h139792 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1[7:0];
      2'd2:
	  x_first_data__h139792 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2[7:0];
      2'd3:
	  x_first_data__h139792 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3[7:0];
    endcase
  end
  always@(nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_src__h139950 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data[18:17];
      2'd1:
	  x_first_src__h139950 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1[18:17];
      2'd2:
	  x_first_src__h139950 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2[18:17];
      2'd3:
	  x_first_src__h139950 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3[18:17];
    endcase
  end
  always@(nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_dest__h139951 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data[16:15];
      2'd1:
	  x_first_dest__h139951 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1[16:15];
      2'd2:
	  x_first_dest__h139951 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2[16:15];
      2'd3:
	  x_first_dest__h139951 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3[16:15];
    endcase
  end
  always@(nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h139952 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data[14:13];
      2'd1:
	  x_first_fltId__h139952 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1[14:13];
      2'd2:
	  x_first_fltId__h139952 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2[14:13];
      2'd3:
	  x_first_fltId__h139952 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3[14:13];
    endcase
  end
  always@(nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h139953 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data[12:9];
      2'd1:
	  x_first_pktId__h139953 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1[12:9];
      2'd2:
	  x_first_pktId__h139953 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2[12:9];
      2'd3:
	  x_first_pktId__h139953 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3[12:9];
    endcase
  end
  always@(nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_data__h139955 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data[7:0];
      2'd1:
	  x_first_data__h139955 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1[7:0];
      2'd2:
	  x_first_data__h139955 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2[7:0];
      2'd3:
	  x_first_data__h139955 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3[7:0];
    endcase
  end
  always@(nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h139954 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data[8];
      2'd1:
	  x_first_vcId__h139954 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1[8];
      2'd2:
	  x_first_vcId__h139954 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2[8];
      2'd3:
	  x_first_vcId__h139954 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3[8];
    endcase
  end
  always@(nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_r or
	  nodeVector_1_flitToPacket_indexPool_indexFifo_data_7 or
	  nodeVector_1_flitToPacket_indexPool_indexFifo_data or
	  nodeVector_1_flitToPacket_indexPool_indexFifo_data_1 or
	  nodeVector_1_flitToPacket_indexPool_indexFifo_data_2 or
	  nodeVector_1_flitToPacket_indexPool_indexFifo_data_3 or
	  nodeVector_1_flitToPacket_indexPool_indexFifo_data_4 or
	  nodeVector_1_flitToPacket_indexPool_indexFifo_data_5 or
	  nodeVector_1_flitToPacket_indexPool_indexFifo_data_6)
  begin
    case (nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_r[2:0])
      3'd0: v__h264972 = nodeVector_1_flitToPacket_indexPool_indexFifo_data;
      3'd1: v__h264972 = nodeVector_1_flitToPacket_indexPool_indexFifo_data_1;
      3'd2: v__h264972 = nodeVector_1_flitToPacket_indexPool_indexFifo_data_2;
      3'd3: v__h264972 = nodeVector_1_flitToPacket_indexPool_indexFifo_data_3;
      3'd4: v__h264972 = nodeVector_1_flitToPacket_indexPool_indexFifo_data_4;
      3'd5: v__h264972 = nodeVector_1_flitToPacket_indexPool_indexFifo_data_5;
      3'd6: v__h264972 = nodeVector_1_flitToPacket_indexPool_indexFifo_data_6;
      3'd7: v__h264972 = nodeVector_1_flitToPacket_indexPool_indexFifo_data_7;
    endcase
  end
  always@(nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_src__h276321 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data[18:17];
      2'd1:
	  x_first_src__h276321 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data_1[18:17];
      2'd2:
	  x_first_src__h276321 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data_2[18:17];
      2'd3:
	  x_first_src__h276321 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data_3[18:17];
    endcase
  end
  always@(nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_dest__h276322 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data[16:15];
      2'd1:
	  x_first_dest__h276322 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data_1[16:15];
      2'd2:
	  x_first_dest__h276322 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data_2[16:15];
      2'd3:
	  x_first_dest__h276322 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data_3[16:15];
    endcase
  end
  always@(nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h276323 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data[14:13];
      2'd1:
	  x_first_fltId__h276323 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data_1[14:13];
      2'd2:
	  x_first_fltId__h276323 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data_2[14:13];
      2'd3:
	  x_first_fltId__h276323 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data_3[14:13];
    endcase
  end
  always@(nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h276324 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data[12:9];
      2'd1:
	  x_first_pktId__h276324 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data_1[12:9];
      2'd2:
	  x_first_pktId__h276324 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data_2[12:9];
      2'd3:
	  x_first_pktId__h276324 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data_3[12:9];
    endcase
  end
  always@(nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h276325 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data[8];
      2'd1:
	  x_first_vcId__h276325 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data_1[8];
      2'd2:
	  x_first_vcId__h276325 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data_2[8];
      2'd3:
	  x_first_vcId__h276325 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data_3[8];
    endcase
  end
  always@(nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_dest__h276485 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data[16:15];
      2'd1:
	  x_first_dest__h276485 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data_1[16:15];
      2'd2:
	  x_first_dest__h276485 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data_2[16:15];
      2'd3:
	  x_first_dest__h276485 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data_3[16:15];
    endcase
  end
  always@(nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_data__h276326 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data[7:0];
      2'd1:
	  x_first_data__h276326 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data_1[7:0];
      2'd2:
	  x_first_data__h276326 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data_2[7:0];
      2'd3:
	  x_first_data__h276326 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data_3[7:0];
    endcase
  end
  always@(nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_src__h276484 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data[18:17];
      2'd1:
	  x_first_src__h276484 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data_1[18:17];
      2'd2:
	  x_first_src__h276484 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data_2[18:17];
      2'd3:
	  x_first_src__h276484 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data_3[18:17];
    endcase
  end
  always@(nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h276486 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data[14:13];
      2'd1:
	  x_first_fltId__h276486 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data_1[14:13];
      2'd2:
	  x_first_fltId__h276486 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data_2[14:13];
      2'd3:
	  x_first_fltId__h276486 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data_3[14:13];
    endcase
  end
  always@(nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h276487 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data[12:9];
      2'd1:
	  x_first_pktId__h276487 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data_1[12:9];
      2'd2:
	  x_first_pktId__h276487 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data_2[12:9];
      2'd3:
	  x_first_pktId__h276487 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data_3[12:9];
    endcase
  end
  always@(nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h276488 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data[8];
      2'd1:
	  x_first_vcId__h276488 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data_1[8];
      2'd2:
	  x_first_vcId__h276488 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data_2[8];
      2'd3:
	  x_first_vcId__h276488 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data_3[8];
    endcase
  end
  always@(nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_data__h276489 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data[7:0];
      2'd1:
	  x_first_data__h276489 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data_1[7:0];
      2'd2:
	  x_first_data__h276489 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data_2[7:0];
      2'd3:
	  x_first_data__h276489 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data_3[7:0];
    endcase
  end
  always@(nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_src__h278949 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data[18:17];
      2'd1:
	  x_first_src__h278949 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1[18:17];
      2'd2:
	  x_first_src__h278949 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2[18:17];
      2'd3:
	  x_first_src__h278949 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3[18:17];
    endcase
  end
  always@(nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_dest__h278950 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data[16:15];
      2'd1:
	  x_first_dest__h278950 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1[16:15];
      2'd2:
	  x_first_dest__h278950 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2[16:15];
      2'd3:
	  x_first_dest__h278950 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3[16:15];
    endcase
  end
  always@(nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h278951 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data[14:13];
      2'd1:
	  x_first_fltId__h278951 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1[14:13];
      2'd2:
	  x_first_fltId__h278951 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2[14:13];
      2'd3:
	  x_first_fltId__h278951 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3[14:13];
    endcase
  end
  always@(nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h278952 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data[12:9];
      2'd1:
	  x_first_pktId__h278952 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1[12:9];
      2'd2:
	  x_first_pktId__h278952 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2[12:9];
      2'd3:
	  x_first_pktId__h278952 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3[12:9];
    endcase
  end
  always@(nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h278953 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data[8];
      2'd1:
	  x_first_vcId__h278953 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1[8];
      2'd2:
	  x_first_vcId__h278953 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2[8];
      2'd3:
	  x_first_vcId__h278953 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3[8];
    endcase
  end
  always@(nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_data__h278954 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data[7:0];
      2'd1:
	  x_first_data__h278954 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1[7:0];
      2'd2:
	  x_first_data__h278954 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2[7:0];
      2'd3:
	  x_first_data__h278954 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3[7:0];
    endcase
  end
  always@(nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_src__h279112 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data[18:17];
      2'd1:
	  x_first_src__h279112 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1[18:17];
      2'd2:
	  x_first_src__h279112 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2[18:17];
      2'd3:
	  x_first_src__h279112 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3[18:17];
    endcase
  end
  always@(nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_dest__h279113 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data[16:15];
      2'd1:
	  x_first_dest__h279113 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1[16:15];
      2'd2:
	  x_first_dest__h279113 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2[16:15];
      2'd3:
	  x_first_dest__h279113 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3[16:15];
    endcase
  end
  always@(nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h279114 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data[14:13];
      2'd1:
	  x_first_fltId__h279114 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1[14:13];
      2'd2:
	  x_first_fltId__h279114 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2[14:13];
      2'd3:
	  x_first_fltId__h279114 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3[14:13];
    endcase
  end
  always@(nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h279115 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data[12:9];
      2'd1:
	  x_first_pktId__h279115 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1[12:9];
      2'd2:
	  x_first_pktId__h279115 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2[12:9];
      2'd3:
	  x_first_pktId__h279115 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3[12:9];
    endcase
  end
  always@(nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h279116 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data[8];
      2'd1:
	  x_first_vcId__h279116 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1[8];
      2'd2:
	  x_first_vcId__h279116 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2[8];
      2'd3:
	  x_first_vcId__h279116 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3[8];
    endcase
  end
  always@(nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_src__h281049 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data[18:17];
      2'd1:
	  x_first_src__h281049 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1[18:17];
      2'd2:
	  x_first_src__h281049 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2[18:17];
      2'd3:
	  x_first_src__h281049 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3[18:17];
    endcase
  end
  always@(nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_data__h279117 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data[7:0];
      2'd1:
	  x_first_data__h279117 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1[7:0];
      2'd2:
	  x_first_data__h279117 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2[7:0];
      2'd3:
	  x_first_data__h279117 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3[7:0];
    endcase
  end
  always@(nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_dest__h281050 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data[16:15];
      2'd1:
	  x_first_dest__h281050 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1[16:15];
      2'd2:
	  x_first_dest__h281050 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2[16:15];
      2'd3:
	  x_first_dest__h281050 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3[16:15];
    endcase
  end
  always@(nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h281051 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data[14:13];
      2'd1:
	  x_first_fltId__h281051 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1[14:13];
      2'd2:
	  x_first_fltId__h281051 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2[14:13];
      2'd3:
	  x_first_fltId__h281051 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3[14:13];
    endcase
  end
  always@(nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h281052 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data[12:9];
      2'd1:
	  x_first_pktId__h281052 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1[12:9];
      2'd2:
	  x_first_pktId__h281052 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2[12:9];
      2'd3:
	  x_first_pktId__h281052 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3[12:9];
    endcase
  end
  always@(nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h281053 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data[8];
      2'd1:
	  x_first_vcId__h281053 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1[8];
      2'd2:
	  x_first_vcId__h281053 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2[8];
      2'd3:
	  x_first_vcId__h281053 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3[8];
    endcase
  end
  always@(nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_data__h281054 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data[7:0];
      2'd1:
	  x_first_data__h281054 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1[7:0];
      2'd2:
	  x_first_data__h281054 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2[7:0];
      2'd3:
	  x_first_data__h281054 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3[7:0];
    endcase
  end
  always@(nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_dest__h281213 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data[16:15];
      2'd1:
	  x_first_dest__h281213 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1[16:15];
      2'd2:
	  x_first_dest__h281213 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2[16:15];
      2'd3:
	  x_first_dest__h281213 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3[16:15];
    endcase
  end
  always@(nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_src__h281212 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data[18:17];
      2'd1:
	  x_first_src__h281212 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1[18:17];
      2'd2:
	  x_first_src__h281212 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2[18:17];
      2'd3:
	  x_first_src__h281212 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3[18:17];
    endcase
  end
  always@(nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h281214 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data[14:13];
      2'd1:
	  x_first_fltId__h281214 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1[14:13];
      2'd2:
	  x_first_fltId__h281214 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2[14:13];
      2'd3:
	  x_first_fltId__h281214 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3[14:13];
    endcase
  end
  always@(nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h281215 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data[12:9];
      2'd1:
	  x_first_pktId__h281215 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1[12:9];
      2'd2:
	  x_first_pktId__h281215 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2[12:9];
      2'd3:
	  x_first_pktId__h281215 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3[12:9];
    endcase
  end
  always@(nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h281216 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data[8];
      2'd1:
	  x_first_vcId__h281216 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1[8];
      2'd2:
	  x_first_vcId__h281216 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2[8];
      2'd3:
	  x_first_vcId__h281216 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3[8];
    endcase
  end
  always@(nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_data__h281217 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data[7:0];
      2'd1:
	  x_first_data__h281217 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1[7:0];
      2'd2:
	  x_first_data__h281217 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2[7:0];
      2'd3:
	  x_first_data__h281217 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3[7:0];
    endcase
  end
  always@(nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_r or
	  nodeVector_2_flitToPacket_indexPool_indexFifo_data_7 or
	  nodeVector_2_flitToPacket_indexPool_indexFifo_data or
	  nodeVector_2_flitToPacket_indexPool_indexFifo_data_1 or
	  nodeVector_2_flitToPacket_indexPool_indexFifo_data_2 or
	  nodeVector_2_flitToPacket_indexPool_indexFifo_data_3 or
	  nodeVector_2_flitToPacket_indexPool_indexFifo_data_4 or
	  nodeVector_2_flitToPacket_indexPool_indexFifo_data_5 or
	  nodeVector_2_flitToPacket_indexPool_indexFifo_data_6)
  begin
    case (nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_r[2:0])
      3'd0: v__h406232 = nodeVector_2_flitToPacket_indexPool_indexFifo_data;
      3'd1: v__h406232 = nodeVector_2_flitToPacket_indexPool_indexFifo_data_1;
      3'd2: v__h406232 = nodeVector_2_flitToPacket_indexPool_indexFifo_data_2;
      3'd3: v__h406232 = nodeVector_2_flitToPacket_indexPool_indexFifo_data_3;
      3'd4: v__h406232 = nodeVector_2_flitToPacket_indexPool_indexFifo_data_4;
      3'd5: v__h406232 = nodeVector_2_flitToPacket_indexPool_indexFifo_data_5;
      3'd6: v__h406232 = nodeVector_2_flitToPacket_indexPool_indexFifo_data_6;
      3'd7: v__h406232 = nodeVector_2_flitToPacket_indexPool_indexFifo_data_7;
    endcase
  end
  always@(nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_src__h417581 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data[18:17];
      2'd1:
	  x_first_src__h417581 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data_1[18:17];
      2'd2:
	  x_first_src__h417581 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data_2[18:17];
      2'd3:
	  x_first_src__h417581 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data_3[18:17];
    endcase
  end
  always@(nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_dest__h417582 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data[16:15];
      2'd1:
	  x_first_dest__h417582 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data_1[16:15];
      2'd2:
	  x_first_dest__h417582 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data_2[16:15];
      2'd3:
	  x_first_dest__h417582 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data_3[16:15];
    endcase
  end
  always@(nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h417583 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data[14:13];
      2'd1:
	  x_first_fltId__h417583 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data_1[14:13];
      2'd2:
	  x_first_fltId__h417583 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data_2[14:13];
      2'd3:
	  x_first_fltId__h417583 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data_3[14:13];
    endcase
  end
  always@(nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h417584 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data[12:9];
      2'd1:
	  x_first_pktId__h417584 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data_1[12:9];
      2'd2:
	  x_first_pktId__h417584 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data_2[12:9];
      2'd3:
	  x_first_pktId__h417584 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data_3[12:9];
    endcase
  end
  always@(nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_data__h417586 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data[7:0];
      2'd1:
	  x_first_data__h417586 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data_1[7:0];
      2'd2:
	  x_first_data__h417586 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data_2[7:0];
      2'd3:
	  x_first_data__h417586 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data_3[7:0];
    endcase
  end
  always@(nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h417585 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data[8];
      2'd1:
	  x_first_vcId__h417585 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data_1[8];
      2'd2:
	  x_first_vcId__h417585 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data_2[8];
      2'd3:
	  x_first_vcId__h417585 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data_3[8];
    endcase
  end
  always@(nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_src__h417744 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data[18:17];
      2'd1:
	  x_first_src__h417744 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data_1[18:17];
      2'd2:
	  x_first_src__h417744 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data_2[18:17];
      2'd3:
	  x_first_src__h417744 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data_3[18:17];
    endcase
  end
  always@(nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_dest__h417745 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data[16:15];
      2'd1:
	  x_first_dest__h417745 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data_1[16:15];
      2'd2:
	  x_first_dest__h417745 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data_2[16:15];
      2'd3:
	  x_first_dest__h417745 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data_3[16:15];
    endcase
  end
  always@(nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h417746 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data[14:13];
      2'd1:
	  x_first_fltId__h417746 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data_1[14:13];
      2'd2:
	  x_first_fltId__h417746 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data_2[14:13];
      2'd3:
	  x_first_fltId__h417746 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data_3[14:13];
    endcase
  end
  always@(nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h417747 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data[12:9];
      2'd1:
	  x_first_pktId__h417747 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data_1[12:9];
      2'd2:
	  x_first_pktId__h417747 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data_2[12:9];
      2'd3:
	  x_first_pktId__h417747 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data_3[12:9];
    endcase
  end
  always@(nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h417748 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data[8];
      2'd1:
	  x_first_vcId__h417748 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data_1[8];
      2'd2:
	  x_first_vcId__h417748 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data_2[8];
      2'd3:
	  x_first_vcId__h417748 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data_3[8];
    endcase
  end
  always@(nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_src__h420209 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data[18:17];
      2'd1:
	  x_first_src__h420209 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1[18:17];
      2'd2:
	  x_first_src__h420209 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2[18:17];
      2'd3:
	  x_first_src__h420209 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3[18:17];
    endcase
  end
  always@(nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_data__h417749 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data[7:0];
      2'd1:
	  x_first_data__h417749 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data_1[7:0];
      2'd2:
	  x_first_data__h417749 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data_2[7:0];
      2'd3:
	  x_first_data__h417749 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data_3[7:0];
    endcase
  end
  always@(nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_dest__h420210 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data[16:15];
      2'd1:
	  x_first_dest__h420210 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1[16:15];
      2'd2:
	  x_first_dest__h420210 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2[16:15];
      2'd3:
	  x_first_dest__h420210 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3[16:15];
    endcase
  end
  always@(nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h420211 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data[14:13];
      2'd1:
	  x_first_fltId__h420211 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1[14:13];
      2'd2:
	  x_first_fltId__h420211 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2[14:13];
      2'd3:
	  x_first_fltId__h420211 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3[14:13];
    endcase
  end
  always@(nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h420212 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data[12:9];
      2'd1:
	  x_first_pktId__h420212 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1[12:9];
      2'd2:
	  x_first_pktId__h420212 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2[12:9];
      2'd3:
	  x_first_pktId__h420212 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3[12:9];
    endcase
  end
  always@(nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h420213 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data[8];
      2'd1:
	  x_first_vcId__h420213 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1[8];
      2'd2:
	  x_first_vcId__h420213 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2[8];
      2'd3:
	  x_first_vcId__h420213 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3[8];
    endcase
  end
  always@(nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_data__h420214 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data[7:0];
      2'd1:
	  x_first_data__h420214 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1[7:0];
      2'd2:
	  x_first_data__h420214 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2[7:0];
      2'd3:
	  x_first_data__h420214 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3[7:0];
    endcase
  end
  always@(nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_dest__h420373 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data[16:15];
      2'd1:
	  x_first_dest__h420373 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1[16:15];
      2'd2:
	  x_first_dest__h420373 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2[16:15];
      2'd3:
	  x_first_dest__h420373 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3[16:15];
    endcase
  end
  always@(nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_src__h420372 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data[18:17];
      2'd1:
	  x_first_src__h420372 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1[18:17];
      2'd2:
	  x_first_src__h420372 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2[18:17];
      2'd3:
	  x_first_src__h420372 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3[18:17];
    endcase
  end
  always@(nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h420374 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data[14:13];
      2'd1:
	  x_first_fltId__h420374 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1[14:13];
      2'd2:
	  x_first_fltId__h420374 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2[14:13];
      2'd3:
	  x_first_fltId__h420374 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3[14:13];
    endcase
  end
  always@(nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h420375 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data[12:9];
      2'd1:
	  x_first_pktId__h420375 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1[12:9];
      2'd2:
	  x_first_pktId__h420375 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2[12:9];
      2'd3:
	  x_first_pktId__h420375 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3[12:9];
    endcase
  end
  always@(nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h420376 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data[8];
      2'd1:
	  x_first_vcId__h420376 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1[8];
      2'd2:
	  x_first_vcId__h420376 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2[8];
      2'd3:
	  x_first_vcId__h420376 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3[8];
    endcase
  end
  always@(nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_data__h420377 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data[7:0];
      2'd1:
	  x_first_data__h420377 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1[7:0];
      2'd2:
	  x_first_data__h420377 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2[7:0];
      2'd3:
	  x_first_data__h420377 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3[7:0];
    endcase
  end
  always@(nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_src__h422309 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data[18:17];
      2'd1:
	  x_first_src__h422309 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1[18:17];
      2'd2:
	  x_first_src__h422309 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2[18:17];
      2'd3:
	  x_first_src__h422309 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3[18:17];
    endcase
  end
  always@(nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h422311 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data[14:13];
      2'd1:
	  x_first_fltId__h422311 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1[14:13];
      2'd2:
	  x_first_fltId__h422311 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2[14:13];
      2'd3:
	  x_first_fltId__h422311 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3[14:13];
    endcase
  end
  always@(nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_dest__h422310 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data[16:15];
      2'd1:
	  x_first_dest__h422310 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1[16:15];
      2'd2:
	  x_first_dest__h422310 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2[16:15];
      2'd3:
	  x_first_dest__h422310 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3[16:15];
    endcase
  end
  always@(nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h422312 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data[12:9];
      2'd1:
	  x_first_pktId__h422312 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1[12:9];
      2'd2:
	  x_first_pktId__h422312 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2[12:9];
      2'd3:
	  x_first_pktId__h422312 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3[12:9];
    endcase
  end
  always@(nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h422313 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data[8];
      2'd1:
	  x_first_vcId__h422313 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1[8];
      2'd2:
	  x_first_vcId__h422313 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2[8];
      2'd3:
	  x_first_vcId__h422313 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3[8];
    endcase
  end
  always@(nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_data__h422314 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data[7:0];
      2'd1:
	  x_first_data__h422314 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1[7:0];
      2'd2:
	  x_first_data__h422314 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2[7:0];
      2'd3:
	  x_first_data__h422314 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3[7:0];
    endcase
  end
  always@(nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_src__h422472 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data[18:17];
      2'd1:
	  x_first_src__h422472 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1[18:17];
      2'd2:
	  x_first_src__h422472 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2[18:17];
      2'd3:
	  x_first_src__h422472 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3[18:17];
    endcase
  end
  always@(nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_dest__h422473 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data[16:15];
      2'd1:
	  x_first_dest__h422473 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1[16:15];
      2'd2:
	  x_first_dest__h422473 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2[16:15];
      2'd3:
	  x_first_dest__h422473 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3[16:15];
    endcase
  end
  always@(nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h422475 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data[12:9];
      2'd1:
	  x_first_pktId__h422475 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1[12:9];
      2'd2:
	  x_first_pktId__h422475 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2[12:9];
      2'd3:
	  x_first_pktId__h422475 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3[12:9];
    endcase
  end
  always@(nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h422474 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data[14:13];
      2'd1:
	  x_first_fltId__h422474 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1[14:13];
      2'd2:
	  x_first_fltId__h422474 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2[14:13];
      2'd3:
	  x_first_fltId__h422474 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3[14:13];
    endcase
  end
  always@(nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h422476 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data[8];
      2'd1:
	  x_first_vcId__h422476 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1[8];
      2'd2:
	  x_first_vcId__h422476 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2[8];
      2'd3:
	  x_first_vcId__h422476 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3[8];
    endcase
  end
  always@(nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_data__h422477 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data[7:0];
      2'd1:
	  x_first_data__h422477 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1[7:0];
      2'd2:
	  x_first_data__h422477 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2[7:0];
      2'd3:
	  x_first_data__h422477 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3[7:0];
    endcase
  end
  always@(nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_r or
	  nodeVector_3_flitToPacket_indexPool_indexFifo_data_7 or
	  nodeVector_3_flitToPacket_indexPool_indexFifo_data or
	  nodeVector_3_flitToPacket_indexPool_indexFifo_data_1 or
	  nodeVector_3_flitToPacket_indexPool_indexFifo_data_2 or
	  nodeVector_3_flitToPacket_indexPool_indexFifo_data_3 or
	  nodeVector_3_flitToPacket_indexPool_indexFifo_data_4 or
	  nodeVector_3_flitToPacket_indexPool_indexFifo_data_5 or
	  nodeVector_3_flitToPacket_indexPool_indexFifo_data_6)
  begin
    case (nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_r[2:0])
      3'd0: v__h547492 = nodeVector_3_flitToPacket_indexPool_indexFifo_data;
      3'd1: v__h547492 = nodeVector_3_flitToPacket_indexPool_indexFifo_data_1;
      3'd2: v__h547492 = nodeVector_3_flitToPacket_indexPool_indexFifo_data_2;
      3'd3: v__h547492 = nodeVector_3_flitToPacket_indexPool_indexFifo_data_3;
      3'd4: v__h547492 = nodeVector_3_flitToPacket_indexPool_indexFifo_data_4;
      3'd5: v__h547492 = nodeVector_3_flitToPacket_indexPool_indexFifo_data_5;
      3'd6: v__h547492 = nodeVector_3_flitToPacket_indexPool_indexFifo_data_6;
      3'd7: v__h547492 = nodeVector_3_flitToPacket_indexPool_indexFifo_data_7;
    endcase
  end
  always@(nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_src__h558841 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data[18:17];
      2'd1:
	  x_first_src__h558841 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data_1[18:17];
      2'd2:
	  x_first_src__h558841 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data_2[18:17];
      2'd3:
	  x_first_src__h558841 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data_3[18:17];
    endcase
  end
  always@(nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_dest__h558842 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data[16:15];
      2'd1:
	  x_first_dest__h558842 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data_1[16:15];
      2'd2:
	  x_first_dest__h558842 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data_2[16:15];
      2'd3:
	  x_first_dest__h558842 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data_3[16:15];
    endcase
  end
  always@(nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h558843 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data[14:13];
      2'd1:
	  x_first_fltId__h558843 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data_1[14:13];
      2'd2:
	  x_first_fltId__h558843 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data_2[14:13];
      2'd3:
	  x_first_fltId__h558843 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data_3[14:13];
    endcase
  end
  always@(nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h558844 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data[12:9];
      2'd1:
	  x_first_pktId__h558844 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data_1[12:9];
      2'd2:
	  x_first_pktId__h558844 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data_2[12:9];
      2'd3:
	  x_first_pktId__h558844 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data_3[12:9];
    endcase
  end
  always@(nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h558845 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data[8];
      2'd1:
	  x_first_vcId__h558845 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data_1[8];
      2'd2:
	  x_first_vcId__h558845 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data_2[8];
      2'd3:
	  x_first_vcId__h558845 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data_3[8];
    endcase
  end
  always@(nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_data__h558846 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data[7:0];
      2'd1:
	  x_first_data__h558846 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data_1[7:0];
      2'd2:
	  x_first_data__h558846 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data_2[7:0];
      2'd3:
	  x_first_data__h558846 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data_3[7:0];
    endcase
  end
  always@(nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_dest__h559005 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data[16:15];
      2'd1:
	  x_first_dest__h559005 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data_1[16:15];
      2'd2:
	  x_first_dest__h559005 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data_2[16:15];
      2'd3:
	  x_first_dest__h559005 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data_3[16:15];
    endcase
  end
  always@(nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_src__h559004 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data[18:17];
      2'd1:
	  x_first_src__h559004 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data_1[18:17];
      2'd2:
	  x_first_src__h559004 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data_2[18:17];
      2'd3:
	  x_first_src__h559004 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data_3[18:17];
    endcase
  end
  always@(nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h559006 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data[14:13];
      2'd1:
	  x_first_fltId__h559006 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data_1[14:13];
      2'd2:
	  x_first_fltId__h559006 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data_2[14:13];
      2'd3:
	  x_first_fltId__h559006 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data_3[14:13];
    endcase
  end
  always@(nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h559007 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data[12:9];
      2'd1:
	  x_first_pktId__h559007 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data_1[12:9];
      2'd2:
	  x_first_pktId__h559007 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data_2[12:9];
      2'd3:
	  x_first_pktId__h559007 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data_3[12:9];
    endcase
  end
  always@(nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h559008 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data[8];
      2'd1:
	  x_first_vcId__h559008 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data_1[8];
      2'd2:
	  x_first_vcId__h559008 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data_2[8];
      2'd3:
	  x_first_vcId__h559008 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data_3[8];
    endcase
  end
  always@(nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_data__h559009 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data[7:0];
      2'd1:
	  x_first_data__h559009 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data_1[7:0];
      2'd2:
	  x_first_data__h559009 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data_2[7:0];
      2'd3:
	  x_first_data__h559009 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data_3[7:0];
    endcase
  end
  always@(nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_src__h561746 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data[18:17];
      2'd1:
	  x_first_src__h561746 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1[18:17];
      2'd2:
	  x_first_src__h561746 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2[18:17];
      2'd3:
	  x_first_src__h561746 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3[18:17];
    endcase
  end
  always@(nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h561748 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data[14:13];
      2'd1:
	  x_first_fltId__h561748 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1[14:13];
      2'd2:
	  x_first_fltId__h561748 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2[14:13];
      2'd3:
	  x_first_fltId__h561748 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3[14:13];
    endcase
  end
  always@(nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_dest__h561747 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data[16:15];
      2'd1:
	  x_first_dest__h561747 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1[16:15];
      2'd2:
	  x_first_dest__h561747 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2[16:15];
      2'd3:
	  x_first_dest__h561747 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3[16:15];
    endcase
  end
  always@(nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h561749 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data[12:9];
      2'd1:
	  x_first_pktId__h561749 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1[12:9];
      2'd2:
	  x_first_pktId__h561749 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2[12:9];
      2'd3:
	  x_first_pktId__h561749 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3[12:9];
    endcase
  end
  always@(nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h561750 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data[8];
      2'd1:
	  x_first_vcId__h561750 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1[8];
      2'd2:
	  x_first_vcId__h561750 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2[8];
      2'd3:
	  x_first_vcId__h561750 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3[8];
    endcase
  end
  always@(nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_data__h561751 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data[7:0];
      2'd1:
	  x_first_data__h561751 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1[7:0];
      2'd2:
	  x_first_data__h561751 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2[7:0];
      2'd3:
	  x_first_data__h561751 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3[7:0];
    endcase
  end
  always@(nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_src__h561909 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data[18:17];
      2'd1:
	  x_first_src__h561909 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1[18:17];
      2'd2:
	  x_first_src__h561909 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2[18:17];
      2'd3:
	  x_first_src__h561909 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3[18:17];
    endcase
  end
  always@(nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_dest__h561910 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data[16:15];
      2'd1:
	  x_first_dest__h561910 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1[16:15];
      2'd2:
	  x_first_dest__h561910 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2[16:15];
      2'd3:
	  x_first_dest__h561910 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3[16:15];
    endcase
  end
  always@(nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h561911 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data[14:13];
      2'd1:
	  x_first_fltId__h561911 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1[14:13];
      2'd2:
	  x_first_fltId__h561911 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2[14:13];
      2'd3:
	  x_first_fltId__h561911 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3[14:13];
    endcase
  end
  always@(nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h561912 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data[12:9];
      2'd1:
	  x_first_pktId__h561912 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1[12:9];
      2'd2:
	  x_first_pktId__h561912 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2[12:9];
      2'd3:
	  x_first_pktId__h561912 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3[12:9];
    endcase
  end
  always@(nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h561913 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data[8];
      2'd1:
	  x_first_vcId__h561913 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1[8];
      2'd2:
	  x_first_vcId__h561913 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2[8];
      2'd3:
	  x_first_vcId__h561913 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3[8];
    endcase
  end
  always@(nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_data__h561914 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data[7:0];
      2'd1:
	  x_first_data__h561914 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1[7:0];
      2'd2:
	  x_first_data__h561914 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2[7:0];
      2'd3:
	  x_first_data__h561914 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3[7:0];
    endcase
  end
  always@(nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_src__h563846 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data[18:17];
      2'd1:
	  x_first_src__h563846 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1[18:17];
      2'd2:
	  x_first_src__h563846 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2[18:17];
      2'd3:
	  x_first_src__h563846 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3[18:17];
    endcase
  end
  always@(nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_dest__h563847 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data[16:15];
      2'd1:
	  x_first_dest__h563847 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1[16:15];
      2'd2:
	  x_first_dest__h563847 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2[16:15];
      2'd3:
	  x_first_dest__h563847 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3[16:15];
    endcase
  end
  always@(nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h563848 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data[14:13];
      2'd1:
	  x_first_fltId__h563848 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1[14:13];
      2'd2:
	  x_first_fltId__h563848 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2[14:13];
      2'd3:
	  x_first_fltId__h563848 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3[14:13];
    endcase
  end
  always@(nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h563849 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data[12:9];
      2'd1:
	  x_first_pktId__h563849 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1[12:9];
      2'd2:
	  x_first_pktId__h563849 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2[12:9];
      2'd3:
	  x_first_pktId__h563849 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3[12:9];
    endcase
  end
  always@(nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_data__h563851 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data[7:0];
      2'd1:
	  x_first_data__h563851 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1[7:0];
      2'd2:
	  x_first_data__h563851 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2[7:0];
      2'd3:
	  x_first_data__h563851 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3[7:0];
    endcase
  end
  always@(nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h563850 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data[8];
      2'd1:
	  x_first_vcId__h563850 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1[8];
      2'd2:
	  x_first_vcId__h563850 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2[8];
      2'd3:
	  x_first_vcId__h563850 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3[8];
    endcase
  end
  always@(nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_src__h564009 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data[18:17];
      2'd1:
	  x_first_src__h564009 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1[18:17];
      2'd2:
	  x_first_src__h564009 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2[18:17];
      2'd3:
	  x_first_src__h564009 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3[18:17];
    endcase
  end
  always@(nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_dest__h564010 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data[16:15];
      2'd1:
	  x_first_dest__h564010 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1[16:15];
      2'd2:
	  x_first_dest__h564010 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2[16:15];
      2'd3:
	  x_first_dest__h564010 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3[16:15];
    endcase
  end
  always@(nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_fltId__h564011 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data[14:13];
      2'd1:
	  x_first_fltId__h564011 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1[14:13];
      2'd2:
	  x_first_fltId__h564011 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2[14:13];
      2'd3:
	  x_first_fltId__h564011 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3[14:13];
    endcase
  end
  always@(nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_pktId__h564012 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data[12:9];
      2'd1:
	  x_first_pktId__h564012 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1[12:9];
      2'd2:
	  x_first_pktId__h564012 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2[12:9];
      2'd3:
	  x_first_pktId__h564012 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3[12:9];
    endcase
  end
  always@(nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_vcId__h564013 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data[8];
      2'd1:
	  x_first_vcId__h564013 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1[8];
      2'd2:
	  x_first_vcId__h564013 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2[8];
      2'd3:
	  x_first_vcId__h564013 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3[8];
    endcase
  end
  always@(nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  x_first_data__h564014 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data[7:0];
      2'd1:
	  x_first_data__h564014 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1[7:0];
      2'd2:
	  x_first_data__h564014 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2[7:0];
      2'd3:
	  x_first_data__h564014 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3[7:0];
    endcase
  end
  always@(nodeVector_0_packetToFlit_flitFifo_deqP_r or
	  nodeVector_0_packetToFlit_flitFifo_data_3 or
	  nodeVector_0_packetToFlit_flitFifo_data or
	  nodeVector_0_packetToFlit_flitFifo_data_1 or
	  nodeVector_0_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_0_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2302 =
	      !nodeVector_0_packetToFlit_flitFifo_data[8];
      2'd1:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2302 =
	      !nodeVector_0_packetToFlit_flitFifo_data_1[8];
      2'd2:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2302 =
	      !nodeVector_0_packetToFlit_flitFifo_data_2[8];
      2'd3:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2302 =
	      !nodeVector_0_packetToFlit_flitFifo_data_3[8];
    endcase
  end
  always@(nodeVector_0_packetToFlit_flitFifo_deqP_r or
	  nodeVector_0_packetToFlit_flitFifo_data_3 or
	  nodeVector_0_packetToFlit_flitFifo_data or
	  nodeVector_0_packetToFlit_flitFifo_data_1 or
	  nodeVector_0_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_0_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2373 =
	      nodeVector_0_packetToFlit_flitFifo_data[8];
      2'd1:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2373 =
	      nodeVector_0_packetToFlit_flitFifo_data_1[8];
      2'd2:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2373 =
	      nodeVector_0_packetToFlit_flitFifo_data_2[8];
      2'd3:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2373 =
	      nodeVector_0_packetToFlit_flitFifo_data_3[8];
    endcase
  end
  always@(nodeVector_1_packetToFlit_flitFifo_deqP_r or
	  nodeVector_1_packetToFlit_flitFifo_data_3 or
	  nodeVector_1_packetToFlit_flitFifo_data or
	  nodeVector_1_packetToFlit_flitFifo_data_1 or
	  nodeVector_1_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_1_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5202 =
	      !nodeVector_1_packetToFlit_flitFifo_data[8];
      2'd1:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5202 =
	      !nodeVector_1_packetToFlit_flitFifo_data_1[8];
      2'd2:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5202 =
	      !nodeVector_1_packetToFlit_flitFifo_data_2[8];
      2'd3:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5202 =
	      !nodeVector_1_packetToFlit_flitFifo_data_3[8];
    endcase
  end
  always@(nodeVector_1_packetToFlit_flitFifo_deqP_r or
	  nodeVector_1_packetToFlit_flitFifo_data_3 or
	  nodeVector_1_packetToFlit_flitFifo_data or
	  nodeVector_1_packetToFlit_flitFifo_data_1 or
	  nodeVector_1_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_1_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5273 =
	      nodeVector_1_packetToFlit_flitFifo_data[8];
      2'd1:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5273 =
	      nodeVector_1_packetToFlit_flitFifo_data_1[8];
      2'd2:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5273 =
	      nodeVector_1_packetToFlit_flitFifo_data_2[8];
      2'd3:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5273 =
	      nodeVector_1_packetToFlit_flitFifo_data_3[8];
    endcase
  end
  always@(nodeVector_2_packetToFlit_flitFifo_deqP_r or
	  nodeVector_2_packetToFlit_flitFifo_data_3 or
	  nodeVector_2_packetToFlit_flitFifo_data or
	  nodeVector_2_packetToFlit_flitFifo_data_1 or
	  nodeVector_2_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_2_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8102 =
	      !nodeVector_2_packetToFlit_flitFifo_data[8];
      2'd1:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8102 =
	      !nodeVector_2_packetToFlit_flitFifo_data_1[8];
      2'd2:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8102 =
	      !nodeVector_2_packetToFlit_flitFifo_data_2[8];
      2'd3:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8102 =
	      !nodeVector_2_packetToFlit_flitFifo_data_3[8];
    endcase
  end
  always@(nodeVector_2_packetToFlit_flitFifo_deqP_r or
	  nodeVector_2_packetToFlit_flitFifo_data_3 or
	  nodeVector_2_packetToFlit_flitFifo_data or
	  nodeVector_2_packetToFlit_flitFifo_data_1 or
	  nodeVector_2_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_2_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8173 =
	      nodeVector_2_packetToFlit_flitFifo_data[8];
      2'd1:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8173 =
	      nodeVector_2_packetToFlit_flitFifo_data_1[8];
      2'd2:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8173 =
	      nodeVector_2_packetToFlit_flitFifo_data_2[8];
      2'd3:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8173 =
	      nodeVector_2_packetToFlit_flitFifo_data_3[8];
    endcase
  end
  always@(nodeVector_3_packetToFlit_flitFifo_deqP_r or
	  nodeVector_3_packetToFlit_flitFifo_data_3 or
	  nodeVector_3_packetToFlit_flitFifo_data or
	  nodeVector_3_packetToFlit_flitFifo_data_1 or
	  nodeVector_3_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_3_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11002 =
	      !nodeVector_3_packetToFlit_flitFifo_data[8];
      2'd1:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11002 =
	      !nodeVector_3_packetToFlit_flitFifo_data_1[8];
      2'd2:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11002 =
	      !nodeVector_3_packetToFlit_flitFifo_data_2[8];
      2'd3:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11002 =
	      !nodeVector_3_packetToFlit_flitFifo_data_3[8];
    endcase
  end
  always@(nodeVector_3_packetToFlit_flitFifo_deqP_r or
	  nodeVector_3_packetToFlit_flitFifo_data_3 or
	  nodeVector_3_packetToFlit_flitFifo_data or
	  nodeVector_3_packetToFlit_flitFifo_data_1 or
	  nodeVector_3_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_3_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11073 =
	      nodeVector_3_packetToFlit_flitFifo_data[8];
      2'd1:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11073 =
	      nodeVector_3_packetToFlit_flitFifo_data_1[8];
      2'd2:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11073 =
	      nodeVector_3_packetToFlit_flitFifo_data_2[8];
      2'd3:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11073 =
	      nodeVector_3_packetToFlit_flitFifo_data_3[8];
    endcase
  end
  always@(nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_0_clientVcFifo_vcFifoArr_1_deq_ETC__q33 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data[8:0];
      2'd1:
	  CASE_nodeVector_0_clientVcFifo_vcFifoArr_1_deq_ETC__q33 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data_1[8:0];
      2'd2:
	  CASE_nodeVector_0_clientVcFifo_vcFifoArr_1_deq_ETC__q33 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data_2[8:0];
      2'd3:
	  CASE_nodeVector_0_clientVcFifo_vcFifoArr_1_deq_ETC__q33 =
	      nodeVector_0_clientVcFifo_vcFifoArr_1_data_3[8:0];
    endcase
  end
  always@(nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_0_upRingVcFifo_vcFifoArr_1_deq_ETC__q34 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data[8:0];
      2'd1:
	  CASE_nodeVector_0_upRingVcFifo_vcFifoArr_1_deq_ETC__q34 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1[8:0];
      2'd2:
	  CASE_nodeVector_0_upRingVcFifo_vcFifoArr_1_deq_ETC__q34 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2[8:0];
      2'd3:
	  CASE_nodeVector_0_upRingVcFifo_vcFifoArr_1_deq_ETC__q34 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3[8:0];
    endcase
  end
  always@(nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_0_downRingVcFifo_vcFifoArr_1_d_ETC__q35 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data[8:0];
      2'd1:
	  CASE_nodeVector_0_downRingVcFifo_vcFifoArr_1_d_ETC__q35 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1[8:0];
      2'd2:
	  CASE_nodeVector_0_downRingVcFifo_vcFifoArr_1_d_ETC__q35 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2[8:0];
      2'd3:
	  CASE_nodeVector_0_downRingVcFifo_vcFifoArr_1_d_ETC__q35 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3[8:0];
    endcase
  end
  always@(nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_1_clientVcFifo_vcFifoArr_1_deq_ETC__q36 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data[8:0];
      2'd1:
	  CASE_nodeVector_1_clientVcFifo_vcFifoArr_1_deq_ETC__q36 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data_1[8:0];
      2'd2:
	  CASE_nodeVector_1_clientVcFifo_vcFifoArr_1_deq_ETC__q36 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data_2[8:0];
      2'd3:
	  CASE_nodeVector_1_clientVcFifo_vcFifoArr_1_deq_ETC__q36 =
	      nodeVector_1_clientVcFifo_vcFifoArr_1_data_3[8:0];
    endcase
  end
  always@(nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_1_upRingVcFifo_vcFifoArr_1_deq_ETC__q37 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data[8:0];
      2'd1:
	  CASE_nodeVector_1_upRingVcFifo_vcFifoArr_1_deq_ETC__q37 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1[8:0];
      2'd2:
	  CASE_nodeVector_1_upRingVcFifo_vcFifoArr_1_deq_ETC__q37 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2[8:0];
      2'd3:
	  CASE_nodeVector_1_upRingVcFifo_vcFifoArr_1_deq_ETC__q37 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3[8:0];
    endcase
  end
  always@(nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_1_downRingVcFifo_vcFifoArr_1_d_ETC__q38 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data[8:0];
      2'd1:
	  CASE_nodeVector_1_downRingVcFifo_vcFifoArr_1_d_ETC__q38 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1[8:0];
      2'd2:
	  CASE_nodeVector_1_downRingVcFifo_vcFifoArr_1_d_ETC__q38 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2[8:0];
      2'd3:
	  CASE_nodeVector_1_downRingVcFifo_vcFifoArr_1_d_ETC__q38 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3[8:0];
    endcase
  end
  always@(nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_2_upRingVcFifo_vcFifoArr_1_deq_ETC__q39 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data[8:0];
      2'd1:
	  CASE_nodeVector_2_upRingVcFifo_vcFifoArr_1_deq_ETC__q39 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1[8:0];
      2'd2:
	  CASE_nodeVector_2_upRingVcFifo_vcFifoArr_1_deq_ETC__q39 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2[8:0];
      2'd3:
	  CASE_nodeVector_2_upRingVcFifo_vcFifoArr_1_deq_ETC__q39 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3[8:0];
    endcase
  end
  always@(nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_2_clientVcFifo_vcFifoArr_1_deq_ETC__q40 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data[8:0];
      2'd1:
	  CASE_nodeVector_2_clientVcFifo_vcFifoArr_1_deq_ETC__q40 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data_1[8:0];
      2'd2:
	  CASE_nodeVector_2_clientVcFifo_vcFifoArr_1_deq_ETC__q40 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data_2[8:0];
      2'd3:
	  CASE_nodeVector_2_clientVcFifo_vcFifoArr_1_deq_ETC__q40 =
	      nodeVector_2_clientVcFifo_vcFifoArr_1_data_3[8:0];
    endcase
  end
  always@(nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_2_downRingVcFifo_vcFifoArr_1_d_ETC__q41 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data[8:0];
      2'd1:
	  CASE_nodeVector_2_downRingVcFifo_vcFifoArr_1_d_ETC__q41 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1[8:0];
      2'd2:
	  CASE_nodeVector_2_downRingVcFifo_vcFifoArr_1_d_ETC__q41 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2[8:0];
      2'd3:
	  CASE_nodeVector_2_downRingVcFifo_vcFifoArr_1_d_ETC__q41 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3[8:0];
    endcase
  end
  always@(nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_3_clientVcFifo_vcFifoArr_1_deq_ETC__q42 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data[8:0];
      2'd1:
	  CASE_nodeVector_3_clientVcFifo_vcFifoArr_1_deq_ETC__q42 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data_1[8:0];
      2'd2:
	  CASE_nodeVector_3_clientVcFifo_vcFifoArr_1_deq_ETC__q42 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data_2[8:0];
      2'd3:
	  CASE_nodeVector_3_clientVcFifo_vcFifoArr_1_deq_ETC__q42 =
	      nodeVector_3_clientVcFifo_vcFifoArr_1_data_3[8:0];
    endcase
  end
  always@(nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_3_upRingVcFifo_vcFifoArr_1_deq_ETC__q43 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data[8:0];
      2'd1:
	  CASE_nodeVector_3_upRingVcFifo_vcFifoArr_1_deq_ETC__q43 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1[8:0];
      2'd2:
	  CASE_nodeVector_3_upRingVcFifo_vcFifoArr_1_deq_ETC__q43 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2[8:0];
      2'd3:
	  CASE_nodeVector_3_upRingVcFifo_vcFifoArr_1_deq_ETC__q43 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3[8:0];
    endcase
  end
  always@(nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2)
  begin
    case (nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_3_downRingVcFifo_vcFifoArr_1_d_ETC__q44 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data[8:0];
      2'd1:
	  CASE_nodeVector_3_downRingVcFifo_vcFifoArr_1_d_ETC__q44 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1[8:0];
      2'd2:
	  CASE_nodeVector_3_downRingVcFifo_vcFifoArr_1_d_ETC__q44 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2[8:0];
      2'd3:
	  CASE_nodeVector_3_downRingVcFifo_vcFifoArr_1_d_ETC__q44 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3[8:0];
    endcase
  end
  always@(nodeVector_0_packetToFlit_flitFifo_deqP_r or
	  nodeVector_0_packetToFlit_flitFifo_data_3 or
	  nodeVector_0_packetToFlit_flitFifo_data or
	  nodeVector_0_packetToFlit_flitFifo_data_1 or
	  nodeVector_0_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_0_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2315 =
	      nodeVector_0_packetToFlit_flitFifo_data[18:17];
      2'd1:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2315 =
	      nodeVector_0_packetToFlit_flitFifo_data_1[18:17];
      2'd2:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2315 =
	      nodeVector_0_packetToFlit_flitFifo_data_2[18:17];
      2'd3:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2315 =
	      nodeVector_0_packetToFlit_flitFifo_data_3[18:17];
    endcase
  end
  always@(nodeVector_0_packetToFlit_flitFifo_deqP_r or
	  nodeVector_0_packetToFlit_flitFifo_data_3 or
	  nodeVector_0_packetToFlit_flitFifo_data or
	  nodeVector_0_packetToFlit_flitFifo_data_1 or
	  nodeVector_0_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_0_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2323 =
	      nodeVector_0_packetToFlit_flitFifo_data[16:15];
      2'd1:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2323 =
	      nodeVector_0_packetToFlit_flitFifo_data_1[16:15];
      2'd2:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2323 =
	      nodeVector_0_packetToFlit_flitFifo_data_2[16:15];
      2'd3:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2323 =
	      nodeVector_0_packetToFlit_flitFifo_data_3[16:15];
    endcase
  end
  always@(nodeVector_0_packetToFlit_flitFifo_deqP_r or
	  nodeVector_0_packetToFlit_flitFifo_data_3 or
	  nodeVector_0_packetToFlit_flitFifo_data or
	  nodeVector_0_packetToFlit_flitFifo_data_1 or
	  nodeVector_0_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_0_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2331 =
	      nodeVector_0_packetToFlit_flitFifo_data[14:13];
      2'd1:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2331 =
	      nodeVector_0_packetToFlit_flitFifo_data_1[14:13];
      2'd2:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2331 =
	      nodeVector_0_packetToFlit_flitFifo_data_2[14:13];
      2'd3:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2331 =
	      nodeVector_0_packetToFlit_flitFifo_data_3[14:13];
    endcase
  end
  always@(nodeVector_0_packetToFlit_flitFifo_deqP_r or
	  nodeVector_0_packetToFlit_flitFifo_data_3 or
	  nodeVector_0_packetToFlit_flitFifo_data or
	  nodeVector_0_packetToFlit_flitFifo_data_1 or
	  nodeVector_0_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_0_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2339 =
	      nodeVector_0_packetToFlit_flitFifo_data[12:9];
      2'd1:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2339 =
	      nodeVector_0_packetToFlit_flitFifo_data_1[12:9];
      2'd2:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2339 =
	      nodeVector_0_packetToFlit_flitFifo_data_2[12:9];
      2'd3:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2339 =
	      nodeVector_0_packetToFlit_flitFifo_data_3[12:9];
    endcase
  end
  always@(nodeVector_0_packetToFlit_flitFifo_deqP_r or
	  nodeVector_0_packetToFlit_flitFifo_data_3 or
	  nodeVector_0_packetToFlit_flitFifo_data or
	  nodeVector_0_packetToFlit_flitFifo_data_1 or
	  nodeVector_0_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_0_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2351 =
	      nodeVector_0_packetToFlit_flitFifo_data[7:0];
      2'd1:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2351 =
	      nodeVector_0_packetToFlit_flitFifo_data_1[7:0];
      2'd2:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2351 =
	      nodeVector_0_packetToFlit_flitFifo_data_2[7:0];
      2'd3:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2351 =
	      nodeVector_0_packetToFlit_flitFifo_data_3[7:0];
    endcase
  end
  always@(nodeVector_1_packetToFlit_flitFifo_deqP_r or
	  nodeVector_1_packetToFlit_flitFifo_data_3 or
	  nodeVector_1_packetToFlit_flitFifo_data or
	  nodeVector_1_packetToFlit_flitFifo_data_1 or
	  nodeVector_1_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_1_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5215 =
	      nodeVector_1_packetToFlit_flitFifo_data[18:17];
      2'd1:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5215 =
	      nodeVector_1_packetToFlit_flitFifo_data_1[18:17];
      2'd2:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5215 =
	      nodeVector_1_packetToFlit_flitFifo_data_2[18:17];
      2'd3:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5215 =
	      nodeVector_1_packetToFlit_flitFifo_data_3[18:17];
    endcase
  end
  always@(nodeVector_1_packetToFlit_flitFifo_deqP_r or
	  nodeVector_1_packetToFlit_flitFifo_data_3 or
	  nodeVector_1_packetToFlit_flitFifo_data or
	  nodeVector_1_packetToFlit_flitFifo_data_1 or
	  nodeVector_1_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_1_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5223 =
	      nodeVector_1_packetToFlit_flitFifo_data[16:15];
      2'd1:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5223 =
	      nodeVector_1_packetToFlit_flitFifo_data_1[16:15];
      2'd2:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5223 =
	      nodeVector_1_packetToFlit_flitFifo_data_2[16:15];
      2'd3:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5223 =
	      nodeVector_1_packetToFlit_flitFifo_data_3[16:15];
    endcase
  end
  always@(nodeVector_1_packetToFlit_flitFifo_deqP_r or
	  nodeVector_1_packetToFlit_flitFifo_data_3 or
	  nodeVector_1_packetToFlit_flitFifo_data or
	  nodeVector_1_packetToFlit_flitFifo_data_1 or
	  nodeVector_1_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_1_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5231 =
	      nodeVector_1_packetToFlit_flitFifo_data[14:13];
      2'd1:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5231 =
	      nodeVector_1_packetToFlit_flitFifo_data_1[14:13];
      2'd2:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5231 =
	      nodeVector_1_packetToFlit_flitFifo_data_2[14:13];
      2'd3:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5231 =
	      nodeVector_1_packetToFlit_flitFifo_data_3[14:13];
    endcase
  end
  always@(nodeVector_1_packetToFlit_flitFifo_deqP_r or
	  nodeVector_1_packetToFlit_flitFifo_data_3 or
	  nodeVector_1_packetToFlit_flitFifo_data or
	  nodeVector_1_packetToFlit_flitFifo_data_1 or
	  nodeVector_1_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_1_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5239 =
	      nodeVector_1_packetToFlit_flitFifo_data[12:9];
      2'd1:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5239 =
	      nodeVector_1_packetToFlit_flitFifo_data_1[12:9];
      2'd2:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5239 =
	      nodeVector_1_packetToFlit_flitFifo_data_2[12:9];
      2'd3:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5239 =
	      nodeVector_1_packetToFlit_flitFifo_data_3[12:9];
    endcase
  end
  always@(nodeVector_1_packetToFlit_flitFifo_deqP_r or
	  nodeVector_1_packetToFlit_flitFifo_data_3 or
	  nodeVector_1_packetToFlit_flitFifo_data or
	  nodeVector_1_packetToFlit_flitFifo_data_1 or
	  nodeVector_1_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_1_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5251 =
	      nodeVector_1_packetToFlit_flitFifo_data[7:0];
      2'd1:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5251 =
	      nodeVector_1_packetToFlit_flitFifo_data_1[7:0];
      2'd2:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5251 =
	      nodeVector_1_packetToFlit_flitFifo_data_2[7:0];
      2'd3:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5251 =
	      nodeVector_1_packetToFlit_flitFifo_data_3[7:0];
    endcase
  end
  always@(nodeVector_2_packetToFlit_flitFifo_deqP_r or
	  nodeVector_2_packetToFlit_flitFifo_data_3 or
	  nodeVector_2_packetToFlit_flitFifo_data or
	  nodeVector_2_packetToFlit_flitFifo_data_1 or
	  nodeVector_2_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_2_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8123 =
	      nodeVector_2_packetToFlit_flitFifo_data[16:15];
      2'd1:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8123 =
	      nodeVector_2_packetToFlit_flitFifo_data_1[16:15];
      2'd2:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8123 =
	      nodeVector_2_packetToFlit_flitFifo_data_2[16:15];
      2'd3:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8123 =
	      nodeVector_2_packetToFlit_flitFifo_data_3[16:15];
    endcase
  end
  always@(nodeVector_2_packetToFlit_flitFifo_deqP_r or
	  nodeVector_2_packetToFlit_flitFifo_data_3 or
	  nodeVector_2_packetToFlit_flitFifo_data or
	  nodeVector_2_packetToFlit_flitFifo_data_1 or
	  nodeVector_2_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_2_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8115 =
	      nodeVector_2_packetToFlit_flitFifo_data[18:17];
      2'd1:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8115 =
	      nodeVector_2_packetToFlit_flitFifo_data_1[18:17];
      2'd2:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8115 =
	      nodeVector_2_packetToFlit_flitFifo_data_2[18:17];
      2'd3:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8115 =
	      nodeVector_2_packetToFlit_flitFifo_data_3[18:17];
    endcase
  end
  always@(nodeVector_2_packetToFlit_flitFifo_deqP_r or
	  nodeVector_2_packetToFlit_flitFifo_data_3 or
	  nodeVector_2_packetToFlit_flitFifo_data or
	  nodeVector_2_packetToFlit_flitFifo_data_1 or
	  nodeVector_2_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_2_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8131 =
	      nodeVector_2_packetToFlit_flitFifo_data[14:13];
      2'd1:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8131 =
	      nodeVector_2_packetToFlit_flitFifo_data_1[14:13];
      2'd2:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8131 =
	      nodeVector_2_packetToFlit_flitFifo_data_2[14:13];
      2'd3:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8131 =
	      nodeVector_2_packetToFlit_flitFifo_data_3[14:13];
    endcase
  end
  always@(nodeVector_2_packetToFlit_flitFifo_deqP_r or
	  nodeVector_2_packetToFlit_flitFifo_data_3 or
	  nodeVector_2_packetToFlit_flitFifo_data or
	  nodeVector_2_packetToFlit_flitFifo_data_1 or
	  nodeVector_2_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_2_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8139 =
	      nodeVector_2_packetToFlit_flitFifo_data[12:9];
      2'd1:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8139 =
	      nodeVector_2_packetToFlit_flitFifo_data_1[12:9];
      2'd2:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8139 =
	      nodeVector_2_packetToFlit_flitFifo_data_2[12:9];
      2'd3:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8139 =
	      nodeVector_2_packetToFlit_flitFifo_data_3[12:9];
    endcase
  end
  always@(nodeVector_2_packetToFlit_flitFifo_deqP_r or
	  nodeVector_2_packetToFlit_flitFifo_data_3 or
	  nodeVector_2_packetToFlit_flitFifo_data or
	  nodeVector_2_packetToFlit_flitFifo_data_1 or
	  nodeVector_2_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_2_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8151 =
	      nodeVector_2_packetToFlit_flitFifo_data[7:0];
      2'd1:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8151 =
	      nodeVector_2_packetToFlit_flitFifo_data_1[7:0];
      2'd2:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8151 =
	      nodeVector_2_packetToFlit_flitFifo_data_2[7:0];
      2'd3:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8151 =
	      nodeVector_2_packetToFlit_flitFifo_data_3[7:0];
    endcase
  end
  always@(nodeVector_3_packetToFlit_flitFifo_deqP_r or
	  nodeVector_3_packetToFlit_flitFifo_data_3 or
	  nodeVector_3_packetToFlit_flitFifo_data or
	  nodeVector_3_packetToFlit_flitFifo_data_1 or
	  nodeVector_3_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_3_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11015 =
	      nodeVector_3_packetToFlit_flitFifo_data[18:17];
      2'd1:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11015 =
	      nodeVector_3_packetToFlit_flitFifo_data_1[18:17];
      2'd2:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11015 =
	      nodeVector_3_packetToFlit_flitFifo_data_2[18:17];
      2'd3:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11015 =
	      nodeVector_3_packetToFlit_flitFifo_data_3[18:17];
    endcase
  end
  always@(nodeVector_3_packetToFlit_flitFifo_deqP_r or
	  nodeVector_3_packetToFlit_flitFifo_data_3 or
	  nodeVector_3_packetToFlit_flitFifo_data or
	  nodeVector_3_packetToFlit_flitFifo_data_1 or
	  nodeVector_3_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_3_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11031 =
	      nodeVector_3_packetToFlit_flitFifo_data[14:13];
      2'd1:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11031 =
	      nodeVector_3_packetToFlit_flitFifo_data_1[14:13];
      2'd2:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11031 =
	      nodeVector_3_packetToFlit_flitFifo_data_2[14:13];
      2'd3:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11031 =
	      nodeVector_3_packetToFlit_flitFifo_data_3[14:13];
    endcase
  end
  always@(nodeVector_3_packetToFlit_flitFifo_deqP_r or
	  nodeVector_3_packetToFlit_flitFifo_data_3 or
	  nodeVector_3_packetToFlit_flitFifo_data or
	  nodeVector_3_packetToFlit_flitFifo_data_1 or
	  nodeVector_3_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_3_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11023 =
	      nodeVector_3_packetToFlit_flitFifo_data[16:15];
      2'd1:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11023 =
	      nodeVector_3_packetToFlit_flitFifo_data_1[16:15];
      2'd2:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11023 =
	      nodeVector_3_packetToFlit_flitFifo_data_2[16:15];
      2'd3:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11023 =
	      nodeVector_3_packetToFlit_flitFifo_data_3[16:15];
    endcase
  end
  always@(nodeVector_3_packetToFlit_flitFifo_deqP_r or
	  nodeVector_3_packetToFlit_flitFifo_data_3 or
	  nodeVector_3_packetToFlit_flitFifo_data or
	  nodeVector_3_packetToFlit_flitFifo_data_1 or
	  nodeVector_3_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_3_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11039 =
	      nodeVector_3_packetToFlit_flitFifo_data[12:9];
      2'd1:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11039 =
	      nodeVector_3_packetToFlit_flitFifo_data_1[12:9];
      2'd2:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11039 =
	      nodeVector_3_packetToFlit_flitFifo_data_2[12:9];
      2'd3:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11039 =
	      nodeVector_3_packetToFlit_flitFifo_data_3[12:9];
    endcase
  end
  always@(nodeVector_3_packetToFlit_flitFifo_deqP_r or
	  nodeVector_3_packetToFlit_flitFifo_data_3 or
	  nodeVector_3_packetToFlit_flitFifo_data or
	  nodeVector_3_packetToFlit_flitFifo_data_1 or
	  nodeVector_3_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_3_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11051 =
	      nodeVector_3_packetToFlit_flitFifo_data[7:0];
      2'd1:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11051 =
	      nodeVector_3_packetToFlit_flitFifo_data_1[7:0];
      2'd2:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11051 =
	      nodeVector_3_packetToFlit_flitFifo_data_2[7:0];
      2'd3:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11051 =
	      nodeVector_3_packetToFlit_flitFifo_data_3[7:0];
    endcase
  end
  always@(nodeVector_0_flitToPacket_stage2$D_OUT or
	  nodeVector_0_flitToPacket_ramArr_2_serverAdapt_ETC___d12337 or
	  nodeVector_0_flitToPacket_ramArr_0_serverAdapt_ETC___d12335 or
	  nodeVector_0_flitToPacket_ramArr_1_serverAdapt_ETC___d12336 or
	  nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_r or
	  nodeVector_0_flitToPacket_indexPool_isInitDone or
	  nodeVector_0_flitToPacket_stage3$FULL_N)
  begin
    case (nodeVector_0_flitToPacket_stage2$D_OUT[1:0])
      2'd0:
	  IF_nodeVector_0_flitToPacket_stage2_first__164_ETC___d2184 =
	      nodeVector_0_flitToPacket_ramArr_0_serverAdapt_ETC___d12335;
      2'd1:
	  IF_nodeVector_0_flitToPacket_stage2_first__164_ETC___d2184 =
	      nodeVector_0_flitToPacket_ramArr_1_serverAdapt_ETC___d12336;
      2'd2:
	  IF_nodeVector_0_flitToPacket_stage2_first__164_ETC___d2184 =
	      nodeVector_0_flitToPacket_stage2$D_OUT[1:0] != 2'd2 ||
	      nodeVector_0_flitToPacket_ramArr_2_serverAdapt_ETC___d12337;
      2'd3:
	  IF_nodeVector_0_flitToPacket_stage2_first__164_ETC___d2184 =
	      nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_r &&
	      nodeVector_0_flitToPacket_indexPool_isInitDone &&
	      nodeVector_0_flitToPacket_ramArr_0_serverAdapt_ETC___d12335 &&
	      nodeVector_0_flitToPacket_ramArr_1_serverAdapt_ETC___d12336 &&
	      nodeVector_0_flitToPacket_ramArr_2_serverAdapt_ETC___d12337 &&
	      nodeVector_0_flitToPacket_stage3$FULL_N;
    endcase
  end
  always@(nodeVector_1_flitToPacket_stage2$D_OUT or
	  nodeVector_1_flitToPacket_ramArr_2_serverAdapt_ETC___d12340 or
	  nodeVector_1_flitToPacket_ramArr_0_serverAdapt_ETC___d12338 or
	  nodeVector_1_flitToPacket_ramArr_1_serverAdapt_ETC___d12339 or
	  nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_r or
	  nodeVector_1_flitToPacket_indexPool_isInitDone or
	  nodeVector_1_flitToPacket_stage3$FULL_N)
  begin
    case (nodeVector_1_flitToPacket_stage2$D_OUT[1:0])
      2'd0:
	  IF_nodeVector_1_flitToPacket_stage2_first__064_ETC___d5084 =
	      nodeVector_1_flitToPacket_ramArr_0_serverAdapt_ETC___d12338;
      2'd1:
	  IF_nodeVector_1_flitToPacket_stage2_first__064_ETC___d5084 =
	      nodeVector_1_flitToPacket_ramArr_1_serverAdapt_ETC___d12339;
      2'd2:
	  IF_nodeVector_1_flitToPacket_stage2_first__064_ETC___d5084 =
	      nodeVector_1_flitToPacket_stage2$D_OUT[1:0] != 2'd2 ||
	      nodeVector_1_flitToPacket_ramArr_2_serverAdapt_ETC___d12340;
      2'd3:
	  IF_nodeVector_1_flitToPacket_stage2_first__064_ETC___d5084 =
	      nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_r &&
	      nodeVector_1_flitToPacket_indexPool_isInitDone &&
	      nodeVector_1_flitToPacket_ramArr_0_serverAdapt_ETC___d12338 &&
	      nodeVector_1_flitToPacket_ramArr_1_serverAdapt_ETC___d12339 &&
	      nodeVector_1_flitToPacket_ramArr_2_serverAdapt_ETC___d12340 &&
	      nodeVector_1_flitToPacket_stage3$FULL_N;
    endcase
  end
  always@(nodeVector_2_flitToPacket_stage2$D_OUT or
	  nodeVector_2_flitToPacket_ramArr_2_serverAdapt_ETC___d12343 or
	  nodeVector_2_flitToPacket_ramArr_0_serverAdapt_ETC___d12341 or
	  nodeVector_2_flitToPacket_ramArr_1_serverAdapt_ETC___d12342 or
	  nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_r or
	  nodeVector_2_flitToPacket_indexPool_isInitDone or
	  nodeVector_2_flitToPacket_stage3$FULL_N)
  begin
    case (nodeVector_2_flitToPacket_stage2$D_OUT[1:0])
      2'd0:
	  IF_nodeVector_2_flitToPacket_stage2_first__964_ETC___d7984 =
	      nodeVector_2_flitToPacket_ramArr_0_serverAdapt_ETC___d12341;
      2'd1:
	  IF_nodeVector_2_flitToPacket_stage2_first__964_ETC___d7984 =
	      nodeVector_2_flitToPacket_ramArr_1_serverAdapt_ETC___d12342;
      2'd2:
	  IF_nodeVector_2_flitToPacket_stage2_first__964_ETC___d7984 =
	      nodeVector_2_flitToPacket_stage2$D_OUT[1:0] != 2'd2 ||
	      nodeVector_2_flitToPacket_ramArr_2_serverAdapt_ETC___d12343;
      2'd3:
	  IF_nodeVector_2_flitToPacket_stage2_first__964_ETC___d7984 =
	      nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_r &&
	      nodeVector_2_flitToPacket_indexPool_isInitDone &&
	      nodeVector_2_flitToPacket_ramArr_0_serverAdapt_ETC___d12341 &&
	      nodeVector_2_flitToPacket_ramArr_1_serverAdapt_ETC___d12342 &&
	      nodeVector_2_flitToPacket_ramArr_2_serverAdapt_ETC___d12343 &&
	      nodeVector_2_flitToPacket_stage3$FULL_N;
    endcase
  end
  always@(nodeVector_3_flitToPacket_stage2$D_OUT or
	  nodeVector_3_flitToPacket_ramArr_2_serverAdapt_ETC___d12346 or
	  nodeVector_3_flitToPacket_ramArr_0_serverAdapt_ETC___d12344 or
	  nodeVector_3_flitToPacket_ramArr_1_serverAdapt_ETC___d12345 or
	  nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_r or
	  nodeVector_3_flitToPacket_indexPool_isInitDone or
	  nodeVector_3_flitToPacket_stage3$FULL_N)
  begin
    case (nodeVector_3_flitToPacket_stage2$D_OUT[1:0])
      2'd0:
	  IF_nodeVector_3_flitToPacket_stage2_first__086_ETC___d10884 =
	      nodeVector_3_flitToPacket_ramArr_0_serverAdapt_ETC___d12344;
      2'd1:
	  IF_nodeVector_3_flitToPacket_stage2_first__086_ETC___d10884 =
	      nodeVector_3_flitToPacket_ramArr_1_serverAdapt_ETC___d12345;
      2'd2:
	  IF_nodeVector_3_flitToPacket_stage2_first__086_ETC___d10884 =
	      nodeVector_3_flitToPacket_stage2$D_OUT[1:0] != 2'd2 ||
	      nodeVector_3_flitToPacket_ramArr_2_serverAdapt_ETC___d12346;
      2'd3:
	  IF_nodeVector_3_flitToPacket_stage2_first__086_ETC___d10884 =
	      nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_r &&
	      nodeVector_3_flitToPacket_indexPool_isInitDone &&
	      nodeVector_3_flitToPacket_ramArr_0_serverAdapt_ETC___d12344 &&
	      nodeVector_3_flitToPacket_ramArr_1_serverAdapt_ETC___d12345 &&
	      nodeVector_3_flitToPacket_ramArr_2_serverAdapt_ETC___d12346 &&
	      nodeVector_3_flitToPacket_stage3$FULL_N;
    endcase
  end
  always@(nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_0_clientVcFifo_vcFifoArr_0_deq_ETC__q45 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data;
      2'd1:
	  CASE_nodeVector_0_clientVcFifo_vcFifoArr_0_deq_ETC__q45 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data_1;
      2'd2:
	  CASE_nodeVector_0_clientVcFifo_vcFifoArr_0_deq_ETC__q45 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data_2;
      2'd3:
	  CASE_nodeVector_0_clientVcFifo_vcFifoArr_0_deq_ETC__q45 =
	      nodeVector_0_clientVcFifo_vcFifoArr_0_data_3;
    endcase
  end
  always@(nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_0_upRingVcFifo_vcFifoArr_0_deq_ETC__q46 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data;
      2'd1:
	  CASE_nodeVector_0_upRingVcFifo_vcFifoArr_0_deq_ETC__q46 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1;
      2'd2:
	  CASE_nodeVector_0_upRingVcFifo_vcFifoArr_0_deq_ETC__q46 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2;
      2'd3:
	  CASE_nodeVector_0_upRingVcFifo_vcFifoArr_0_deq_ETC__q46 =
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3;
    endcase
  end
  always@(nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_0_downRingVcFifo_vcFifoArr_0_d_ETC__q47 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data;
      2'd1:
	  CASE_nodeVector_0_downRingVcFifo_vcFifoArr_0_d_ETC__q47 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1;
      2'd2:
	  CASE_nodeVector_0_downRingVcFifo_vcFifoArr_0_d_ETC__q47 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2;
      2'd3:
	  CASE_nodeVector_0_downRingVcFifo_vcFifoArr_0_d_ETC__q47 =
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3;
    endcase
  end
  always@(nodeVector_0_packetToFlit_flitFifo_deqP_r or
	  nodeVector_0_packetToFlit_flitFifo_data_3 or
	  nodeVector_0_packetToFlit_flitFifo_data or
	  nodeVector_0_packetToFlit_flitFifo_data_1 or
	  nodeVector_0_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_0_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d11841 =
	      nodeVector_0_packetToFlit_flitFifo_data[8];
      2'd1:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d11841 =
	      nodeVector_0_packetToFlit_flitFifo_data_1[8];
      2'd2:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d11841 =
	      nodeVector_0_packetToFlit_flitFifo_data_2[8];
      2'd3:
	  IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d11841 =
	      nodeVector_0_packetToFlit_flitFifo_data_3[8];
    endcase
  end
  always@(nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_1_clientVcFifo_vcFifoArr_0_deq_ETC__q48 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data;
      2'd1:
	  CASE_nodeVector_1_clientVcFifo_vcFifoArr_0_deq_ETC__q48 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data_1;
      2'd2:
	  CASE_nodeVector_1_clientVcFifo_vcFifoArr_0_deq_ETC__q48 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data_2;
      2'd3:
	  CASE_nodeVector_1_clientVcFifo_vcFifoArr_0_deq_ETC__q48 =
	      nodeVector_1_clientVcFifo_vcFifoArr_0_data_3;
    endcase
  end
  always@(nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_1_upRingVcFifo_vcFifoArr_0_deq_ETC__q49 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data;
      2'd1:
	  CASE_nodeVector_1_upRingVcFifo_vcFifoArr_0_deq_ETC__q49 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1;
      2'd2:
	  CASE_nodeVector_1_upRingVcFifo_vcFifoArr_0_deq_ETC__q49 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2;
      2'd3:
	  CASE_nodeVector_1_upRingVcFifo_vcFifoArr_0_deq_ETC__q49 =
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3;
    endcase
  end
  always@(nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_1_downRingVcFifo_vcFifoArr_0_d_ETC__q50 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data;
      2'd1:
	  CASE_nodeVector_1_downRingVcFifo_vcFifoArr_0_d_ETC__q50 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1;
      2'd2:
	  CASE_nodeVector_1_downRingVcFifo_vcFifoArr_0_d_ETC__q50 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2;
      2'd3:
	  CASE_nodeVector_1_downRingVcFifo_vcFifoArr_0_d_ETC__q50 =
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3;
    endcase
  end
  always@(nodeVector_1_packetToFlit_flitFifo_deqP_r or
	  nodeVector_1_packetToFlit_flitFifo_data_3 or
	  nodeVector_1_packetToFlit_flitFifo_data or
	  nodeVector_1_packetToFlit_flitFifo_data_1 or
	  nodeVector_1_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_1_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d11847 =
	      nodeVector_1_packetToFlit_flitFifo_data[8];
      2'd1:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d11847 =
	      nodeVector_1_packetToFlit_flitFifo_data_1[8];
      2'd2:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d11847 =
	      nodeVector_1_packetToFlit_flitFifo_data_2[8];
      2'd3:
	  IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d11847 =
	      nodeVector_1_packetToFlit_flitFifo_data_3[8];
    endcase
  end
  always@(nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_2_clientVcFifo_vcFifoArr_0_deq_ETC__q51 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data;
      2'd1:
	  CASE_nodeVector_2_clientVcFifo_vcFifoArr_0_deq_ETC__q51 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data_1;
      2'd2:
	  CASE_nodeVector_2_clientVcFifo_vcFifoArr_0_deq_ETC__q51 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data_2;
      2'd3:
	  CASE_nodeVector_2_clientVcFifo_vcFifoArr_0_deq_ETC__q51 =
	      nodeVector_2_clientVcFifo_vcFifoArr_0_data_3;
    endcase
  end
  always@(nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_2_upRingVcFifo_vcFifoArr_0_deq_ETC__q52 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data;
      2'd1:
	  CASE_nodeVector_2_upRingVcFifo_vcFifoArr_0_deq_ETC__q52 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1;
      2'd2:
	  CASE_nodeVector_2_upRingVcFifo_vcFifoArr_0_deq_ETC__q52 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2;
      2'd3:
	  CASE_nodeVector_2_upRingVcFifo_vcFifoArr_0_deq_ETC__q52 =
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3;
    endcase
  end
  always@(nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_2_downRingVcFifo_vcFifoArr_0_d_ETC__q53 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data;
      2'd1:
	  CASE_nodeVector_2_downRingVcFifo_vcFifoArr_0_d_ETC__q53 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1;
      2'd2:
	  CASE_nodeVector_2_downRingVcFifo_vcFifoArr_0_d_ETC__q53 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2;
      2'd3:
	  CASE_nodeVector_2_downRingVcFifo_vcFifoArr_0_d_ETC__q53 =
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3;
    endcase
  end
  always@(nodeVector_2_packetToFlit_flitFifo_deqP_r or
	  nodeVector_2_packetToFlit_flitFifo_data_3 or
	  nodeVector_2_packetToFlit_flitFifo_data or
	  nodeVector_2_packetToFlit_flitFifo_data_1 or
	  nodeVector_2_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_2_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d11853 =
	      nodeVector_2_packetToFlit_flitFifo_data[8];
      2'd1:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d11853 =
	      nodeVector_2_packetToFlit_flitFifo_data_1[8];
      2'd2:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d11853 =
	      nodeVector_2_packetToFlit_flitFifo_data_2[8];
      2'd3:
	  IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d11853 =
	      nodeVector_2_packetToFlit_flitFifo_data_3[8];
    endcase
  end
  always@(nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_3_clientVcFifo_vcFifoArr_0_deq_ETC__q54 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data;
      2'd1:
	  CASE_nodeVector_3_clientVcFifo_vcFifoArr_0_deq_ETC__q54 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data_1;
      2'd2:
	  CASE_nodeVector_3_clientVcFifo_vcFifoArr_0_deq_ETC__q54 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data_2;
      2'd3:
	  CASE_nodeVector_3_clientVcFifo_vcFifoArr_0_deq_ETC__q54 =
	      nodeVector_3_clientVcFifo_vcFifoArr_0_data_3;
    endcase
  end
  always@(nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_3_upRingVcFifo_vcFifoArr_0_deq_ETC__q55 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data;
      2'd1:
	  CASE_nodeVector_3_upRingVcFifo_vcFifoArr_0_deq_ETC__q55 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1;
      2'd2:
	  CASE_nodeVector_3_upRingVcFifo_vcFifoArr_0_deq_ETC__q55 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2;
      2'd3:
	  CASE_nodeVector_3_upRingVcFifo_vcFifoArr_0_deq_ETC__q55 =
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3;
    endcase
  end
  always@(nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1 or
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2)
  begin
    case (nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r[1:0])
      2'd0:
	  CASE_nodeVector_3_downRingVcFifo_vcFifoArr_0_d_ETC__q56 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data;
      2'd1:
	  CASE_nodeVector_3_downRingVcFifo_vcFifoArr_0_d_ETC__q56 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1;
      2'd2:
	  CASE_nodeVector_3_downRingVcFifo_vcFifoArr_0_d_ETC__q56 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2;
      2'd3:
	  CASE_nodeVector_3_downRingVcFifo_vcFifoArr_0_d_ETC__q56 =
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3;
    endcase
  end
  always@(nodeVector_3_packetToFlit_flitFifo_deqP_r or
	  nodeVector_3_packetToFlit_flitFifo_data_3 or
	  nodeVector_3_packetToFlit_flitFifo_data or
	  nodeVector_3_packetToFlit_flitFifo_data_1 or
	  nodeVector_3_packetToFlit_flitFifo_data_2)
  begin
    case (nodeVector_3_packetToFlit_flitFifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11859 =
	      nodeVector_3_packetToFlit_flitFifo_data[8];
      2'd1:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11859 =
	      nodeVector_3_packetToFlit_flitFifo_data_1[8];
      2'd2:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11859 =
	      nodeVector_3_packetToFlit_flitFifo_data_2[8];
      2'd3:
	  IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11859 =
	      nodeVector_3_packetToFlit_flitFifo_data_3[8];
    endcase
  end
  always@(IF_nodeVector_0_clientVcFifo_arbiter_grant_id__ETC___d11842)
  begin
    case (IF_nodeVector_0_clientVcFifo_arbiter_grant_id__ETC___d11842)
      2'd0:
	  IF_IF_nodeVector_0_clientVcFifo_arbiter_grant__ETC___d13728 = 2'd2;
      2'd1, 2'd2:
	  IF_IF_nodeVector_0_clientVcFifo_arbiter_grant__ETC___d13728 = 2'd0;
      2'd3:
	  IF_IF_nodeVector_0_clientVcFifo_arbiter_grant__ETC___d13728 = 2'd1;
    endcase
  end
  always@(IF_nodeVector_0_upRingVcFifo_arbiter_grant_id__ETC___d11843)
  begin
    case (IF_nodeVector_0_upRingVcFifo_arbiter_grant_id__ETC___d11843)
      2'd0:
	  IF_IF_nodeVector_0_upRingVcFifo_arbiter_grant__ETC___d13737 = 2'd2;
      2'd1, 2'd2:
	  IF_IF_nodeVector_0_upRingVcFifo_arbiter_grant__ETC___d13737 = 2'd0;
      2'd3:
	  IF_IF_nodeVector_0_upRingVcFifo_arbiter_grant__ETC___d13737 = 2'd1;
    endcase
  end
  always@(IF_nodeVector_0_downRingVcFifo_arbiter_grant_i_ETC___d11844)
  begin
    case (IF_nodeVector_0_downRingVcFifo_arbiter_grant_i_ETC___d11844)
      2'd0:
	  IF_IF_nodeVector_0_downRingVcFifo_arbiter_gran_ETC___d13746 = 2'd2;
      2'd1, 2'd2:
	  IF_IF_nodeVector_0_downRingVcFifo_arbiter_gran_ETC___d13746 = 2'd0;
      2'd3:
	  IF_IF_nodeVector_0_downRingVcFifo_arbiter_gran_ETC___d13746 = 2'd1;
    endcase
  end
  always@(IF_nodeVector_1_clientVcFifo_arbiter_grant_id__ETC___d11848)
  begin
    case (IF_nodeVector_1_clientVcFifo_arbiter_grant_id__ETC___d11848)
      2'd0:
	  IF_IF_nodeVector_1_clientVcFifo_arbiter_grant__ETC___d13786 = 2'd1;
      2'd1:
	  IF_IF_nodeVector_1_clientVcFifo_arbiter_grant__ETC___d13786 = 2'd2;
      default: IF_IF_nodeVector_1_clientVcFifo_arbiter_grant__ETC___d13786 =
		   2'd0;
    endcase
  end
  always@(IF_nodeVector_1_upRingVcFifo_arbiter_grant_id__ETC___d11849)
  begin
    case (IF_nodeVector_1_upRingVcFifo_arbiter_grant_id__ETC___d11849)
      2'd0:
	  IF_IF_nodeVector_1_upRingVcFifo_arbiter_grant__ETC___d13795 = 2'd1;
      2'd1:
	  IF_IF_nodeVector_1_upRingVcFifo_arbiter_grant__ETC___d13795 = 2'd2;
      default: IF_IF_nodeVector_1_upRingVcFifo_arbiter_grant__ETC___d13795 =
		   2'd0;
    endcase
  end
  always@(IF_nodeVector_1_downRingVcFifo_arbiter_grant_i_ETC___d11850)
  begin
    case (IF_nodeVector_1_downRingVcFifo_arbiter_grant_i_ETC___d11850)
      2'd0:
	  IF_IF_nodeVector_1_downRingVcFifo_arbiter_gran_ETC___d13804 = 2'd1;
      2'd1:
	  IF_IF_nodeVector_1_downRingVcFifo_arbiter_gran_ETC___d13804 = 2'd2;
      default: IF_IF_nodeVector_1_downRingVcFifo_arbiter_gran_ETC___d13804 =
		   2'd0;
    endcase
  end
  always@(IF_nodeVector_2_clientVcFifo_arbiter_grant_id__ETC___d11854)
  begin
    case (IF_nodeVector_2_clientVcFifo_arbiter_grant_id__ETC___d11854)
      2'd0, 2'd1, 2'd2:
	  IF_IF_nodeVector_2_clientVcFifo_arbiter_grant__ETC___d13844 =
	      IF_nodeVector_2_clientVcFifo_arbiter_grant_id__ETC___d11854;
      2'd3:
	  IF_IF_nodeVector_2_clientVcFifo_arbiter_grant__ETC___d13844 = 2'd0;
    endcase
  end
  always@(IF_nodeVector_2_upRingVcFifo_arbiter_grant_id__ETC___d11855)
  begin
    case (IF_nodeVector_2_upRingVcFifo_arbiter_grant_id__ETC___d11855)
      2'd0, 2'd1, 2'd2:
	  IF_IF_nodeVector_2_upRingVcFifo_arbiter_grant__ETC___d13853 =
	      IF_nodeVector_2_upRingVcFifo_arbiter_grant_id__ETC___d11855;
      2'd3:
	  IF_IF_nodeVector_2_upRingVcFifo_arbiter_grant__ETC___d13853 = 2'd0;
    endcase
  end
  always@(IF_nodeVector_2_downRingVcFifo_arbiter_grant_i_ETC___d11856)
  begin
    case (IF_nodeVector_2_downRingVcFifo_arbiter_grant_i_ETC___d11856)
      2'd0, 2'd1, 2'd2:
	  IF_IF_nodeVector_2_downRingVcFifo_arbiter_gran_ETC___d13862 =
	      IF_nodeVector_2_downRingVcFifo_arbiter_grant_i_ETC___d11856;
      2'd3:
	  IF_IF_nodeVector_2_downRingVcFifo_arbiter_gran_ETC___d13862 = 2'd0;
    endcase
  end
  always@(IF_nodeVector_3_clientVcFifo_arbiter_grant_id__ETC___d11860)
  begin
    case (IF_nodeVector_3_clientVcFifo_arbiter_grant_id__ETC___d11860)
      2'd0, 2'd1:
	  IF_IF_nodeVector_3_clientVcFifo_arbiter_grant__ETC___d13902 = 2'd0;
      2'd2:
	  IF_IF_nodeVector_3_clientVcFifo_arbiter_grant__ETC___d13902 = 2'd1;
      2'd3:
	  IF_IF_nodeVector_3_clientVcFifo_arbiter_grant__ETC___d13902 = 2'd2;
    endcase
  end
  always@(IF_nodeVector_3_upRingVcFifo_arbiter_grant_id__ETC___d11861)
  begin
    case (IF_nodeVector_3_upRingVcFifo_arbiter_grant_id__ETC___d11861)
      2'd0, 2'd1:
	  IF_IF_nodeVector_3_upRingVcFifo_arbiter_grant__ETC___d13911 = 2'd0;
      2'd2:
	  IF_IF_nodeVector_3_upRingVcFifo_arbiter_grant__ETC___d13911 = 2'd1;
      2'd3:
	  IF_IF_nodeVector_3_upRingVcFifo_arbiter_grant__ETC___d13911 = 2'd2;
    endcase
  end
  always@(IF_nodeVector_3_downRingVcFifo_arbiter_grant_i_ETC___d11862)
  begin
    case (IF_nodeVector_3_downRingVcFifo_arbiter_grant_i_ETC___d11862)
      2'd0, 2'd1:
	  IF_IF_nodeVector_3_downRingVcFifo_arbiter_gran_ETC___d13920 = 2'd0;
      2'd2:
	  IF_IF_nodeVector_3_downRingVcFifo_arbiter_gran_ETC___d13920 = 2'd1;
      2'd3:
	  IF_IF_nodeVector_3_downRingVcFifo_arbiter_gran_ETC___d13920 = 2'd2;
    endcase
  end
  always@(nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r or
	  nodeVector_0_flitToPacket_packetFifo_fifo_data_3 or
	  nodeVector_0_flitToPacket_packetFifo_fifo_data or
	  nodeVector_0_flitToPacket_packetFifo_fifo_data_1 or
	  nodeVector_0_flitToPacket_packetFifo_fifo_data_2)
  begin
    case (nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_0_flitToPacket_packetFifo_fifo_d_ETC___d11839 =
	      nodeVector_0_flitToPacket_packetFifo_fifo_data[33:32];
      2'd1:
	  IF_nodeVector_0_flitToPacket_packetFifo_fifo_d_ETC___d11839 =
	      nodeVector_0_flitToPacket_packetFifo_fifo_data_1[33:32];
      2'd2:
	  IF_nodeVector_0_flitToPacket_packetFifo_fifo_d_ETC___d11839 =
	      nodeVector_0_flitToPacket_packetFifo_fifo_data_2[33:32];
      2'd3:
	  IF_nodeVector_0_flitToPacket_packetFifo_fifo_d_ETC___d11839 =
	      nodeVector_0_flitToPacket_packetFifo_fifo_data_3[33:32];
    endcase
  end
  always@(nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r or
	  nodeVector_1_flitToPacket_packetFifo_fifo_data_3 or
	  nodeVector_1_flitToPacket_packetFifo_fifo_data or
	  nodeVector_1_flitToPacket_packetFifo_fifo_data_1 or
	  nodeVector_1_flitToPacket_packetFifo_fifo_data_2)
  begin
    case (nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_1_flitToPacket_packetFifo_fifo_d_ETC___d11845 =
	      nodeVector_1_flitToPacket_packetFifo_fifo_data[33:32];
      2'd1:
	  IF_nodeVector_1_flitToPacket_packetFifo_fifo_d_ETC___d11845 =
	      nodeVector_1_flitToPacket_packetFifo_fifo_data_1[33:32];
      2'd2:
	  IF_nodeVector_1_flitToPacket_packetFifo_fifo_d_ETC___d11845 =
	      nodeVector_1_flitToPacket_packetFifo_fifo_data_2[33:32];
      2'd3:
	  IF_nodeVector_1_flitToPacket_packetFifo_fifo_d_ETC___d11845 =
	      nodeVector_1_flitToPacket_packetFifo_fifo_data_3[33:32];
    endcase
  end
  always@(nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r or
	  nodeVector_2_flitToPacket_packetFifo_fifo_data_3 or
	  nodeVector_2_flitToPacket_packetFifo_fifo_data or
	  nodeVector_2_flitToPacket_packetFifo_fifo_data_1 or
	  nodeVector_2_flitToPacket_packetFifo_fifo_data_2)
  begin
    case (nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_2_flitToPacket_packetFifo_fifo_d_ETC___d11851 =
	      nodeVector_2_flitToPacket_packetFifo_fifo_data[33:32];
      2'd1:
	  IF_nodeVector_2_flitToPacket_packetFifo_fifo_d_ETC___d11851 =
	      nodeVector_2_flitToPacket_packetFifo_fifo_data_1[33:32];
      2'd2:
	  IF_nodeVector_2_flitToPacket_packetFifo_fifo_d_ETC___d11851 =
	      nodeVector_2_flitToPacket_packetFifo_fifo_data_2[33:32];
      2'd3:
	  IF_nodeVector_2_flitToPacket_packetFifo_fifo_d_ETC___d11851 =
	      nodeVector_2_flitToPacket_packetFifo_fifo_data_3[33:32];
    endcase
  end
  always@(nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r or
	  nodeVector_3_flitToPacket_packetFifo_fifo_data_3 or
	  nodeVector_3_flitToPacket_packetFifo_fifo_data or
	  nodeVector_3_flitToPacket_packetFifo_fifo_data_1 or
	  nodeVector_3_flitToPacket_packetFifo_fifo_data_2)
  begin
    case (nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_3_flitToPacket_packetFifo_fifo_d_ETC___d11857 =
	      nodeVector_3_flitToPacket_packetFifo_fifo_data[33:32];
      2'd1:
	  IF_nodeVector_3_flitToPacket_packetFifo_fifo_d_ETC___d11857 =
	      nodeVector_3_flitToPacket_packetFifo_fifo_data_1[33:32];
      2'd2:
	  IF_nodeVector_3_flitToPacket_packetFifo_fifo_d_ETC___d11857 =
	      nodeVector_3_flitToPacket_packetFifo_fifo_data_2[33:32];
      2'd3:
	  IF_nodeVector_3_flitToPacket_packetFifo_fifo_d_ETC___d11857 =
	      nodeVector_3_flitToPacket_packetFifo_fifo_data_3[33:32];
    endcase
  end
  always@(nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r or
	  nodeVector_0_flitToPacket_packetFifo_fifo_data_3 or
	  nodeVector_0_flitToPacket_packetFifo_fifo_data or
	  nodeVector_0_flitToPacket_packetFifo_fifo_data_1 or
	  nodeVector_0_flitToPacket_packetFifo_fifo_data_2)
  begin
    case (nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_0_flitToPacket_packetFifo_fifo_d_ETC___d11840 =
	      nodeVector_0_flitToPacket_packetFifo_fifo_data[31:0];
      2'd1:
	  IF_nodeVector_0_flitToPacket_packetFifo_fifo_d_ETC___d11840 =
	      nodeVector_0_flitToPacket_packetFifo_fifo_data_1[31:0];
      2'd2:
	  IF_nodeVector_0_flitToPacket_packetFifo_fifo_d_ETC___d11840 =
	      nodeVector_0_flitToPacket_packetFifo_fifo_data_2[31:0];
      2'd3:
	  IF_nodeVector_0_flitToPacket_packetFifo_fifo_d_ETC___d11840 =
	      nodeVector_0_flitToPacket_packetFifo_fifo_data_3[31:0];
    endcase
  end
  always@(nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r or
	  nodeVector_2_flitToPacket_packetFifo_fifo_data_3 or
	  nodeVector_2_flitToPacket_packetFifo_fifo_data or
	  nodeVector_2_flitToPacket_packetFifo_fifo_data_1 or
	  nodeVector_2_flitToPacket_packetFifo_fifo_data_2)
  begin
    case (nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_2_flitToPacket_packetFifo_fifo_d_ETC___d11852 =
	      nodeVector_2_flitToPacket_packetFifo_fifo_data[31:0];
      2'd1:
	  IF_nodeVector_2_flitToPacket_packetFifo_fifo_d_ETC___d11852 =
	      nodeVector_2_flitToPacket_packetFifo_fifo_data_1[31:0];
      2'd2:
	  IF_nodeVector_2_flitToPacket_packetFifo_fifo_d_ETC___d11852 =
	      nodeVector_2_flitToPacket_packetFifo_fifo_data_2[31:0];
      2'd3:
	  IF_nodeVector_2_flitToPacket_packetFifo_fifo_d_ETC___d11852 =
	      nodeVector_2_flitToPacket_packetFifo_fifo_data_3[31:0];
    endcase
  end
  always@(nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r or
	  nodeVector_1_flitToPacket_packetFifo_fifo_data_3 or
	  nodeVector_1_flitToPacket_packetFifo_fifo_data or
	  nodeVector_1_flitToPacket_packetFifo_fifo_data_1 or
	  nodeVector_1_flitToPacket_packetFifo_fifo_data_2)
  begin
    case (nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_1_flitToPacket_packetFifo_fifo_d_ETC___d11846 =
	      nodeVector_1_flitToPacket_packetFifo_fifo_data[31:0];
      2'd1:
	  IF_nodeVector_1_flitToPacket_packetFifo_fifo_d_ETC___d11846 =
	      nodeVector_1_flitToPacket_packetFifo_fifo_data_1[31:0];
      2'd2:
	  IF_nodeVector_1_flitToPacket_packetFifo_fifo_d_ETC___d11846 =
	      nodeVector_1_flitToPacket_packetFifo_fifo_data_2[31:0];
      2'd3:
	  IF_nodeVector_1_flitToPacket_packetFifo_fifo_d_ETC___d11846 =
	      nodeVector_1_flitToPacket_packetFifo_fifo_data_3[31:0];
    endcase
  end
  always@(nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r or
	  nodeVector_3_flitToPacket_packetFifo_fifo_data_3 or
	  nodeVector_3_flitToPacket_packetFifo_fifo_data or
	  nodeVector_3_flitToPacket_packetFifo_fifo_data_1 or
	  nodeVector_3_flitToPacket_packetFifo_fifo_data_2)
  begin
    case (nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r[1:0])
      2'd0:
	  IF_nodeVector_3_flitToPacket_packetFifo_fifo_d_ETC___d11858 =
	      nodeVector_3_flitToPacket_packetFifo_fifo_data[31:0];
      2'd1:
	  IF_nodeVector_3_flitToPacket_packetFifo_fifo_d_ETC___d11858 =
	      nodeVector_3_flitToPacket_packetFifo_fifo_data_1[31:0];
      2'd2:
	  IF_nodeVector_3_flitToPacket_packetFifo_fifo_d_ETC___d11858 =
	      nodeVector_3_flitToPacket_packetFifo_fifo_data_2[31:0];
      2'd3:
	  IF_nodeVector_3_flitToPacket_packetFifo_fifo_d_ETC___d11858 =
	      nodeVector_3_flitToPacket_packetFifo_fifo_data_3[31:0];
    endcase
  end
  always@(nodeVector_0_packetToFlit_flitFifo_enqP_r or
	  nodeVector_0_packetToFlit_packetFifo_taggedReg)
  begin
    case (nodeVector_0_packetToFlit_flitFifo_enqP_r[1:0])
      2'd0, 2'd1, 2'd2:
	  CASE_nodeVector_0_packetToFlit_flitFifo_enqP_r_ETC__q63 =
	      nodeVector_0_packetToFlit_packetFifo_taggedReg[34];
      2'd3:
	  CASE_nodeVector_0_packetToFlit_flitFifo_enqP_r_ETC__q63 =
	      nodeVector_0_packetToFlit_flitFifo_enqP_r[1:0] != 2'd3 ||
	      nodeVector_0_packetToFlit_packetFifo_taggedReg[34];
    endcase
  end
  always@(v__h122234 or
	  nodeVector_0_flitToPacket_flitsCounter_counter_7 or
	  nodeVector_0_flitToPacket_flitsCounter_counter or
	  nodeVector_0_flitToPacket_flitsCounter_counter_1 or
	  nodeVector_0_flitToPacket_flitsCounter_counter_2 or
	  nodeVector_0_flitToPacket_flitsCounter_counter_3 or
	  nodeVector_0_flitToPacket_flitsCounter_counter_4 or
	  nodeVector_0_flitToPacket_flitsCounter_counter_5 or
	  nodeVector_0_flitToPacket_flitsCounter_counter_6)
  begin
    case (v__h122234)
      3'd0: count__h124578 = nodeVector_0_flitToPacket_flitsCounter_counter;
      3'd1: count__h124578 = nodeVector_0_flitToPacket_flitsCounter_counter_1;
      3'd2: count__h124578 = nodeVector_0_flitToPacket_flitsCounter_counter_2;
      3'd3: count__h124578 = nodeVector_0_flitToPacket_flitsCounter_counter_3;
      3'd4: count__h124578 = nodeVector_0_flitToPacket_flitsCounter_counter_4;
      3'd5: count__h124578 = nodeVector_0_flitToPacket_flitsCounter_counter_5;
      3'd6: count__h124578 = nodeVector_0_flitToPacket_flitsCounter_counter_6;
      3'd7: count__h124578 = nodeVector_0_flitToPacket_flitsCounter_counter_7;
    endcase
  end
  always@(nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r or
	  NOT_nodeVector_0_flitToPacket_packetFifo_fifo__ETC___d2249 or
	  nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_outData$whas or
	  nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_outData$whas or
	  nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_outData$whas)
  begin
    case (nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r[1:0])
      2'd0, 2'd1, 2'd2:
	  IF_nodeVector_0_flitToPacket_packetFifo_fifo_e_ETC___d2250 =
	      nodeVector_0_flitToPacket_ramArr_0_serverAdapter_outData_outData$whas &&
	      nodeVector_0_flitToPacket_ramArr_1_serverAdapter_outData_outData$whas &&
	      nodeVector_0_flitToPacket_ramArr_2_serverAdapter_outData_outData$whas;
      2'd3:
	  IF_nodeVector_0_flitToPacket_packetFifo_fifo_e_ETC___d2250 =
	      NOT_nodeVector_0_flitToPacket_packetFifo_fifo__ETC___d2249;
    endcase
  end
  always@(nodeVector_1_packetToFlit_flitFifo_enqP_r or
	  nodeVector_1_packetToFlit_packetFifo_taggedReg)
  begin
    case (nodeVector_1_packetToFlit_flitFifo_enqP_r[1:0])
      2'd0, 2'd1, 2'd2:
	  CASE_nodeVector_1_packetToFlit_flitFifo_enqP_r_ETC__q81 =
	      nodeVector_1_packetToFlit_packetFifo_taggedReg[34];
      2'd3:
	  CASE_nodeVector_1_packetToFlit_flitFifo_enqP_r_ETC__q81 =
	      nodeVector_1_packetToFlit_flitFifo_enqP_r[1:0] != 2'd3 ||
	      nodeVector_1_packetToFlit_packetFifo_taggedReg[34];
    endcase
  end
  always@(v__h263222 or
	  nodeVector_1_flitToPacket_flitsCounter_counter_7 or
	  nodeVector_1_flitToPacket_flitsCounter_counter or
	  nodeVector_1_flitToPacket_flitsCounter_counter_1 or
	  nodeVector_1_flitToPacket_flitsCounter_counter_2 or
	  nodeVector_1_flitToPacket_flitsCounter_counter_3 or
	  nodeVector_1_flitToPacket_flitsCounter_counter_4 or
	  nodeVector_1_flitToPacket_flitsCounter_counter_5 or
	  nodeVector_1_flitToPacket_flitsCounter_counter_6)
  begin
    case (v__h263222)
      3'd0: count__h265566 = nodeVector_1_flitToPacket_flitsCounter_counter;
      3'd1: count__h265566 = nodeVector_1_flitToPacket_flitsCounter_counter_1;
      3'd2: count__h265566 = nodeVector_1_flitToPacket_flitsCounter_counter_2;
      3'd3: count__h265566 = nodeVector_1_flitToPacket_flitsCounter_counter_3;
      3'd4: count__h265566 = nodeVector_1_flitToPacket_flitsCounter_counter_4;
      3'd5: count__h265566 = nodeVector_1_flitToPacket_flitsCounter_counter_5;
      3'd6: count__h265566 = nodeVector_1_flitToPacket_flitsCounter_counter_6;
      3'd7: count__h265566 = nodeVector_1_flitToPacket_flitsCounter_counter_7;
    endcase
  end
  always@(nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r or
	  NOT_nodeVector_1_flitToPacket_packetFifo_fifo__ETC___d5149 or
	  nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_outData$whas or
	  nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_outData$whas or
	  nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_outData$whas)
  begin
    case (nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r[1:0])
      2'd0, 2'd1, 2'd2:
	  IF_nodeVector_1_flitToPacket_packetFifo_fifo_e_ETC___d5150 =
	      nodeVector_1_flitToPacket_ramArr_0_serverAdapter_outData_outData$whas &&
	      nodeVector_1_flitToPacket_ramArr_1_serverAdapter_outData_outData$whas &&
	      nodeVector_1_flitToPacket_ramArr_2_serverAdapter_outData_outData$whas;
      2'd3:
	  IF_nodeVector_1_flitToPacket_packetFifo_fifo_e_ETC___d5150 =
	      NOT_nodeVector_1_flitToPacket_packetFifo_fifo__ETC___d5149;
    endcase
  end
  always@(nodeVector_2_packetToFlit_flitFifo_enqP_r or
	  nodeVector_2_packetToFlit_packetFifo_taggedReg)
  begin
    case (nodeVector_2_packetToFlit_flitFifo_enqP_r[1:0])
      2'd0, 2'd1, 2'd2:
	  CASE_nodeVector_2_packetToFlit_flitFifo_enqP_r_ETC__q99 =
	      nodeVector_2_packetToFlit_packetFifo_taggedReg[34];
      2'd3:
	  CASE_nodeVector_2_packetToFlit_flitFifo_enqP_r_ETC__q99 =
	      nodeVector_2_packetToFlit_flitFifo_enqP_r[1:0] != 2'd3 ||
	      nodeVector_2_packetToFlit_packetFifo_taggedReg[34];
    endcase
  end
  always@(v__h404482 or
	  nodeVector_2_flitToPacket_flitsCounter_counter_7 or
	  nodeVector_2_flitToPacket_flitsCounter_counter or
	  nodeVector_2_flitToPacket_flitsCounter_counter_1 or
	  nodeVector_2_flitToPacket_flitsCounter_counter_2 or
	  nodeVector_2_flitToPacket_flitsCounter_counter_3 or
	  nodeVector_2_flitToPacket_flitsCounter_counter_4 or
	  nodeVector_2_flitToPacket_flitsCounter_counter_5 or
	  nodeVector_2_flitToPacket_flitsCounter_counter_6)
  begin
    case (v__h404482)
      3'd0: count__h406826 = nodeVector_2_flitToPacket_flitsCounter_counter;
      3'd1: count__h406826 = nodeVector_2_flitToPacket_flitsCounter_counter_1;
      3'd2: count__h406826 = nodeVector_2_flitToPacket_flitsCounter_counter_2;
      3'd3: count__h406826 = nodeVector_2_flitToPacket_flitsCounter_counter_3;
      3'd4: count__h406826 = nodeVector_2_flitToPacket_flitsCounter_counter_4;
      3'd5: count__h406826 = nodeVector_2_flitToPacket_flitsCounter_counter_5;
      3'd6: count__h406826 = nodeVector_2_flitToPacket_flitsCounter_counter_6;
      3'd7: count__h406826 = nodeVector_2_flitToPacket_flitsCounter_counter_7;
    endcase
  end
  always@(nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r or
	  NOT_nodeVector_2_flitToPacket_packetFifo_fifo__ETC___d8049 or
	  nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_outData$whas or
	  nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_outData$whas or
	  nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_outData$whas)
  begin
    case (nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r[1:0])
      2'd0, 2'd1, 2'd2:
	  IF_nodeVector_2_flitToPacket_packetFifo_fifo_e_ETC___d8050 =
	      nodeVector_2_flitToPacket_ramArr_0_serverAdapter_outData_outData$whas &&
	      nodeVector_2_flitToPacket_ramArr_1_serverAdapter_outData_outData$whas &&
	      nodeVector_2_flitToPacket_ramArr_2_serverAdapter_outData_outData$whas;
      2'd3:
	  IF_nodeVector_2_flitToPacket_packetFifo_fifo_e_ETC___d8050 =
	      NOT_nodeVector_2_flitToPacket_packetFifo_fifo__ETC___d8049;
    endcase
  end
  always@(nodeVector_3_packetToFlit_flitFifo_enqP_r or
	  nodeVector_3_packetToFlit_packetFifo_taggedReg)
  begin
    case (nodeVector_3_packetToFlit_flitFifo_enqP_r[1:0])
      2'd0, 2'd1, 2'd2:
	  CASE_nodeVector_3_packetToFlit_flitFifo_enqP_r_ETC__q117 =
	      nodeVector_3_packetToFlit_packetFifo_taggedReg[34];
      2'd3:
	  CASE_nodeVector_3_packetToFlit_flitFifo_enqP_r_ETC__q117 =
	      nodeVector_3_packetToFlit_flitFifo_enqP_r[1:0] != 2'd3 ||
	      nodeVector_3_packetToFlit_packetFifo_taggedReg[34];
    endcase
  end
  always@(v__h545742 or
	  nodeVector_3_flitToPacket_flitsCounter_counter_7 or
	  nodeVector_3_flitToPacket_flitsCounter_counter or
	  nodeVector_3_flitToPacket_flitsCounter_counter_1 or
	  nodeVector_3_flitToPacket_flitsCounter_counter_2 or
	  nodeVector_3_flitToPacket_flitsCounter_counter_3 or
	  nodeVector_3_flitToPacket_flitsCounter_counter_4 or
	  nodeVector_3_flitToPacket_flitsCounter_counter_5 or
	  nodeVector_3_flitToPacket_flitsCounter_counter_6)
  begin
    case (v__h545742)
      3'd0: count__h548086 = nodeVector_3_flitToPacket_flitsCounter_counter;
      3'd1: count__h548086 = nodeVector_3_flitToPacket_flitsCounter_counter_1;
      3'd2: count__h548086 = nodeVector_3_flitToPacket_flitsCounter_counter_2;
      3'd3: count__h548086 = nodeVector_3_flitToPacket_flitsCounter_counter_3;
      3'd4: count__h548086 = nodeVector_3_flitToPacket_flitsCounter_counter_4;
      3'd5: count__h548086 = nodeVector_3_flitToPacket_flitsCounter_counter_5;
      3'd6: count__h548086 = nodeVector_3_flitToPacket_flitsCounter_counter_6;
      3'd7: count__h548086 = nodeVector_3_flitToPacket_flitsCounter_counter_7;
    endcase
  end
  always@(nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r or
	  NOT_nodeVector_3_flitToPacket_packetFifo_fifo__ETC___d10949 or
	  nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_outData$whas or
	  nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_outData$whas or
	  nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_outData$whas)
  begin
    case (nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r[1:0])
      2'd0, 2'd1, 2'd2:
	  IF_nodeVector_3_flitToPacket_packetFifo_fifo_e_ETC___d10950 =
	      nodeVector_3_flitToPacket_ramArr_0_serverAdapter_outData_outData$whas &&
	      nodeVector_3_flitToPacket_ramArr_1_serverAdapter_outData_outData$whas &&
	      nodeVector_3_flitToPacket_ramArr_2_serverAdapter_outData_outData$whas;
      2'd3:
	  IF_nodeVector_3_flitToPacket_packetFifo_fifo_e_ETC___d10950 =
	      NOT_nodeVector_3_flitToPacket_packetFifo_fifo__ETC___d10949;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (!RST_N)
      begin
        nodeVector_0_clientVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	    2'd1;
	nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_0_clientVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_0_crossbar_level0Dn_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_0_crossbar_level0Dn_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_0_crossbar_level0Dn_portSelect <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_0_crossbar_level0Up_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_0_crossbar_level0Up_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_0_crossbar_level0Up_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_0_crossbar_level0Up_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_0_crossbar_level0Up_portSelect <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_0_crossbar_level1Dn_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_0_crossbar_level1Dn_portSelect <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_0_crossbar_level1Up_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_0_crossbar_level1Up_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_0_crossbar_level1Up_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_0_crossbar_level1Up_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_0_crossbar_level1Up_portSelect <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_0_downRingVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	    2'd1;
	nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_0_downRingVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_0_downRingVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_0_flitToPacket_cam_r <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_0_flitToPacket_cam_r_1 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_0_flitToPacket_cam_r_2 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_0_flitToPacket_cam_r_3 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_0_flitToPacket_cam_r_4 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_0_flitToPacket_cam_r_5 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_0_flitToPacket_cam_r_6 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_0_flitToPacket_cam_r_7 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_0_flitToPacket_flitsCounter_counter <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_0_flitToPacket_flitsCounter_counter_1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_0_flitToPacket_flitsCounter_counter_2 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_0_flitToPacket_flitsCounter_counter_3 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_0_flitToPacket_flitsCounter_counter_4 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_0_flitToPacket_flitsCounter_counter_5 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_0_flitToPacket_flitsCounter_counter_6 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_0_flitToPacket_flitsCounter_counter_7 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_0_flitToPacket_indexPool_ii <= `BSV_ASSIGNMENT_DELAY 3'd0;
	nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd0;
	nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd0;
	nodeVector_0_flitToPacket_indexPool_indexFifo_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    3'h2;
	nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    6'd10;
	nodeVector_0_flitToPacket_indexPool_isInitDone <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_0_flitToPacket_packetFifo_ageCount <= `BSV_ASSIGNMENT_DELAY
	    32'd16;
	nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_0_flitToPacket_validEntry_r <= `BSV_ASSIGNMENT_DELAY 1'd0;
	nodeVector_0_flitToPacket_validEntry_r_1 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_0_flitToPacket_validEntry_r_2 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_0_flitToPacket_validEntry_r_3 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_0_flitToPacket_validEntry_r_4 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_0_flitToPacket_validEntry_r_5 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_0_flitToPacket_validEntry_r_6 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_0_flitToPacket_validEntry_r_7 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_0_packetToFlit_flitFifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_0_packetToFlit_flitFifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_0_packetToFlit_fltCount_counter <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_0_packetToFlit_packetFifo_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    35'h2AAAAAAAA;
	nodeVector_0_packetToFlit_pktCount_counter <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_0_packetToFlit_vcCount_counter <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_0_upRingVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	    2'd1;
	nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_0_upRingVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_0_upRingVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_1_clientVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	    2'd1;
	nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_1_clientVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_1_crossbar_level0Dn_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_1_crossbar_level0Dn_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_1_crossbar_level0Dn_portSelect <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_1_crossbar_level0Up_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_1_crossbar_level0Up_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_1_crossbar_level0Up_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_1_crossbar_level0Up_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_1_crossbar_level0Up_portSelect <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_1_crossbar_level1Dn_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_1_crossbar_level1Dn_portSelect <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_1_crossbar_level1Up_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_1_crossbar_level1Up_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_1_crossbar_level1Up_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_1_crossbar_level1Up_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_1_crossbar_level1Up_portSelect <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_1_downRingVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	    2'd1;
	nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_1_downRingVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_1_downRingVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_1_flitToPacket_cam_r <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_1_flitToPacket_cam_r_1 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_1_flitToPacket_cam_r_2 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_1_flitToPacket_cam_r_3 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_1_flitToPacket_cam_r_4 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_1_flitToPacket_cam_r_5 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_1_flitToPacket_cam_r_6 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_1_flitToPacket_cam_r_7 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_1_flitToPacket_flitsCounter_counter <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_1_flitToPacket_flitsCounter_counter_1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_1_flitToPacket_flitsCounter_counter_2 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_1_flitToPacket_flitsCounter_counter_3 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_1_flitToPacket_flitsCounter_counter_4 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_1_flitToPacket_flitsCounter_counter_5 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_1_flitToPacket_flitsCounter_counter_6 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_1_flitToPacket_flitsCounter_counter_7 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_1_flitToPacket_indexPool_ii <= `BSV_ASSIGNMENT_DELAY 3'd0;
	nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd0;
	nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd0;
	nodeVector_1_flitToPacket_indexPool_indexFifo_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    3'h2;
	nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    6'd10;
	nodeVector_1_flitToPacket_indexPool_isInitDone <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_1_flitToPacket_packetFifo_ageCount <= `BSV_ASSIGNMENT_DELAY
	    32'd16;
	nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_1_flitToPacket_validEntry_r <= `BSV_ASSIGNMENT_DELAY 1'd0;
	nodeVector_1_flitToPacket_validEntry_r_1 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_1_flitToPacket_validEntry_r_2 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_1_flitToPacket_validEntry_r_3 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_1_flitToPacket_validEntry_r_4 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_1_flitToPacket_validEntry_r_5 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_1_flitToPacket_validEntry_r_6 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_1_flitToPacket_validEntry_r_7 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_1_packetToFlit_flitFifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_1_packetToFlit_flitFifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_1_packetToFlit_fltCount_counter <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_1_packetToFlit_packetFifo_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    35'h2AAAAAAAA;
	nodeVector_1_packetToFlit_pktCount_counter <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_1_packetToFlit_vcCount_counter <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_1_upRingVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	    2'd1;
	nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_1_upRingVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_1_upRingVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_2_clientVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	    2'd1;
	nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_2_clientVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_2_crossbar_level0Dn_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_2_crossbar_level0Dn_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_2_crossbar_level0Dn_portSelect <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_2_crossbar_level0Up_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_2_crossbar_level0Up_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_2_crossbar_level0Up_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_2_crossbar_level0Up_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_2_crossbar_level0Up_portSelect <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_2_crossbar_level1Dn_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_2_crossbar_level1Dn_portSelect <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_2_crossbar_level1Up_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_2_crossbar_level1Up_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_2_crossbar_level1Up_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_2_crossbar_level1Up_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_2_crossbar_level1Up_portSelect <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_2_downRingVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	    2'd1;
	nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_2_downRingVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_2_downRingVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_2_flitToPacket_cam_r <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_2_flitToPacket_cam_r_1 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_2_flitToPacket_cam_r_2 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_2_flitToPacket_cam_r_3 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_2_flitToPacket_cam_r_4 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_2_flitToPacket_cam_r_5 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_2_flitToPacket_cam_r_6 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_2_flitToPacket_cam_r_7 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_2_flitToPacket_flitsCounter_counter <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_2_flitToPacket_flitsCounter_counter_1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_2_flitToPacket_flitsCounter_counter_2 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_2_flitToPacket_flitsCounter_counter_3 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_2_flitToPacket_flitsCounter_counter_4 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_2_flitToPacket_flitsCounter_counter_5 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_2_flitToPacket_flitsCounter_counter_6 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_2_flitToPacket_flitsCounter_counter_7 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_2_flitToPacket_indexPool_ii <= `BSV_ASSIGNMENT_DELAY 3'd0;
	nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd0;
	nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd0;
	nodeVector_2_flitToPacket_indexPool_indexFifo_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    3'h2;
	nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    6'd10;
	nodeVector_2_flitToPacket_indexPool_isInitDone <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_2_flitToPacket_packetFifo_ageCount <= `BSV_ASSIGNMENT_DELAY
	    32'd16;
	nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_2_flitToPacket_validEntry_r <= `BSV_ASSIGNMENT_DELAY 1'd0;
	nodeVector_2_flitToPacket_validEntry_r_1 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_2_flitToPacket_validEntry_r_2 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_2_flitToPacket_validEntry_r_3 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_2_flitToPacket_validEntry_r_4 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_2_flitToPacket_validEntry_r_5 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_2_flitToPacket_validEntry_r_6 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_2_flitToPacket_validEntry_r_7 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_2_packetToFlit_flitFifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_2_packetToFlit_flitFifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_2_packetToFlit_fltCount_counter <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_2_packetToFlit_packetFifo_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    35'h2AAAAAAAA;
	nodeVector_2_packetToFlit_pktCount_counter <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_2_packetToFlit_vcCount_counter <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_2_upRingVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	    2'd1;
	nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_2_upRingVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_2_upRingVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_3_clientVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	    2'd1;
	nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_3_clientVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_3_crossbar_level0Dn_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_3_crossbar_level0Dn_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_3_crossbar_level0Dn_portSelect <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_3_crossbar_level0Up_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_3_crossbar_level0Up_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_3_crossbar_level0Up_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_3_crossbar_level0Up_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_3_crossbar_level0Up_portSelect <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_3_crossbar_level1Dn_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_3_crossbar_level1Dn_portSelect <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_3_crossbar_level1Up_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_3_crossbar_level1Up_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_3_crossbar_level1Up_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_3_crossbar_level1Up_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    22'd699050;
	nodeVector_3_crossbar_level1Up_portSelect <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_3_downRingVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	    2'd1;
	nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_3_downRingVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_3_downRingVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_3_flitToPacket_cam_r <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_3_flitToPacket_cam_r_1 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_3_flitToPacket_cam_r_2 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_3_flitToPacket_cam_r_3 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_3_flitToPacket_cam_r_4 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_3_flitToPacket_cam_r_5 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_3_flitToPacket_cam_r_6 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_3_flitToPacket_cam_r_7 <= `BSV_ASSIGNMENT_DELAY 6'h2A;
	nodeVector_3_flitToPacket_flitsCounter_counter <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_3_flitToPacket_flitsCounter_counter_1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_3_flitToPacket_flitsCounter_counter_2 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_3_flitToPacket_flitsCounter_counter_3 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_3_flitToPacket_flitsCounter_counter_4 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_3_flitToPacket_flitsCounter_counter_5 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_3_flitToPacket_flitsCounter_counter_6 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_3_flitToPacket_flitsCounter_counter_7 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_3_flitToPacket_indexPool_ii <= `BSV_ASSIGNMENT_DELAY 3'd0;
	nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd0;
	nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd0;
	nodeVector_3_flitToPacket_indexPool_indexFifo_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    3'h2;
	nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    6'd10;
	nodeVector_3_flitToPacket_indexPool_isInitDone <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_3_flitToPacket_packetFifo_ageCount <= `BSV_ASSIGNMENT_DELAY
	    32'd16;
	nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	    3'd0;
	nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_3_flitToPacket_validEntry_r <= `BSV_ASSIGNMENT_DELAY 1'd0;
	nodeVector_3_flitToPacket_validEntry_r_1 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_3_flitToPacket_validEntry_r_2 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_3_flitToPacket_validEntry_r_3 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_3_flitToPacket_validEntry_r_4 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_3_flitToPacket_validEntry_r_5 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_3_flitToPacket_validEntry_r_6 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_3_flitToPacket_validEntry_r_7 <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_3_packetToFlit_flitFifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_3_packetToFlit_flitFifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_3_packetToFlit_fltCount_counter <= `BSV_ASSIGNMENT_DELAY
	    2'd0;
	nodeVector_3_packetToFlit_packetFifo_taggedReg <= `BSV_ASSIGNMENT_DELAY
	    35'h2AAAAAAAA;
	nodeVector_3_packetToFlit_pktCount_counter <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_3_packetToFlit_vcCount_counter <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_3_upRingVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	    2'd1;
	nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_3_upRingVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
	nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	    4'd0;
	nodeVector_3_upRingVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	    19'h2AAAA;
	nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	    5'd10;
      end
    else
      begin
        if (nodeVector_0_clientVcFifo_arbiter_priority_vector$EN)
	  nodeVector_0_clientVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_clientVcFifo_arbiter_priority_vector$D_IN;
	if (nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_r$EN)
	  nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_r$D_IN;
	if (nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r$EN)
	  nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r$D_IN;
	if (nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_r$EN)
	  nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_r$D_IN;
	if (nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_r$EN)
	  nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_r$D_IN;
	if (nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_r$EN)
	  nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_r$D_IN;
	if (nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_r$EN)
	  nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
	if (nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_r$EN)
	  nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_r$D_IN;
	if (nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r$EN)
	  nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r$D_IN;
	if (nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_r$EN)
	  nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_r$D_IN;
	if (nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_r$EN)
	  nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_r$D_IN;
	if (nodeVector_0_clientVcFifo_vcFifoArr_1_tempData_r$EN)
	  nodeVector_0_clientVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_clientVcFifo_vcFifoArr_1_tempData_r$D_IN;
	if (nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_r$EN)
	  nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
	if (nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg$EN)
	  nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg$D_IN;
	if (nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg$EN)
	  nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg$D_IN;
	if (nodeVector_0_crossbar_level0Dn_outPortDn_taggedReg$EN)
	  nodeVector_0_crossbar_level0Dn_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_crossbar_level0Dn_outPortDn_taggedReg$D_IN;
	if (nodeVector_0_crossbar_level0Dn_outPortUp_taggedReg$EN)
	  nodeVector_0_crossbar_level0Dn_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_crossbar_level0Dn_outPortUp_taggedReg$D_IN;
	if (nodeVector_0_crossbar_level0Dn_portSelect$EN)
	  nodeVector_0_crossbar_level0Dn_portSelect <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_crossbar_level0Dn_portSelect$D_IN;
	if (nodeVector_0_crossbar_level0Up_inPortDn_taggedReg$EN)
	  nodeVector_0_crossbar_level0Up_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_crossbar_level0Up_inPortDn_taggedReg$D_IN;
	if (nodeVector_0_crossbar_level0Up_inPortUp_taggedReg$EN)
	  nodeVector_0_crossbar_level0Up_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_crossbar_level0Up_inPortUp_taggedReg$D_IN;
	if (nodeVector_0_crossbar_level0Up_outPortDn_taggedReg$EN)
	  nodeVector_0_crossbar_level0Up_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_crossbar_level0Up_outPortDn_taggedReg$D_IN;
	if (nodeVector_0_crossbar_level0Up_outPortUp_taggedReg$EN)
	  nodeVector_0_crossbar_level0Up_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_crossbar_level0Up_outPortUp_taggedReg$D_IN;
	if (nodeVector_0_crossbar_level0Up_portSelect$EN)
	  nodeVector_0_crossbar_level0Up_portSelect <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_crossbar_level0Up_portSelect$D_IN;
	if (nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg$EN)
	  nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg$D_IN;
	if (nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg$EN)
	  nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg$D_IN;
	if (nodeVector_0_crossbar_level1Dn_outPortDn_taggedReg$EN)
	  nodeVector_0_crossbar_level1Dn_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_crossbar_level1Dn_outPortDn_taggedReg$D_IN;
	if (nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg$EN)
	  nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg$D_IN;
	if (nodeVector_0_crossbar_level1Dn_portSelect$EN)
	  nodeVector_0_crossbar_level1Dn_portSelect <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_crossbar_level1Dn_portSelect$D_IN;
	if (nodeVector_0_crossbar_level1Up_inPortDn_taggedReg$EN)
	  nodeVector_0_crossbar_level1Up_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_crossbar_level1Up_inPortDn_taggedReg$D_IN;
	if (nodeVector_0_crossbar_level1Up_inPortUp_taggedReg$EN)
	  nodeVector_0_crossbar_level1Up_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_crossbar_level1Up_inPortUp_taggedReg$D_IN;
	if (nodeVector_0_crossbar_level1Up_outPortDn_taggedReg$EN)
	  nodeVector_0_crossbar_level1Up_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_crossbar_level1Up_outPortDn_taggedReg$D_IN;
	if (nodeVector_0_crossbar_level1Up_outPortUp_taggedReg$EN)
	  nodeVector_0_crossbar_level1Up_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_crossbar_level1Up_outPortUp_taggedReg$D_IN;
	if (nodeVector_0_crossbar_level1Up_portSelect$EN)
	  nodeVector_0_crossbar_level1Up_portSelect <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_crossbar_level1Up_portSelect$D_IN;
	if (nodeVector_0_downRingVcFifo_arbiter_priority_vector$EN)
	  nodeVector_0_downRingVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_downRingVcFifo_arbiter_priority_vector$D_IN;
	if (nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_r$EN)
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_r$D_IN;
	if (nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r$EN)
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r$D_IN;
	if (nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_r$EN)
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_r$D_IN;
	if (nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_r$EN)
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_r$D_IN;
	if (nodeVector_0_downRingVcFifo_vcFifoArr_0_tempData_r$EN)
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_tempData_r$D_IN;
	if (nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_r$EN)
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
	if (nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_r$EN)
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_r$D_IN;
	if (nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r$EN)
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r$D_IN;
	if (nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_r$EN)
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_r$D_IN;
	if (nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_r$EN)
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_r$D_IN;
	if (nodeVector_0_downRingVcFifo_vcFifoArr_1_tempData_r$EN)
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_tempData_r$D_IN;
	if (nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_r$EN)
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
	if (nodeVector_0_flitToPacket_cam_r$EN)
	  nodeVector_0_flitToPacket_cam_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_cam_r$D_IN;
	if (nodeVector_0_flitToPacket_cam_r_1$EN)
	  nodeVector_0_flitToPacket_cam_r_1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_cam_r_1$D_IN;
	if (nodeVector_0_flitToPacket_cam_r_2$EN)
	  nodeVector_0_flitToPacket_cam_r_2 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_cam_r_2$D_IN;
	if (nodeVector_0_flitToPacket_cam_r_3$EN)
	  nodeVector_0_flitToPacket_cam_r_3 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_cam_r_3$D_IN;
	if (nodeVector_0_flitToPacket_cam_r_4$EN)
	  nodeVector_0_flitToPacket_cam_r_4 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_cam_r_4$D_IN;
	if (nodeVector_0_flitToPacket_cam_r_5$EN)
	  nodeVector_0_flitToPacket_cam_r_5 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_cam_r_5$D_IN;
	if (nodeVector_0_flitToPacket_cam_r_6$EN)
	  nodeVector_0_flitToPacket_cam_r_6 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_cam_r_6$D_IN;
	if (nodeVector_0_flitToPacket_cam_r_7$EN)
	  nodeVector_0_flitToPacket_cam_r_7 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_cam_r_7$D_IN;
	if (nodeVector_0_flitToPacket_flitsCounter_counter$EN)
	  nodeVector_0_flitToPacket_flitsCounter_counter <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_flitsCounter_counter$D_IN;
	if (nodeVector_0_flitToPacket_flitsCounter_counter_1$EN)
	  nodeVector_0_flitToPacket_flitsCounter_counter_1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_flitsCounter_counter_1$D_IN;
	if (nodeVector_0_flitToPacket_flitsCounter_counter_2$EN)
	  nodeVector_0_flitToPacket_flitsCounter_counter_2 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_flitsCounter_counter_2$D_IN;
	if (nodeVector_0_flitToPacket_flitsCounter_counter_3$EN)
	  nodeVector_0_flitToPacket_flitsCounter_counter_3 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_flitsCounter_counter_3$D_IN;
	if (nodeVector_0_flitToPacket_flitsCounter_counter_4$EN)
	  nodeVector_0_flitToPacket_flitsCounter_counter_4 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_flitsCounter_counter_4$D_IN;
	if (nodeVector_0_flitToPacket_flitsCounter_counter_5$EN)
	  nodeVector_0_flitToPacket_flitsCounter_counter_5 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_flitsCounter_counter_5$D_IN;
	if (nodeVector_0_flitToPacket_flitsCounter_counter_6$EN)
	  nodeVector_0_flitToPacket_flitsCounter_counter_6 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_flitsCounter_counter_6$D_IN;
	if (nodeVector_0_flitToPacket_flitsCounter_counter_7$EN)
	  nodeVector_0_flitToPacket_flitsCounter_counter_7 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_flitsCounter_counter_7$D_IN;
	if (nodeVector_0_flitToPacket_indexPool_ii$EN)
	  nodeVector_0_flitToPacket_indexPool_ii <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_indexPool_ii$D_IN;
	if (nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_r$EN)
	  nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_r$D_IN;
	if (nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_r$EN)
	  nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_r$D_IN;
	if (nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_r$EN)
	  nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_r$D_IN;
	if (nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_r$EN)
	  nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_r$D_IN;
	if (nodeVector_0_flitToPacket_indexPool_indexFifo_tempData_r$EN)
	  nodeVector_0_flitToPacket_indexPool_indexFifo_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_indexPool_indexFifo_tempData_r$D_IN;
	if (nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_r$EN)
	  nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_r$D_IN;
	if (nodeVector_0_flitToPacket_indexPool_isInitDone$EN)
	  nodeVector_0_flitToPacket_indexPool_isInitDone <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_indexPool_isInitDone$D_IN;
	if (nodeVector_0_flitToPacket_packetFifo_ageCount$EN)
	  nodeVector_0_flitToPacket_packetFifo_ageCount <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_packetFifo_ageCount$D_IN;
	if (nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r$EN)
	  nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r$D_IN;
	if (nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r$EN)
	  nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r$D_IN;
	if (nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt$EN)
	  nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt$D_IN;
	if (nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1$EN)
	  nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1$D_IN;
	if (nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt$EN)
	  nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt$D_IN;
	if (nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1$EN)
	  nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1$D_IN;
	if (nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt$EN)
	  nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt$D_IN;
	if (nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1$EN)
	  nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1$D_IN;
	if (nodeVector_0_flitToPacket_validEntry_r$EN)
	  nodeVector_0_flitToPacket_validEntry_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_validEntry_r$D_IN;
	if (nodeVector_0_flitToPacket_validEntry_r_1$EN)
	  nodeVector_0_flitToPacket_validEntry_r_1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_validEntry_r_1$D_IN;
	if (nodeVector_0_flitToPacket_validEntry_r_2$EN)
	  nodeVector_0_flitToPacket_validEntry_r_2 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_validEntry_r_2$D_IN;
	if (nodeVector_0_flitToPacket_validEntry_r_3$EN)
	  nodeVector_0_flitToPacket_validEntry_r_3 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_validEntry_r_3$D_IN;
	if (nodeVector_0_flitToPacket_validEntry_r_4$EN)
	  nodeVector_0_flitToPacket_validEntry_r_4 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_validEntry_r_4$D_IN;
	if (nodeVector_0_flitToPacket_validEntry_r_5$EN)
	  nodeVector_0_flitToPacket_validEntry_r_5 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_validEntry_r_5$D_IN;
	if (nodeVector_0_flitToPacket_validEntry_r_6$EN)
	  nodeVector_0_flitToPacket_validEntry_r_6 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_validEntry_r_6$D_IN;
	if (nodeVector_0_flitToPacket_validEntry_r_7$EN)
	  nodeVector_0_flitToPacket_validEntry_r_7 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_flitToPacket_validEntry_r_7$D_IN;
	if (nodeVector_0_packetToFlit_flitFifo_deqP_r$EN)
	  nodeVector_0_packetToFlit_flitFifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_packetToFlit_flitFifo_deqP_r$D_IN;
	if (nodeVector_0_packetToFlit_flitFifo_enqP_r$EN)
	  nodeVector_0_packetToFlit_flitFifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_packetToFlit_flitFifo_enqP_r$D_IN;
	if (nodeVector_0_packetToFlit_fltCount_counter$EN)
	  nodeVector_0_packetToFlit_fltCount_counter <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_packetToFlit_fltCount_counter$D_IN;
	if (nodeVector_0_packetToFlit_packetFifo_taggedReg$EN)
	  nodeVector_0_packetToFlit_packetFifo_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_packetToFlit_packetFifo_taggedReg$D_IN;
	if (nodeVector_0_packetToFlit_pktCount_counter$EN)
	  nodeVector_0_packetToFlit_pktCount_counter <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_packetToFlit_pktCount_counter$D_IN;
	if (nodeVector_0_packetToFlit_vcCount_counter$EN)
	  nodeVector_0_packetToFlit_vcCount_counter <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_packetToFlit_vcCount_counter$D_IN;
	if (nodeVector_0_upRingVcFifo_arbiter_priority_vector$EN)
	  nodeVector_0_upRingVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_upRingVcFifo_arbiter_priority_vector$D_IN;
	if (nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_r$EN)
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_r$D_IN;
	if (nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r$EN)
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r$D_IN;
	if (nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_r$EN)
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_r$D_IN;
	if (nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_r$EN)
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_r$D_IN;
	if (nodeVector_0_upRingVcFifo_vcFifoArr_0_tempData_r$EN)
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_tempData_r$D_IN;
	if (nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_r$EN)
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
	if (nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_r$EN)
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_r$D_IN;
	if (nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r$EN)
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r$D_IN;
	if (nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_r$EN)
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_r$D_IN;
	if (nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_r$EN)
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_r$D_IN;
	if (nodeVector_0_upRingVcFifo_vcFifoArr_1_tempData_r$EN)
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_tempData_r$D_IN;
	if (nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_r$EN)
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
	if (nodeVector_1_clientVcFifo_arbiter_priority_vector$EN)
	  nodeVector_1_clientVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_clientVcFifo_arbiter_priority_vector$D_IN;
	if (nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_r$EN)
	  nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_r$D_IN;
	if (nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r$EN)
	  nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r$D_IN;
	if (nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_r$EN)
	  nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_r$D_IN;
	if (nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_r$EN)
	  nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_r$D_IN;
	if (nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_r$EN)
	  nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_r$D_IN;
	if (nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_r$EN)
	  nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
	if (nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_r$EN)
	  nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_r$D_IN;
	if (nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r$EN)
	  nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r$D_IN;
	if (nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_r$EN)
	  nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_r$D_IN;
	if (nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_r$EN)
	  nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_r$D_IN;
	if (nodeVector_1_clientVcFifo_vcFifoArr_1_tempData_r$EN)
	  nodeVector_1_clientVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_clientVcFifo_vcFifoArr_1_tempData_r$D_IN;
	if (nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_r$EN)
	  nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
	if (nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg$EN)
	  nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg$D_IN;
	if (nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg$EN)
	  nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg$D_IN;
	if (nodeVector_1_crossbar_level0Dn_outPortDn_taggedReg$EN)
	  nodeVector_1_crossbar_level0Dn_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_crossbar_level0Dn_outPortDn_taggedReg$D_IN;
	if (nodeVector_1_crossbar_level0Dn_outPortUp_taggedReg$EN)
	  nodeVector_1_crossbar_level0Dn_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_crossbar_level0Dn_outPortUp_taggedReg$D_IN;
	if (nodeVector_1_crossbar_level0Dn_portSelect$EN)
	  nodeVector_1_crossbar_level0Dn_portSelect <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_crossbar_level0Dn_portSelect$D_IN;
	if (nodeVector_1_crossbar_level0Up_inPortDn_taggedReg$EN)
	  nodeVector_1_crossbar_level0Up_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_crossbar_level0Up_inPortDn_taggedReg$D_IN;
	if (nodeVector_1_crossbar_level0Up_inPortUp_taggedReg$EN)
	  nodeVector_1_crossbar_level0Up_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_crossbar_level0Up_inPortUp_taggedReg$D_IN;
	if (nodeVector_1_crossbar_level0Up_outPortDn_taggedReg$EN)
	  nodeVector_1_crossbar_level0Up_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_crossbar_level0Up_outPortDn_taggedReg$D_IN;
	if (nodeVector_1_crossbar_level0Up_outPortUp_taggedReg$EN)
	  nodeVector_1_crossbar_level0Up_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_crossbar_level0Up_outPortUp_taggedReg$D_IN;
	if (nodeVector_1_crossbar_level0Up_portSelect$EN)
	  nodeVector_1_crossbar_level0Up_portSelect <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_crossbar_level0Up_portSelect$D_IN;
	if (nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg$EN)
	  nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg$D_IN;
	if (nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg$EN)
	  nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg$D_IN;
	if (nodeVector_1_crossbar_level1Dn_outPortDn_taggedReg$EN)
	  nodeVector_1_crossbar_level1Dn_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_crossbar_level1Dn_outPortDn_taggedReg$D_IN;
	if (nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg$EN)
	  nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg$D_IN;
	if (nodeVector_1_crossbar_level1Dn_portSelect$EN)
	  nodeVector_1_crossbar_level1Dn_portSelect <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_crossbar_level1Dn_portSelect$D_IN;
	if (nodeVector_1_crossbar_level1Up_inPortDn_taggedReg$EN)
	  nodeVector_1_crossbar_level1Up_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_crossbar_level1Up_inPortDn_taggedReg$D_IN;
	if (nodeVector_1_crossbar_level1Up_inPortUp_taggedReg$EN)
	  nodeVector_1_crossbar_level1Up_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_crossbar_level1Up_inPortUp_taggedReg$D_IN;
	if (nodeVector_1_crossbar_level1Up_outPortDn_taggedReg$EN)
	  nodeVector_1_crossbar_level1Up_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_crossbar_level1Up_outPortDn_taggedReg$D_IN;
	if (nodeVector_1_crossbar_level1Up_outPortUp_taggedReg$EN)
	  nodeVector_1_crossbar_level1Up_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_crossbar_level1Up_outPortUp_taggedReg$D_IN;
	if (nodeVector_1_crossbar_level1Up_portSelect$EN)
	  nodeVector_1_crossbar_level1Up_portSelect <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_crossbar_level1Up_portSelect$D_IN;
	if (nodeVector_1_downRingVcFifo_arbiter_priority_vector$EN)
	  nodeVector_1_downRingVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_downRingVcFifo_arbiter_priority_vector$D_IN;
	if (nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_r$EN)
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_r$D_IN;
	if (nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r$EN)
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r$D_IN;
	if (nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_r$EN)
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_r$D_IN;
	if (nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_r$EN)
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_r$D_IN;
	if (nodeVector_1_downRingVcFifo_vcFifoArr_0_tempData_r$EN)
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_tempData_r$D_IN;
	if (nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_r$EN)
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
	if (nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_r$EN)
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_r$D_IN;
	if (nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r$EN)
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r$D_IN;
	if (nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_r$EN)
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_r$D_IN;
	if (nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_r$EN)
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_r$D_IN;
	if (nodeVector_1_downRingVcFifo_vcFifoArr_1_tempData_r$EN)
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_tempData_r$D_IN;
	if (nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_r$EN)
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
	if (nodeVector_1_flitToPacket_cam_r$EN)
	  nodeVector_1_flitToPacket_cam_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_cam_r$D_IN;
	if (nodeVector_1_flitToPacket_cam_r_1$EN)
	  nodeVector_1_flitToPacket_cam_r_1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_cam_r_1$D_IN;
	if (nodeVector_1_flitToPacket_cam_r_2$EN)
	  nodeVector_1_flitToPacket_cam_r_2 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_cam_r_2$D_IN;
	if (nodeVector_1_flitToPacket_cam_r_3$EN)
	  nodeVector_1_flitToPacket_cam_r_3 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_cam_r_3$D_IN;
	if (nodeVector_1_flitToPacket_cam_r_4$EN)
	  nodeVector_1_flitToPacket_cam_r_4 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_cam_r_4$D_IN;
	if (nodeVector_1_flitToPacket_cam_r_5$EN)
	  nodeVector_1_flitToPacket_cam_r_5 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_cam_r_5$D_IN;
	if (nodeVector_1_flitToPacket_cam_r_6$EN)
	  nodeVector_1_flitToPacket_cam_r_6 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_cam_r_6$D_IN;
	if (nodeVector_1_flitToPacket_cam_r_7$EN)
	  nodeVector_1_flitToPacket_cam_r_7 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_cam_r_7$D_IN;
	if (nodeVector_1_flitToPacket_flitsCounter_counter$EN)
	  nodeVector_1_flitToPacket_flitsCounter_counter <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_flitsCounter_counter$D_IN;
	if (nodeVector_1_flitToPacket_flitsCounter_counter_1$EN)
	  nodeVector_1_flitToPacket_flitsCounter_counter_1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_flitsCounter_counter_1$D_IN;
	if (nodeVector_1_flitToPacket_flitsCounter_counter_2$EN)
	  nodeVector_1_flitToPacket_flitsCounter_counter_2 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_flitsCounter_counter_2$D_IN;
	if (nodeVector_1_flitToPacket_flitsCounter_counter_3$EN)
	  nodeVector_1_flitToPacket_flitsCounter_counter_3 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_flitsCounter_counter_3$D_IN;
	if (nodeVector_1_flitToPacket_flitsCounter_counter_4$EN)
	  nodeVector_1_flitToPacket_flitsCounter_counter_4 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_flitsCounter_counter_4$D_IN;
	if (nodeVector_1_flitToPacket_flitsCounter_counter_5$EN)
	  nodeVector_1_flitToPacket_flitsCounter_counter_5 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_flitsCounter_counter_5$D_IN;
	if (nodeVector_1_flitToPacket_flitsCounter_counter_6$EN)
	  nodeVector_1_flitToPacket_flitsCounter_counter_6 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_flitsCounter_counter_6$D_IN;
	if (nodeVector_1_flitToPacket_flitsCounter_counter_7$EN)
	  nodeVector_1_flitToPacket_flitsCounter_counter_7 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_flitsCounter_counter_7$D_IN;
	if (nodeVector_1_flitToPacket_indexPool_ii$EN)
	  nodeVector_1_flitToPacket_indexPool_ii <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_indexPool_ii$D_IN;
	if (nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_r$EN)
	  nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_r$D_IN;
	if (nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_r$EN)
	  nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_r$D_IN;
	if (nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_r$EN)
	  nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_r$D_IN;
	if (nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_r$EN)
	  nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_r$D_IN;
	if (nodeVector_1_flitToPacket_indexPool_indexFifo_tempData_r$EN)
	  nodeVector_1_flitToPacket_indexPool_indexFifo_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_indexPool_indexFifo_tempData_r$D_IN;
	if (nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_r$EN)
	  nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_r$D_IN;
	if (nodeVector_1_flitToPacket_indexPool_isInitDone$EN)
	  nodeVector_1_flitToPacket_indexPool_isInitDone <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_indexPool_isInitDone$D_IN;
	if (nodeVector_1_flitToPacket_packetFifo_ageCount$EN)
	  nodeVector_1_flitToPacket_packetFifo_ageCount <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_packetFifo_ageCount$D_IN;
	if (nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r$EN)
	  nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r$D_IN;
	if (nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r$EN)
	  nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r$D_IN;
	if (nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt$EN)
	  nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt$D_IN;
	if (nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1$EN)
	  nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1$D_IN;
	if (nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt$EN)
	  nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt$D_IN;
	if (nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1$EN)
	  nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1$D_IN;
	if (nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt$EN)
	  nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt$D_IN;
	if (nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1$EN)
	  nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1$D_IN;
	if (nodeVector_1_flitToPacket_validEntry_r$EN)
	  nodeVector_1_flitToPacket_validEntry_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_validEntry_r$D_IN;
	if (nodeVector_1_flitToPacket_validEntry_r_1$EN)
	  nodeVector_1_flitToPacket_validEntry_r_1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_validEntry_r_1$D_IN;
	if (nodeVector_1_flitToPacket_validEntry_r_2$EN)
	  nodeVector_1_flitToPacket_validEntry_r_2 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_validEntry_r_2$D_IN;
	if (nodeVector_1_flitToPacket_validEntry_r_3$EN)
	  nodeVector_1_flitToPacket_validEntry_r_3 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_validEntry_r_3$D_IN;
	if (nodeVector_1_flitToPacket_validEntry_r_4$EN)
	  nodeVector_1_flitToPacket_validEntry_r_4 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_validEntry_r_4$D_IN;
	if (nodeVector_1_flitToPacket_validEntry_r_5$EN)
	  nodeVector_1_flitToPacket_validEntry_r_5 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_validEntry_r_5$D_IN;
	if (nodeVector_1_flitToPacket_validEntry_r_6$EN)
	  nodeVector_1_flitToPacket_validEntry_r_6 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_validEntry_r_6$D_IN;
	if (nodeVector_1_flitToPacket_validEntry_r_7$EN)
	  nodeVector_1_flitToPacket_validEntry_r_7 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_flitToPacket_validEntry_r_7$D_IN;
	if (nodeVector_1_packetToFlit_flitFifo_deqP_r$EN)
	  nodeVector_1_packetToFlit_flitFifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_packetToFlit_flitFifo_deqP_r$D_IN;
	if (nodeVector_1_packetToFlit_flitFifo_enqP_r$EN)
	  nodeVector_1_packetToFlit_flitFifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_packetToFlit_flitFifo_enqP_r$D_IN;
	if (nodeVector_1_packetToFlit_fltCount_counter$EN)
	  nodeVector_1_packetToFlit_fltCount_counter <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_packetToFlit_fltCount_counter$D_IN;
	if (nodeVector_1_packetToFlit_packetFifo_taggedReg$EN)
	  nodeVector_1_packetToFlit_packetFifo_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_packetToFlit_packetFifo_taggedReg$D_IN;
	if (nodeVector_1_packetToFlit_pktCount_counter$EN)
	  nodeVector_1_packetToFlit_pktCount_counter <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_packetToFlit_pktCount_counter$D_IN;
	if (nodeVector_1_packetToFlit_vcCount_counter$EN)
	  nodeVector_1_packetToFlit_vcCount_counter <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_packetToFlit_vcCount_counter$D_IN;
	if (nodeVector_1_upRingVcFifo_arbiter_priority_vector$EN)
	  nodeVector_1_upRingVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_upRingVcFifo_arbiter_priority_vector$D_IN;
	if (nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_r$EN)
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_r$D_IN;
	if (nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r$EN)
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r$D_IN;
	if (nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_r$EN)
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_r$D_IN;
	if (nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_r$EN)
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_r$D_IN;
	if (nodeVector_1_upRingVcFifo_vcFifoArr_0_tempData_r$EN)
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_tempData_r$D_IN;
	if (nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_r$EN)
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
	if (nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_r$EN)
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_r$D_IN;
	if (nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r$EN)
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r$D_IN;
	if (nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_r$EN)
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_r$D_IN;
	if (nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_r$EN)
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_r$D_IN;
	if (nodeVector_1_upRingVcFifo_vcFifoArr_1_tempData_r$EN)
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_tempData_r$D_IN;
	if (nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_r$EN)
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
	if (nodeVector_2_clientVcFifo_arbiter_priority_vector$EN)
	  nodeVector_2_clientVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_clientVcFifo_arbiter_priority_vector$D_IN;
	if (nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_r$EN)
	  nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_r$D_IN;
	if (nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r$EN)
	  nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r$D_IN;
	if (nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_r$EN)
	  nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_r$D_IN;
	if (nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_r$EN)
	  nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_r$D_IN;
	if (nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_r$EN)
	  nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_r$D_IN;
	if (nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_r$EN)
	  nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
	if (nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_r$EN)
	  nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_r$D_IN;
	if (nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r$EN)
	  nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r$D_IN;
	if (nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_r$EN)
	  nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_r$D_IN;
	if (nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_r$EN)
	  nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_r$D_IN;
	if (nodeVector_2_clientVcFifo_vcFifoArr_1_tempData_r$EN)
	  nodeVector_2_clientVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_clientVcFifo_vcFifoArr_1_tempData_r$D_IN;
	if (nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_r$EN)
	  nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
	if (nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg$EN)
	  nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg$D_IN;
	if (nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg$EN)
	  nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg$D_IN;
	if (nodeVector_2_crossbar_level0Dn_outPortDn_taggedReg$EN)
	  nodeVector_2_crossbar_level0Dn_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_crossbar_level0Dn_outPortDn_taggedReg$D_IN;
	if (nodeVector_2_crossbar_level0Dn_outPortUp_taggedReg$EN)
	  nodeVector_2_crossbar_level0Dn_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_crossbar_level0Dn_outPortUp_taggedReg$D_IN;
	if (nodeVector_2_crossbar_level0Dn_portSelect$EN)
	  nodeVector_2_crossbar_level0Dn_portSelect <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_crossbar_level0Dn_portSelect$D_IN;
	if (nodeVector_2_crossbar_level0Up_inPortDn_taggedReg$EN)
	  nodeVector_2_crossbar_level0Up_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_crossbar_level0Up_inPortDn_taggedReg$D_IN;
	if (nodeVector_2_crossbar_level0Up_inPortUp_taggedReg$EN)
	  nodeVector_2_crossbar_level0Up_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_crossbar_level0Up_inPortUp_taggedReg$D_IN;
	if (nodeVector_2_crossbar_level0Up_outPortDn_taggedReg$EN)
	  nodeVector_2_crossbar_level0Up_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_crossbar_level0Up_outPortDn_taggedReg$D_IN;
	if (nodeVector_2_crossbar_level0Up_outPortUp_taggedReg$EN)
	  nodeVector_2_crossbar_level0Up_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_crossbar_level0Up_outPortUp_taggedReg$D_IN;
	if (nodeVector_2_crossbar_level0Up_portSelect$EN)
	  nodeVector_2_crossbar_level0Up_portSelect <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_crossbar_level0Up_portSelect$D_IN;
	if (nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg$EN)
	  nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg$D_IN;
	if (nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg$EN)
	  nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg$D_IN;
	if (nodeVector_2_crossbar_level1Dn_outPortDn_taggedReg$EN)
	  nodeVector_2_crossbar_level1Dn_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_crossbar_level1Dn_outPortDn_taggedReg$D_IN;
	if (nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg$EN)
	  nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg$D_IN;
	if (nodeVector_2_crossbar_level1Dn_portSelect$EN)
	  nodeVector_2_crossbar_level1Dn_portSelect <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_crossbar_level1Dn_portSelect$D_IN;
	if (nodeVector_2_crossbar_level1Up_inPortDn_taggedReg$EN)
	  nodeVector_2_crossbar_level1Up_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_crossbar_level1Up_inPortDn_taggedReg$D_IN;
	if (nodeVector_2_crossbar_level1Up_inPortUp_taggedReg$EN)
	  nodeVector_2_crossbar_level1Up_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_crossbar_level1Up_inPortUp_taggedReg$D_IN;
	if (nodeVector_2_crossbar_level1Up_outPortDn_taggedReg$EN)
	  nodeVector_2_crossbar_level1Up_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_crossbar_level1Up_outPortDn_taggedReg$D_IN;
	if (nodeVector_2_crossbar_level1Up_outPortUp_taggedReg$EN)
	  nodeVector_2_crossbar_level1Up_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_crossbar_level1Up_outPortUp_taggedReg$D_IN;
	if (nodeVector_2_crossbar_level1Up_portSelect$EN)
	  nodeVector_2_crossbar_level1Up_portSelect <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_crossbar_level1Up_portSelect$D_IN;
	if (nodeVector_2_downRingVcFifo_arbiter_priority_vector$EN)
	  nodeVector_2_downRingVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_downRingVcFifo_arbiter_priority_vector$D_IN;
	if (nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_r$EN)
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_r$D_IN;
	if (nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r$EN)
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r$D_IN;
	if (nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_r$EN)
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_r$D_IN;
	if (nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_r$EN)
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_r$D_IN;
	if (nodeVector_2_downRingVcFifo_vcFifoArr_0_tempData_r$EN)
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_tempData_r$D_IN;
	if (nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_r$EN)
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
	if (nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_r$EN)
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_r$D_IN;
	if (nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r$EN)
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r$D_IN;
	if (nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_r$EN)
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_r$D_IN;
	if (nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_r$EN)
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_r$D_IN;
	if (nodeVector_2_downRingVcFifo_vcFifoArr_1_tempData_r$EN)
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_tempData_r$D_IN;
	if (nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_r$EN)
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
	if (nodeVector_2_flitToPacket_cam_r$EN)
	  nodeVector_2_flitToPacket_cam_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_cam_r$D_IN;
	if (nodeVector_2_flitToPacket_cam_r_1$EN)
	  nodeVector_2_flitToPacket_cam_r_1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_cam_r_1$D_IN;
	if (nodeVector_2_flitToPacket_cam_r_2$EN)
	  nodeVector_2_flitToPacket_cam_r_2 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_cam_r_2$D_IN;
	if (nodeVector_2_flitToPacket_cam_r_3$EN)
	  nodeVector_2_flitToPacket_cam_r_3 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_cam_r_3$D_IN;
	if (nodeVector_2_flitToPacket_cam_r_4$EN)
	  nodeVector_2_flitToPacket_cam_r_4 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_cam_r_4$D_IN;
	if (nodeVector_2_flitToPacket_cam_r_5$EN)
	  nodeVector_2_flitToPacket_cam_r_5 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_cam_r_5$D_IN;
	if (nodeVector_2_flitToPacket_cam_r_6$EN)
	  nodeVector_2_flitToPacket_cam_r_6 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_cam_r_6$D_IN;
	if (nodeVector_2_flitToPacket_cam_r_7$EN)
	  nodeVector_2_flitToPacket_cam_r_7 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_cam_r_7$D_IN;
	if (nodeVector_2_flitToPacket_flitsCounter_counter$EN)
	  nodeVector_2_flitToPacket_flitsCounter_counter <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_flitsCounter_counter$D_IN;
	if (nodeVector_2_flitToPacket_flitsCounter_counter_1$EN)
	  nodeVector_2_flitToPacket_flitsCounter_counter_1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_flitsCounter_counter_1$D_IN;
	if (nodeVector_2_flitToPacket_flitsCounter_counter_2$EN)
	  nodeVector_2_flitToPacket_flitsCounter_counter_2 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_flitsCounter_counter_2$D_IN;
	if (nodeVector_2_flitToPacket_flitsCounter_counter_3$EN)
	  nodeVector_2_flitToPacket_flitsCounter_counter_3 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_flitsCounter_counter_3$D_IN;
	if (nodeVector_2_flitToPacket_flitsCounter_counter_4$EN)
	  nodeVector_2_flitToPacket_flitsCounter_counter_4 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_flitsCounter_counter_4$D_IN;
	if (nodeVector_2_flitToPacket_flitsCounter_counter_5$EN)
	  nodeVector_2_flitToPacket_flitsCounter_counter_5 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_flitsCounter_counter_5$D_IN;
	if (nodeVector_2_flitToPacket_flitsCounter_counter_6$EN)
	  nodeVector_2_flitToPacket_flitsCounter_counter_6 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_flitsCounter_counter_6$D_IN;
	if (nodeVector_2_flitToPacket_flitsCounter_counter_7$EN)
	  nodeVector_2_flitToPacket_flitsCounter_counter_7 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_flitsCounter_counter_7$D_IN;
	if (nodeVector_2_flitToPacket_indexPool_ii$EN)
	  nodeVector_2_flitToPacket_indexPool_ii <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_indexPool_ii$D_IN;
	if (nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_r$EN)
	  nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_r$D_IN;
	if (nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_r$EN)
	  nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_r$D_IN;
	if (nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_r$EN)
	  nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_r$D_IN;
	if (nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_r$EN)
	  nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_r$D_IN;
	if (nodeVector_2_flitToPacket_indexPool_indexFifo_tempData_r$EN)
	  nodeVector_2_flitToPacket_indexPool_indexFifo_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_indexPool_indexFifo_tempData_r$D_IN;
	if (nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_r$EN)
	  nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_r$D_IN;
	if (nodeVector_2_flitToPacket_indexPool_isInitDone$EN)
	  nodeVector_2_flitToPacket_indexPool_isInitDone <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_indexPool_isInitDone$D_IN;
	if (nodeVector_2_flitToPacket_packetFifo_ageCount$EN)
	  nodeVector_2_flitToPacket_packetFifo_ageCount <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_packetFifo_ageCount$D_IN;
	if (nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r$EN)
	  nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r$D_IN;
	if (nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r$EN)
	  nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r$D_IN;
	if (nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt$EN)
	  nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt$D_IN;
	if (nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1$EN)
	  nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1$D_IN;
	if (nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt$EN)
	  nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt$D_IN;
	if (nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1$EN)
	  nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1$D_IN;
	if (nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt$EN)
	  nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt$D_IN;
	if (nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1$EN)
	  nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1$D_IN;
	if (nodeVector_2_flitToPacket_validEntry_r$EN)
	  nodeVector_2_flitToPacket_validEntry_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_validEntry_r$D_IN;
	if (nodeVector_2_flitToPacket_validEntry_r_1$EN)
	  nodeVector_2_flitToPacket_validEntry_r_1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_validEntry_r_1$D_IN;
	if (nodeVector_2_flitToPacket_validEntry_r_2$EN)
	  nodeVector_2_flitToPacket_validEntry_r_2 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_validEntry_r_2$D_IN;
	if (nodeVector_2_flitToPacket_validEntry_r_3$EN)
	  nodeVector_2_flitToPacket_validEntry_r_3 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_validEntry_r_3$D_IN;
	if (nodeVector_2_flitToPacket_validEntry_r_4$EN)
	  nodeVector_2_flitToPacket_validEntry_r_4 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_validEntry_r_4$D_IN;
	if (nodeVector_2_flitToPacket_validEntry_r_5$EN)
	  nodeVector_2_flitToPacket_validEntry_r_5 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_validEntry_r_5$D_IN;
	if (nodeVector_2_flitToPacket_validEntry_r_6$EN)
	  nodeVector_2_flitToPacket_validEntry_r_6 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_validEntry_r_6$D_IN;
	if (nodeVector_2_flitToPacket_validEntry_r_7$EN)
	  nodeVector_2_flitToPacket_validEntry_r_7 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_flitToPacket_validEntry_r_7$D_IN;
	if (nodeVector_2_packetToFlit_flitFifo_deqP_r$EN)
	  nodeVector_2_packetToFlit_flitFifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_packetToFlit_flitFifo_deqP_r$D_IN;
	if (nodeVector_2_packetToFlit_flitFifo_enqP_r$EN)
	  nodeVector_2_packetToFlit_flitFifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_packetToFlit_flitFifo_enqP_r$D_IN;
	if (nodeVector_2_packetToFlit_fltCount_counter$EN)
	  nodeVector_2_packetToFlit_fltCount_counter <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_packetToFlit_fltCount_counter$D_IN;
	if (nodeVector_2_packetToFlit_packetFifo_taggedReg$EN)
	  nodeVector_2_packetToFlit_packetFifo_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_packetToFlit_packetFifo_taggedReg$D_IN;
	if (nodeVector_2_packetToFlit_pktCount_counter$EN)
	  nodeVector_2_packetToFlit_pktCount_counter <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_packetToFlit_pktCount_counter$D_IN;
	if (nodeVector_2_packetToFlit_vcCount_counter$EN)
	  nodeVector_2_packetToFlit_vcCount_counter <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_packetToFlit_vcCount_counter$D_IN;
	if (nodeVector_2_upRingVcFifo_arbiter_priority_vector$EN)
	  nodeVector_2_upRingVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_upRingVcFifo_arbiter_priority_vector$D_IN;
	if (nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_r$EN)
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_r$D_IN;
	if (nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r$EN)
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r$D_IN;
	if (nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_r$EN)
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_r$D_IN;
	if (nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_r$EN)
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_r$D_IN;
	if (nodeVector_2_upRingVcFifo_vcFifoArr_0_tempData_r$EN)
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_tempData_r$D_IN;
	if (nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_r$EN)
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
	if (nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_r$EN)
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_r$D_IN;
	if (nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r$EN)
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r$D_IN;
	if (nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_r$EN)
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_r$D_IN;
	if (nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_r$EN)
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_r$D_IN;
	if (nodeVector_2_upRingVcFifo_vcFifoArr_1_tempData_r$EN)
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_tempData_r$D_IN;
	if (nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_r$EN)
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
	if (nodeVector_3_clientVcFifo_arbiter_priority_vector$EN)
	  nodeVector_3_clientVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_clientVcFifo_arbiter_priority_vector$D_IN;
	if (nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_r$EN)
	  nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_r$D_IN;
	if (nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r$EN)
	  nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r$D_IN;
	if (nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_r$EN)
	  nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_r$D_IN;
	if (nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_r$EN)
	  nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_r$D_IN;
	if (nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_r$EN)
	  nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_r$D_IN;
	if (nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_r$EN)
	  nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
	if (nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_r$EN)
	  nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_r$D_IN;
	if (nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r$EN)
	  nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r$D_IN;
	if (nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_r$EN)
	  nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_r$D_IN;
	if (nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_r$EN)
	  nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_r$D_IN;
	if (nodeVector_3_clientVcFifo_vcFifoArr_1_tempData_r$EN)
	  nodeVector_3_clientVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_clientVcFifo_vcFifoArr_1_tempData_r$D_IN;
	if (nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_r$EN)
	  nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
	if (nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg$EN)
	  nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg$D_IN;
	if (nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg$EN)
	  nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg$D_IN;
	if (nodeVector_3_crossbar_level0Dn_outPortDn_taggedReg$EN)
	  nodeVector_3_crossbar_level0Dn_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_crossbar_level0Dn_outPortDn_taggedReg$D_IN;
	if (nodeVector_3_crossbar_level0Dn_outPortUp_taggedReg$EN)
	  nodeVector_3_crossbar_level0Dn_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_crossbar_level0Dn_outPortUp_taggedReg$D_IN;
	if (nodeVector_3_crossbar_level0Dn_portSelect$EN)
	  nodeVector_3_crossbar_level0Dn_portSelect <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_crossbar_level0Dn_portSelect$D_IN;
	if (nodeVector_3_crossbar_level0Up_inPortDn_taggedReg$EN)
	  nodeVector_3_crossbar_level0Up_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_crossbar_level0Up_inPortDn_taggedReg$D_IN;
	if (nodeVector_3_crossbar_level0Up_inPortUp_taggedReg$EN)
	  nodeVector_3_crossbar_level0Up_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_crossbar_level0Up_inPortUp_taggedReg$D_IN;
	if (nodeVector_3_crossbar_level0Up_outPortDn_taggedReg$EN)
	  nodeVector_3_crossbar_level0Up_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_crossbar_level0Up_outPortDn_taggedReg$D_IN;
	if (nodeVector_3_crossbar_level0Up_outPortUp_taggedReg$EN)
	  nodeVector_3_crossbar_level0Up_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_crossbar_level0Up_outPortUp_taggedReg$D_IN;
	if (nodeVector_3_crossbar_level0Up_portSelect$EN)
	  nodeVector_3_crossbar_level0Up_portSelect <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_crossbar_level0Up_portSelect$D_IN;
	if (nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg$EN)
	  nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg$D_IN;
	if (nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg$EN)
	  nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg$D_IN;
	if (nodeVector_3_crossbar_level1Dn_outPortDn_taggedReg$EN)
	  nodeVector_3_crossbar_level1Dn_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_crossbar_level1Dn_outPortDn_taggedReg$D_IN;
	if (nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg$EN)
	  nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg$D_IN;
	if (nodeVector_3_crossbar_level1Dn_portSelect$EN)
	  nodeVector_3_crossbar_level1Dn_portSelect <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_crossbar_level1Dn_portSelect$D_IN;
	if (nodeVector_3_crossbar_level1Up_inPortDn_taggedReg$EN)
	  nodeVector_3_crossbar_level1Up_inPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_crossbar_level1Up_inPortDn_taggedReg$D_IN;
	if (nodeVector_3_crossbar_level1Up_inPortUp_taggedReg$EN)
	  nodeVector_3_crossbar_level1Up_inPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_crossbar_level1Up_inPortUp_taggedReg$D_IN;
	if (nodeVector_3_crossbar_level1Up_outPortDn_taggedReg$EN)
	  nodeVector_3_crossbar_level1Up_outPortDn_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_crossbar_level1Up_outPortDn_taggedReg$D_IN;
	if (nodeVector_3_crossbar_level1Up_outPortUp_taggedReg$EN)
	  nodeVector_3_crossbar_level1Up_outPortUp_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_crossbar_level1Up_outPortUp_taggedReg$D_IN;
	if (nodeVector_3_crossbar_level1Up_portSelect$EN)
	  nodeVector_3_crossbar_level1Up_portSelect <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_crossbar_level1Up_portSelect$D_IN;
	if (nodeVector_3_downRingVcFifo_arbiter_priority_vector$EN)
	  nodeVector_3_downRingVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_downRingVcFifo_arbiter_priority_vector$D_IN;
	if (nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_r$EN)
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_r$D_IN;
	if (nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r$EN)
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r$D_IN;
	if (nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_r$EN)
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_r$D_IN;
	if (nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_r$EN)
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_r$D_IN;
	if (nodeVector_3_downRingVcFifo_vcFifoArr_0_tempData_r$EN)
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_tempData_r$D_IN;
	if (nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_r$EN)
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
	if (nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_r$EN)
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_r$D_IN;
	if (nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r$EN)
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r$D_IN;
	if (nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_r$EN)
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_r$D_IN;
	if (nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_r$EN)
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_r$D_IN;
	if (nodeVector_3_downRingVcFifo_vcFifoArr_1_tempData_r$EN)
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_tempData_r$D_IN;
	if (nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_r$EN)
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
	if (nodeVector_3_flitToPacket_cam_r$EN)
	  nodeVector_3_flitToPacket_cam_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_cam_r$D_IN;
	if (nodeVector_3_flitToPacket_cam_r_1$EN)
	  nodeVector_3_flitToPacket_cam_r_1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_cam_r_1$D_IN;
	if (nodeVector_3_flitToPacket_cam_r_2$EN)
	  nodeVector_3_flitToPacket_cam_r_2 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_cam_r_2$D_IN;
	if (nodeVector_3_flitToPacket_cam_r_3$EN)
	  nodeVector_3_flitToPacket_cam_r_3 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_cam_r_3$D_IN;
	if (nodeVector_3_flitToPacket_cam_r_4$EN)
	  nodeVector_3_flitToPacket_cam_r_4 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_cam_r_4$D_IN;
	if (nodeVector_3_flitToPacket_cam_r_5$EN)
	  nodeVector_3_flitToPacket_cam_r_5 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_cam_r_5$D_IN;
	if (nodeVector_3_flitToPacket_cam_r_6$EN)
	  nodeVector_3_flitToPacket_cam_r_6 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_cam_r_6$D_IN;
	if (nodeVector_3_flitToPacket_cam_r_7$EN)
	  nodeVector_3_flitToPacket_cam_r_7 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_cam_r_7$D_IN;
	if (nodeVector_3_flitToPacket_flitsCounter_counter$EN)
	  nodeVector_3_flitToPacket_flitsCounter_counter <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_flitsCounter_counter$D_IN;
	if (nodeVector_3_flitToPacket_flitsCounter_counter_1$EN)
	  nodeVector_3_flitToPacket_flitsCounter_counter_1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_flitsCounter_counter_1$D_IN;
	if (nodeVector_3_flitToPacket_flitsCounter_counter_2$EN)
	  nodeVector_3_flitToPacket_flitsCounter_counter_2 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_flitsCounter_counter_2$D_IN;
	if (nodeVector_3_flitToPacket_flitsCounter_counter_3$EN)
	  nodeVector_3_flitToPacket_flitsCounter_counter_3 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_flitsCounter_counter_3$D_IN;
	if (nodeVector_3_flitToPacket_flitsCounter_counter_4$EN)
	  nodeVector_3_flitToPacket_flitsCounter_counter_4 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_flitsCounter_counter_4$D_IN;
	if (nodeVector_3_flitToPacket_flitsCounter_counter_5$EN)
	  nodeVector_3_flitToPacket_flitsCounter_counter_5 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_flitsCounter_counter_5$D_IN;
	if (nodeVector_3_flitToPacket_flitsCounter_counter_6$EN)
	  nodeVector_3_flitToPacket_flitsCounter_counter_6 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_flitsCounter_counter_6$D_IN;
	if (nodeVector_3_flitToPacket_flitsCounter_counter_7$EN)
	  nodeVector_3_flitToPacket_flitsCounter_counter_7 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_flitsCounter_counter_7$D_IN;
	if (nodeVector_3_flitToPacket_indexPool_ii$EN)
	  nodeVector_3_flitToPacket_indexPool_ii <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_indexPool_ii$D_IN;
	if (nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_r$EN)
	  nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_r$D_IN;
	if (nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_r$EN)
	  nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_r$D_IN;
	if (nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_r$EN)
	  nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_r$D_IN;
	if (nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_r$EN)
	  nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_r$D_IN;
	if (nodeVector_3_flitToPacket_indexPool_indexFifo_tempData_r$EN)
	  nodeVector_3_flitToPacket_indexPool_indexFifo_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_indexPool_indexFifo_tempData_r$D_IN;
	if (nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_r$EN)
	  nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_r$D_IN;
	if (nodeVector_3_flitToPacket_indexPool_isInitDone$EN)
	  nodeVector_3_flitToPacket_indexPool_isInitDone <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_indexPool_isInitDone$D_IN;
	if (nodeVector_3_flitToPacket_packetFifo_ageCount$EN)
	  nodeVector_3_flitToPacket_packetFifo_ageCount <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_packetFifo_ageCount$D_IN;
	if (nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r$EN)
	  nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r$D_IN;
	if (nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r$EN)
	  nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r$D_IN;
	if (nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt$EN)
	  nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt$D_IN;
	if (nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1$EN)
	  nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1$D_IN;
	if (nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt$EN)
	  nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt$D_IN;
	if (nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1$EN)
	  nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1$D_IN;
	if (nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt$EN)
	  nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt$D_IN;
	if (nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1$EN)
	  nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1$D_IN;
	if (nodeVector_3_flitToPacket_validEntry_r$EN)
	  nodeVector_3_flitToPacket_validEntry_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_validEntry_r$D_IN;
	if (nodeVector_3_flitToPacket_validEntry_r_1$EN)
	  nodeVector_3_flitToPacket_validEntry_r_1 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_validEntry_r_1$D_IN;
	if (nodeVector_3_flitToPacket_validEntry_r_2$EN)
	  nodeVector_3_flitToPacket_validEntry_r_2 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_validEntry_r_2$D_IN;
	if (nodeVector_3_flitToPacket_validEntry_r_3$EN)
	  nodeVector_3_flitToPacket_validEntry_r_3 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_validEntry_r_3$D_IN;
	if (nodeVector_3_flitToPacket_validEntry_r_4$EN)
	  nodeVector_3_flitToPacket_validEntry_r_4 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_validEntry_r_4$D_IN;
	if (nodeVector_3_flitToPacket_validEntry_r_5$EN)
	  nodeVector_3_flitToPacket_validEntry_r_5 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_validEntry_r_5$D_IN;
	if (nodeVector_3_flitToPacket_validEntry_r_6$EN)
	  nodeVector_3_flitToPacket_validEntry_r_6 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_validEntry_r_6$D_IN;
	if (nodeVector_3_flitToPacket_validEntry_r_7$EN)
	  nodeVector_3_flitToPacket_validEntry_r_7 <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_flitToPacket_validEntry_r_7$D_IN;
	if (nodeVector_3_packetToFlit_flitFifo_deqP_r$EN)
	  nodeVector_3_packetToFlit_flitFifo_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_packetToFlit_flitFifo_deqP_r$D_IN;
	if (nodeVector_3_packetToFlit_flitFifo_enqP_r$EN)
	  nodeVector_3_packetToFlit_flitFifo_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_packetToFlit_flitFifo_enqP_r$D_IN;
	if (nodeVector_3_packetToFlit_fltCount_counter$EN)
	  nodeVector_3_packetToFlit_fltCount_counter <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_packetToFlit_fltCount_counter$D_IN;
	if (nodeVector_3_packetToFlit_packetFifo_taggedReg$EN)
	  nodeVector_3_packetToFlit_packetFifo_taggedReg <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_packetToFlit_packetFifo_taggedReg$D_IN;
	if (nodeVector_3_packetToFlit_pktCount_counter$EN)
	  nodeVector_3_packetToFlit_pktCount_counter <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_packetToFlit_pktCount_counter$D_IN;
	if (nodeVector_3_packetToFlit_vcCount_counter$EN)
	  nodeVector_3_packetToFlit_vcCount_counter <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_packetToFlit_vcCount_counter$D_IN;
	if (nodeVector_3_upRingVcFifo_arbiter_priority_vector$EN)
	  nodeVector_3_upRingVcFifo_arbiter_priority_vector <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_upRingVcFifo_arbiter_priority_vector$D_IN;
	if (nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_r$EN)
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_r$D_IN;
	if (nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r$EN)
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r$D_IN;
	if (nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_r$EN)
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_r$D_IN;
	if (nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_r$EN)
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_r$D_IN;
	if (nodeVector_3_upRingVcFifo_vcFifoArr_0_tempData_r$EN)
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_tempData_r$D_IN;
	if (nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_r$EN)
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_r$D_IN;
	if (nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_r$EN)
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_r$D_IN;
	if (nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r$EN)
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r$D_IN;
	if (nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_r$EN)
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_r$D_IN;
	if (nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_r$EN)
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_r$D_IN;
	if (nodeVector_3_upRingVcFifo_vcFifoArr_1_tempData_r$EN)
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_tempData_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_tempData_r$D_IN;
	if (nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_r$EN)
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_r <= `BSV_ASSIGNMENT_DELAY
	      nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_r$D_IN;
      end
    if (nodeVector_0_clientVcFifo_vcFifoArr_0_data$EN)
      nodeVector_0_clientVcFifo_vcFifoArr_0_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data$D_IN;
    if (nodeVector_0_clientVcFifo_vcFifoArr_0_data_1$EN)
      nodeVector_0_clientVcFifo_vcFifoArr_0_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_1$D_IN;
    if (nodeVector_0_clientVcFifo_vcFifoArr_0_data_2$EN)
      nodeVector_0_clientVcFifo_vcFifoArr_0_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_2$D_IN;
    if (nodeVector_0_clientVcFifo_vcFifoArr_0_data_3$EN)
      nodeVector_0_clientVcFifo_vcFifoArr_0_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_clientVcFifo_vcFifoArr_0_data_3$D_IN;
    if (nodeVector_0_clientVcFifo_vcFifoArr_1_data$EN)
      nodeVector_0_clientVcFifo_vcFifoArr_1_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data$D_IN;
    if (nodeVector_0_clientVcFifo_vcFifoArr_1_data_1$EN)
      nodeVector_0_clientVcFifo_vcFifoArr_1_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_1$D_IN;
    if (nodeVector_0_clientVcFifo_vcFifoArr_1_data_2$EN)
      nodeVector_0_clientVcFifo_vcFifoArr_1_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_2$D_IN;
    if (nodeVector_0_clientVcFifo_vcFifoArr_1_data_3$EN)
      nodeVector_0_clientVcFifo_vcFifoArr_1_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_clientVcFifo_vcFifoArr_1_data_3$D_IN;
    if (nodeVector_0_downRingVcFifo_vcFifoArr_0_data$EN)
      nodeVector_0_downRingVcFifo_vcFifoArr_0_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data$D_IN;
    if (nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1$EN)
      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1$D_IN;
    if (nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2$EN)
      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2$D_IN;
    if (nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3$EN)
      nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3$D_IN;
    if (nodeVector_0_downRingVcFifo_vcFifoArr_1_data$EN)
      nodeVector_0_downRingVcFifo_vcFifoArr_1_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data$D_IN;
    if (nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1$EN)
      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1$D_IN;
    if (nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2$EN)
      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2$D_IN;
    if (nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3$EN)
      nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3$D_IN;
    if (nodeVector_0_flitToPacket_indexPool_indexFifo_data$EN)
      nodeVector_0_flitToPacket_indexPool_indexFifo_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_flitToPacket_indexPool_indexFifo_data$D_IN;
    if (nodeVector_0_flitToPacket_indexPool_indexFifo_data_1$EN)
      nodeVector_0_flitToPacket_indexPool_indexFifo_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_flitToPacket_indexPool_indexFifo_data_1$D_IN;
    if (nodeVector_0_flitToPacket_indexPool_indexFifo_data_2$EN)
      nodeVector_0_flitToPacket_indexPool_indexFifo_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_flitToPacket_indexPool_indexFifo_data_2$D_IN;
    if (nodeVector_0_flitToPacket_indexPool_indexFifo_data_3$EN)
      nodeVector_0_flitToPacket_indexPool_indexFifo_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_flitToPacket_indexPool_indexFifo_data_3$D_IN;
    if (nodeVector_0_flitToPacket_indexPool_indexFifo_data_4$EN)
      nodeVector_0_flitToPacket_indexPool_indexFifo_data_4 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_flitToPacket_indexPool_indexFifo_data_4$D_IN;
    if (nodeVector_0_flitToPacket_indexPool_indexFifo_data_5$EN)
      nodeVector_0_flitToPacket_indexPool_indexFifo_data_5 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_flitToPacket_indexPool_indexFifo_data_5$D_IN;
    if (nodeVector_0_flitToPacket_indexPool_indexFifo_data_6$EN)
      nodeVector_0_flitToPacket_indexPool_indexFifo_data_6 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_flitToPacket_indexPool_indexFifo_data_6$D_IN;
    if (nodeVector_0_flitToPacket_indexPool_indexFifo_data_7$EN)
      nodeVector_0_flitToPacket_indexPool_indexFifo_data_7 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_flitToPacket_indexPool_indexFifo_data_7$D_IN;
    if (nodeVector_0_flitToPacket_packetFifo_fifo_data$EN)
      nodeVector_0_flitToPacket_packetFifo_fifo_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_flitToPacket_packetFifo_fifo_data$D_IN;
    if (nodeVector_0_flitToPacket_packetFifo_fifo_data_1$EN)
      nodeVector_0_flitToPacket_packetFifo_fifo_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_flitToPacket_packetFifo_fifo_data_1$D_IN;
    if (nodeVector_0_flitToPacket_packetFifo_fifo_data_2$EN)
      nodeVector_0_flitToPacket_packetFifo_fifo_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_flitToPacket_packetFifo_fifo_data_2$D_IN;
    if (nodeVector_0_flitToPacket_packetFifo_fifo_data_3$EN)
      nodeVector_0_flitToPacket_packetFifo_fifo_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_flitToPacket_packetFifo_fifo_data_3$D_IN;
    if (nodeVector_0_packetToFlit_flitFifo_data$EN)
      nodeVector_0_packetToFlit_flitFifo_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_packetToFlit_flitFifo_data$D_IN;
    if (nodeVector_0_packetToFlit_flitFifo_data_1$EN)
      nodeVector_0_packetToFlit_flitFifo_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_packetToFlit_flitFifo_data_1$D_IN;
    if (nodeVector_0_packetToFlit_flitFifo_data_2$EN)
      nodeVector_0_packetToFlit_flitFifo_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_packetToFlit_flitFifo_data_2$D_IN;
    if (nodeVector_0_packetToFlit_flitFifo_data_3$EN)
      nodeVector_0_packetToFlit_flitFifo_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_packetToFlit_flitFifo_data_3$D_IN;
    if (nodeVector_0_upRingVcFifo_vcFifoArr_0_data$EN)
      nodeVector_0_upRingVcFifo_vcFifoArr_0_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data$D_IN;
    if (nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1$EN)
      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1$D_IN;
    if (nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2$EN)
      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2$D_IN;
    if (nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3$EN)
      nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3$D_IN;
    if (nodeVector_0_upRingVcFifo_vcFifoArr_1_data$EN)
      nodeVector_0_upRingVcFifo_vcFifoArr_1_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data$D_IN;
    if (nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1$EN)
      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1$D_IN;
    if (nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2$EN)
      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2$D_IN;
    if (nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3$EN)
      nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3$D_IN;
    if (nodeVector_1_clientVcFifo_vcFifoArr_0_data$EN)
      nodeVector_1_clientVcFifo_vcFifoArr_0_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data$D_IN;
    if (nodeVector_1_clientVcFifo_vcFifoArr_0_data_1$EN)
      nodeVector_1_clientVcFifo_vcFifoArr_0_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_1$D_IN;
    if (nodeVector_1_clientVcFifo_vcFifoArr_0_data_2$EN)
      nodeVector_1_clientVcFifo_vcFifoArr_0_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_2$D_IN;
    if (nodeVector_1_clientVcFifo_vcFifoArr_0_data_3$EN)
      nodeVector_1_clientVcFifo_vcFifoArr_0_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_clientVcFifo_vcFifoArr_0_data_3$D_IN;
    if (nodeVector_1_clientVcFifo_vcFifoArr_1_data$EN)
      nodeVector_1_clientVcFifo_vcFifoArr_1_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data$D_IN;
    if (nodeVector_1_clientVcFifo_vcFifoArr_1_data_1$EN)
      nodeVector_1_clientVcFifo_vcFifoArr_1_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_1$D_IN;
    if (nodeVector_1_clientVcFifo_vcFifoArr_1_data_2$EN)
      nodeVector_1_clientVcFifo_vcFifoArr_1_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_2$D_IN;
    if (nodeVector_1_clientVcFifo_vcFifoArr_1_data_3$EN)
      nodeVector_1_clientVcFifo_vcFifoArr_1_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_clientVcFifo_vcFifoArr_1_data_3$D_IN;
    if (nodeVector_1_downRingVcFifo_vcFifoArr_0_data$EN)
      nodeVector_1_downRingVcFifo_vcFifoArr_0_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data$D_IN;
    if (nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1$EN)
      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1$D_IN;
    if (nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2$EN)
      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2$D_IN;
    if (nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3$EN)
      nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3$D_IN;
    if (nodeVector_1_downRingVcFifo_vcFifoArr_1_data$EN)
      nodeVector_1_downRingVcFifo_vcFifoArr_1_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data$D_IN;
    if (nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1$EN)
      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1$D_IN;
    if (nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2$EN)
      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2$D_IN;
    if (nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3$EN)
      nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3$D_IN;
    if (nodeVector_1_flitToPacket_indexPool_indexFifo_data$EN)
      nodeVector_1_flitToPacket_indexPool_indexFifo_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_flitToPacket_indexPool_indexFifo_data$D_IN;
    if (nodeVector_1_flitToPacket_indexPool_indexFifo_data_1$EN)
      nodeVector_1_flitToPacket_indexPool_indexFifo_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_flitToPacket_indexPool_indexFifo_data_1$D_IN;
    if (nodeVector_1_flitToPacket_indexPool_indexFifo_data_2$EN)
      nodeVector_1_flitToPacket_indexPool_indexFifo_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_flitToPacket_indexPool_indexFifo_data_2$D_IN;
    if (nodeVector_1_flitToPacket_indexPool_indexFifo_data_3$EN)
      nodeVector_1_flitToPacket_indexPool_indexFifo_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_flitToPacket_indexPool_indexFifo_data_3$D_IN;
    if (nodeVector_1_flitToPacket_indexPool_indexFifo_data_4$EN)
      nodeVector_1_flitToPacket_indexPool_indexFifo_data_4 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_flitToPacket_indexPool_indexFifo_data_4$D_IN;
    if (nodeVector_1_flitToPacket_indexPool_indexFifo_data_5$EN)
      nodeVector_1_flitToPacket_indexPool_indexFifo_data_5 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_flitToPacket_indexPool_indexFifo_data_5$D_IN;
    if (nodeVector_1_flitToPacket_indexPool_indexFifo_data_6$EN)
      nodeVector_1_flitToPacket_indexPool_indexFifo_data_6 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_flitToPacket_indexPool_indexFifo_data_6$D_IN;
    if (nodeVector_1_flitToPacket_indexPool_indexFifo_data_7$EN)
      nodeVector_1_flitToPacket_indexPool_indexFifo_data_7 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_flitToPacket_indexPool_indexFifo_data_7$D_IN;
    if (nodeVector_1_flitToPacket_packetFifo_fifo_data$EN)
      nodeVector_1_flitToPacket_packetFifo_fifo_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_flitToPacket_packetFifo_fifo_data$D_IN;
    if (nodeVector_1_flitToPacket_packetFifo_fifo_data_1$EN)
      nodeVector_1_flitToPacket_packetFifo_fifo_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_flitToPacket_packetFifo_fifo_data_1$D_IN;
    if (nodeVector_1_flitToPacket_packetFifo_fifo_data_2$EN)
      nodeVector_1_flitToPacket_packetFifo_fifo_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_flitToPacket_packetFifo_fifo_data_2$D_IN;
    if (nodeVector_1_flitToPacket_packetFifo_fifo_data_3$EN)
      nodeVector_1_flitToPacket_packetFifo_fifo_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_flitToPacket_packetFifo_fifo_data_3$D_IN;
    if (nodeVector_1_packetToFlit_flitFifo_data$EN)
      nodeVector_1_packetToFlit_flitFifo_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_packetToFlit_flitFifo_data$D_IN;
    if (nodeVector_1_packetToFlit_flitFifo_data_1$EN)
      nodeVector_1_packetToFlit_flitFifo_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_packetToFlit_flitFifo_data_1$D_IN;
    if (nodeVector_1_packetToFlit_flitFifo_data_2$EN)
      nodeVector_1_packetToFlit_flitFifo_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_packetToFlit_flitFifo_data_2$D_IN;
    if (nodeVector_1_packetToFlit_flitFifo_data_3$EN)
      nodeVector_1_packetToFlit_flitFifo_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_packetToFlit_flitFifo_data_3$D_IN;
    if (nodeVector_1_upRingVcFifo_vcFifoArr_0_data$EN)
      nodeVector_1_upRingVcFifo_vcFifoArr_0_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data$D_IN;
    if (nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1$EN)
      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1$D_IN;
    if (nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2$EN)
      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2$D_IN;
    if (nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3$EN)
      nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3$D_IN;
    if (nodeVector_1_upRingVcFifo_vcFifoArr_1_data$EN)
      nodeVector_1_upRingVcFifo_vcFifoArr_1_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data$D_IN;
    if (nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1$EN)
      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1$D_IN;
    if (nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2$EN)
      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2$D_IN;
    if (nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3$EN)
      nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3$D_IN;
    if (nodeVector_2_clientVcFifo_vcFifoArr_0_data$EN)
      nodeVector_2_clientVcFifo_vcFifoArr_0_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data$D_IN;
    if (nodeVector_2_clientVcFifo_vcFifoArr_0_data_1$EN)
      nodeVector_2_clientVcFifo_vcFifoArr_0_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_1$D_IN;
    if (nodeVector_2_clientVcFifo_vcFifoArr_0_data_2$EN)
      nodeVector_2_clientVcFifo_vcFifoArr_0_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_2$D_IN;
    if (nodeVector_2_clientVcFifo_vcFifoArr_0_data_3$EN)
      nodeVector_2_clientVcFifo_vcFifoArr_0_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_clientVcFifo_vcFifoArr_0_data_3$D_IN;
    if (nodeVector_2_clientVcFifo_vcFifoArr_1_data$EN)
      nodeVector_2_clientVcFifo_vcFifoArr_1_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data$D_IN;
    if (nodeVector_2_clientVcFifo_vcFifoArr_1_data_1$EN)
      nodeVector_2_clientVcFifo_vcFifoArr_1_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_1$D_IN;
    if (nodeVector_2_clientVcFifo_vcFifoArr_1_data_2$EN)
      nodeVector_2_clientVcFifo_vcFifoArr_1_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_2$D_IN;
    if (nodeVector_2_clientVcFifo_vcFifoArr_1_data_3$EN)
      nodeVector_2_clientVcFifo_vcFifoArr_1_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_clientVcFifo_vcFifoArr_1_data_3$D_IN;
    if (nodeVector_2_downRingVcFifo_vcFifoArr_0_data$EN)
      nodeVector_2_downRingVcFifo_vcFifoArr_0_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data$D_IN;
    if (nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1$EN)
      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1$D_IN;
    if (nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2$EN)
      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2$D_IN;
    if (nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3$EN)
      nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3$D_IN;
    if (nodeVector_2_downRingVcFifo_vcFifoArr_1_data$EN)
      nodeVector_2_downRingVcFifo_vcFifoArr_1_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data$D_IN;
    if (nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1$EN)
      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1$D_IN;
    if (nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2$EN)
      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2$D_IN;
    if (nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3$EN)
      nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3$D_IN;
    if (nodeVector_2_flitToPacket_indexPool_indexFifo_data$EN)
      nodeVector_2_flitToPacket_indexPool_indexFifo_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_flitToPacket_indexPool_indexFifo_data$D_IN;
    if (nodeVector_2_flitToPacket_indexPool_indexFifo_data_1$EN)
      nodeVector_2_flitToPacket_indexPool_indexFifo_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_flitToPacket_indexPool_indexFifo_data_1$D_IN;
    if (nodeVector_2_flitToPacket_indexPool_indexFifo_data_2$EN)
      nodeVector_2_flitToPacket_indexPool_indexFifo_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_flitToPacket_indexPool_indexFifo_data_2$D_IN;
    if (nodeVector_2_flitToPacket_indexPool_indexFifo_data_3$EN)
      nodeVector_2_flitToPacket_indexPool_indexFifo_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_flitToPacket_indexPool_indexFifo_data_3$D_IN;
    if (nodeVector_2_flitToPacket_indexPool_indexFifo_data_4$EN)
      nodeVector_2_flitToPacket_indexPool_indexFifo_data_4 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_flitToPacket_indexPool_indexFifo_data_4$D_IN;
    if (nodeVector_2_flitToPacket_indexPool_indexFifo_data_5$EN)
      nodeVector_2_flitToPacket_indexPool_indexFifo_data_5 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_flitToPacket_indexPool_indexFifo_data_5$D_IN;
    if (nodeVector_2_flitToPacket_indexPool_indexFifo_data_6$EN)
      nodeVector_2_flitToPacket_indexPool_indexFifo_data_6 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_flitToPacket_indexPool_indexFifo_data_6$D_IN;
    if (nodeVector_2_flitToPacket_indexPool_indexFifo_data_7$EN)
      nodeVector_2_flitToPacket_indexPool_indexFifo_data_7 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_flitToPacket_indexPool_indexFifo_data_7$D_IN;
    if (nodeVector_2_flitToPacket_packetFifo_fifo_data$EN)
      nodeVector_2_flitToPacket_packetFifo_fifo_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_flitToPacket_packetFifo_fifo_data$D_IN;
    if (nodeVector_2_flitToPacket_packetFifo_fifo_data_1$EN)
      nodeVector_2_flitToPacket_packetFifo_fifo_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_flitToPacket_packetFifo_fifo_data_1$D_IN;
    if (nodeVector_2_flitToPacket_packetFifo_fifo_data_2$EN)
      nodeVector_2_flitToPacket_packetFifo_fifo_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_flitToPacket_packetFifo_fifo_data_2$D_IN;
    if (nodeVector_2_flitToPacket_packetFifo_fifo_data_3$EN)
      nodeVector_2_flitToPacket_packetFifo_fifo_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_flitToPacket_packetFifo_fifo_data_3$D_IN;
    if (nodeVector_2_packetToFlit_flitFifo_data$EN)
      nodeVector_2_packetToFlit_flitFifo_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_packetToFlit_flitFifo_data$D_IN;
    if (nodeVector_2_packetToFlit_flitFifo_data_1$EN)
      nodeVector_2_packetToFlit_flitFifo_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_packetToFlit_flitFifo_data_1$D_IN;
    if (nodeVector_2_packetToFlit_flitFifo_data_2$EN)
      nodeVector_2_packetToFlit_flitFifo_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_packetToFlit_flitFifo_data_2$D_IN;
    if (nodeVector_2_packetToFlit_flitFifo_data_3$EN)
      nodeVector_2_packetToFlit_flitFifo_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_packetToFlit_flitFifo_data_3$D_IN;
    if (nodeVector_2_upRingVcFifo_vcFifoArr_0_data$EN)
      nodeVector_2_upRingVcFifo_vcFifoArr_0_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data$D_IN;
    if (nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1$EN)
      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1$D_IN;
    if (nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2$EN)
      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2$D_IN;
    if (nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3$EN)
      nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3$D_IN;
    if (nodeVector_2_upRingVcFifo_vcFifoArr_1_data$EN)
      nodeVector_2_upRingVcFifo_vcFifoArr_1_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data$D_IN;
    if (nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1$EN)
      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1$D_IN;
    if (nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2$EN)
      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2$D_IN;
    if (nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3$EN)
      nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3$D_IN;
    if (nodeVector_3_clientVcFifo_vcFifoArr_0_data$EN)
      nodeVector_3_clientVcFifo_vcFifoArr_0_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data$D_IN;
    if (nodeVector_3_clientVcFifo_vcFifoArr_0_data_1$EN)
      nodeVector_3_clientVcFifo_vcFifoArr_0_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_1$D_IN;
    if (nodeVector_3_clientVcFifo_vcFifoArr_0_data_2$EN)
      nodeVector_3_clientVcFifo_vcFifoArr_0_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_2$D_IN;
    if (nodeVector_3_clientVcFifo_vcFifoArr_0_data_3$EN)
      nodeVector_3_clientVcFifo_vcFifoArr_0_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_clientVcFifo_vcFifoArr_0_data_3$D_IN;
    if (nodeVector_3_clientVcFifo_vcFifoArr_1_data$EN)
      nodeVector_3_clientVcFifo_vcFifoArr_1_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data$D_IN;
    if (nodeVector_3_clientVcFifo_vcFifoArr_1_data_1$EN)
      nodeVector_3_clientVcFifo_vcFifoArr_1_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_1$D_IN;
    if (nodeVector_3_clientVcFifo_vcFifoArr_1_data_2$EN)
      nodeVector_3_clientVcFifo_vcFifoArr_1_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_2$D_IN;
    if (nodeVector_3_clientVcFifo_vcFifoArr_1_data_3$EN)
      nodeVector_3_clientVcFifo_vcFifoArr_1_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_clientVcFifo_vcFifoArr_1_data_3$D_IN;
    if (nodeVector_3_downRingVcFifo_vcFifoArr_0_data$EN)
      nodeVector_3_downRingVcFifo_vcFifoArr_0_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data$D_IN;
    if (nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1$EN)
      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1$D_IN;
    if (nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2$EN)
      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2$D_IN;
    if (nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3$EN)
      nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3$D_IN;
    if (nodeVector_3_downRingVcFifo_vcFifoArr_1_data$EN)
      nodeVector_3_downRingVcFifo_vcFifoArr_1_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data$D_IN;
    if (nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1$EN)
      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1$D_IN;
    if (nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2$EN)
      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2$D_IN;
    if (nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3$EN)
      nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3$D_IN;
    if (nodeVector_3_flitToPacket_indexPool_indexFifo_data$EN)
      nodeVector_3_flitToPacket_indexPool_indexFifo_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_flitToPacket_indexPool_indexFifo_data$D_IN;
    if (nodeVector_3_flitToPacket_indexPool_indexFifo_data_1$EN)
      nodeVector_3_flitToPacket_indexPool_indexFifo_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_flitToPacket_indexPool_indexFifo_data_1$D_IN;
    if (nodeVector_3_flitToPacket_indexPool_indexFifo_data_2$EN)
      nodeVector_3_flitToPacket_indexPool_indexFifo_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_flitToPacket_indexPool_indexFifo_data_2$D_IN;
    if (nodeVector_3_flitToPacket_indexPool_indexFifo_data_3$EN)
      nodeVector_3_flitToPacket_indexPool_indexFifo_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_flitToPacket_indexPool_indexFifo_data_3$D_IN;
    if (nodeVector_3_flitToPacket_indexPool_indexFifo_data_4$EN)
      nodeVector_3_flitToPacket_indexPool_indexFifo_data_4 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_flitToPacket_indexPool_indexFifo_data_4$D_IN;
    if (nodeVector_3_flitToPacket_indexPool_indexFifo_data_5$EN)
      nodeVector_3_flitToPacket_indexPool_indexFifo_data_5 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_flitToPacket_indexPool_indexFifo_data_5$D_IN;
    if (nodeVector_3_flitToPacket_indexPool_indexFifo_data_6$EN)
      nodeVector_3_flitToPacket_indexPool_indexFifo_data_6 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_flitToPacket_indexPool_indexFifo_data_6$D_IN;
    if (nodeVector_3_flitToPacket_indexPool_indexFifo_data_7$EN)
      nodeVector_3_flitToPacket_indexPool_indexFifo_data_7 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_flitToPacket_indexPool_indexFifo_data_7$D_IN;
    if (nodeVector_3_flitToPacket_packetFifo_fifo_data$EN)
      nodeVector_3_flitToPacket_packetFifo_fifo_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_flitToPacket_packetFifo_fifo_data$D_IN;
    if (nodeVector_3_flitToPacket_packetFifo_fifo_data_1$EN)
      nodeVector_3_flitToPacket_packetFifo_fifo_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_flitToPacket_packetFifo_fifo_data_1$D_IN;
    if (nodeVector_3_flitToPacket_packetFifo_fifo_data_2$EN)
      nodeVector_3_flitToPacket_packetFifo_fifo_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_flitToPacket_packetFifo_fifo_data_2$D_IN;
    if (nodeVector_3_flitToPacket_packetFifo_fifo_data_3$EN)
      nodeVector_3_flitToPacket_packetFifo_fifo_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_flitToPacket_packetFifo_fifo_data_3$D_IN;
    if (nodeVector_3_packetToFlit_flitFifo_data$EN)
      nodeVector_3_packetToFlit_flitFifo_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_packetToFlit_flitFifo_data$D_IN;
    if (nodeVector_3_packetToFlit_flitFifo_data_1$EN)
      nodeVector_3_packetToFlit_flitFifo_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_packetToFlit_flitFifo_data_1$D_IN;
    if (nodeVector_3_packetToFlit_flitFifo_data_2$EN)
      nodeVector_3_packetToFlit_flitFifo_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_packetToFlit_flitFifo_data_2$D_IN;
    if (nodeVector_3_packetToFlit_flitFifo_data_3$EN)
      nodeVector_3_packetToFlit_flitFifo_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_packetToFlit_flitFifo_data_3$D_IN;
    if (nodeVector_3_upRingVcFifo_vcFifoArr_0_data$EN)
      nodeVector_3_upRingVcFifo_vcFifoArr_0_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data$D_IN;
    if (nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1$EN)
      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1$D_IN;
    if (nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2$EN)
      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2$D_IN;
    if (nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3$EN)
      nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3$D_IN;
    if (nodeVector_3_upRingVcFifo_vcFifoArr_1_data$EN)
      nodeVector_3_upRingVcFifo_vcFifoArr_1_data <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data$D_IN;
    if (nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1$EN)
      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1$D_IN;
    if (nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2$EN)
      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2$D_IN;
    if (nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3$EN)
      nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3 <= `BSV_ASSIGNMENT_DELAY
	  nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    nodeVector_0_clientVcFifo_arbiter_priority_vector = 2'h2;
    nodeVector_0_clientVcFifo_vcFifoArr_0_data = 19'h2AAAA;
    nodeVector_0_clientVcFifo_vcFifoArr_0_data_1 = 19'h2AAAA;
    nodeVector_0_clientVcFifo_vcFifoArr_0_data_2 = 19'h2AAAA;
    nodeVector_0_clientVcFifo_vcFifoArr_0_data_3 = 19'h2AAAA;
    nodeVector_0_clientVcFifo_vcFifoArr_0_deqEn_r = 1'h0;
    nodeVector_0_clientVcFifo_vcFifoArr_0_deqP_r = 4'hA;
    nodeVector_0_clientVcFifo_vcFifoArr_0_enqEn_r = 1'h0;
    nodeVector_0_clientVcFifo_vcFifoArr_0_enqP_r = 4'hA;
    nodeVector_0_clientVcFifo_vcFifoArr_0_tempData_r = 19'h2AAAA;
    nodeVector_0_clientVcFifo_vcFifoArr_0_tempEnqP_r = 5'h0A;
    nodeVector_0_clientVcFifo_vcFifoArr_1_data = 19'h2AAAA;
    nodeVector_0_clientVcFifo_vcFifoArr_1_data_1 = 19'h2AAAA;
    nodeVector_0_clientVcFifo_vcFifoArr_1_data_2 = 19'h2AAAA;
    nodeVector_0_clientVcFifo_vcFifoArr_1_data_3 = 19'h2AAAA;
    nodeVector_0_clientVcFifo_vcFifoArr_1_deqEn_r = 1'h0;
    nodeVector_0_clientVcFifo_vcFifoArr_1_deqP_r = 4'hA;
    nodeVector_0_clientVcFifo_vcFifoArr_1_enqEn_r = 1'h0;
    nodeVector_0_clientVcFifo_vcFifoArr_1_enqP_r = 4'hA;
    nodeVector_0_clientVcFifo_vcFifoArr_1_tempData_r = 19'h2AAAA;
    nodeVector_0_clientVcFifo_vcFifoArr_1_tempEnqP_r = 5'h0A;
    nodeVector_0_crossbar_level0Dn_inPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_0_crossbar_level0Dn_inPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_0_crossbar_level0Dn_outPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_0_crossbar_level0Dn_outPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_0_crossbar_level0Dn_portSelect = 1'h0;
    nodeVector_0_crossbar_level0Up_inPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_0_crossbar_level0Up_inPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_0_crossbar_level0Up_outPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_0_crossbar_level0Up_outPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_0_crossbar_level0Up_portSelect = 1'h0;
    nodeVector_0_crossbar_level1Dn_inPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_0_crossbar_level1Dn_inPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_0_crossbar_level1Dn_outPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_0_crossbar_level1Dn_portSelect = 1'h0;
    nodeVector_0_crossbar_level1Up_inPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_0_crossbar_level1Up_inPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_0_crossbar_level1Up_outPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_0_crossbar_level1Up_outPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_0_crossbar_level1Up_portSelect = 1'h0;
    nodeVector_0_downRingVcFifo_arbiter_priority_vector = 2'h2;
    nodeVector_0_downRingVcFifo_vcFifoArr_0_data = 19'h2AAAA;
    nodeVector_0_downRingVcFifo_vcFifoArr_0_data_1 = 19'h2AAAA;
    nodeVector_0_downRingVcFifo_vcFifoArr_0_data_2 = 19'h2AAAA;
    nodeVector_0_downRingVcFifo_vcFifoArr_0_data_3 = 19'h2AAAA;
    nodeVector_0_downRingVcFifo_vcFifoArr_0_deqEn_r = 1'h0;
    nodeVector_0_downRingVcFifo_vcFifoArr_0_deqP_r = 4'hA;
    nodeVector_0_downRingVcFifo_vcFifoArr_0_enqEn_r = 1'h0;
    nodeVector_0_downRingVcFifo_vcFifoArr_0_enqP_r = 4'hA;
    nodeVector_0_downRingVcFifo_vcFifoArr_0_tempData_r = 19'h2AAAA;
    nodeVector_0_downRingVcFifo_vcFifoArr_0_tempEnqP_r = 5'h0A;
    nodeVector_0_downRingVcFifo_vcFifoArr_1_data = 19'h2AAAA;
    nodeVector_0_downRingVcFifo_vcFifoArr_1_data_1 = 19'h2AAAA;
    nodeVector_0_downRingVcFifo_vcFifoArr_1_data_2 = 19'h2AAAA;
    nodeVector_0_downRingVcFifo_vcFifoArr_1_data_3 = 19'h2AAAA;
    nodeVector_0_downRingVcFifo_vcFifoArr_1_deqEn_r = 1'h0;
    nodeVector_0_downRingVcFifo_vcFifoArr_1_deqP_r = 4'hA;
    nodeVector_0_downRingVcFifo_vcFifoArr_1_enqEn_r = 1'h0;
    nodeVector_0_downRingVcFifo_vcFifoArr_1_enqP_r = 4'hA;
    nodeVector_0_downRingVcFifo_vcFifoArr_1_tempData_r = 19'h2AAAA;
    nodeVector_0_downRingVcFifo_vcFifoArr_1_tempEnqP_r = 5'h0A;
    nodeVector_0_flitToPacket_cam_r = 6'h2A;
    nodeVector_0_flitToPacket_cam_r_1 = 6'h2A;
    nodeVector_0_flitToPacket_cam_r_2 = 6'h2A;
    nodeVector_0_flitToPacket_cam_r_3 = 6'h2A;
    nodeVector_0_flitToPacket_cam_r_4 = 6'h2A;
    nodeVector_0_flitToPacket_cam_r_5 = 6'h2A;
    nodeVector_0_flitToPacket_cam_r_6 = 6'h2A;
    nodeVector_0_flitToPacket_cam_r_7 = 6'h2A;
    nodeVector_0_flitToPacket_flitsCounter_counter = 2'h2;
    nodeVector_0_flitToPacket_flitsCounter_counter_1 = 2'h2;
    nodeVector_0_flitToPacket_flitsCounter_counter_2 = 2'h2;
    nodeVector_0_flitToPacket_flitsCounter_counter_3 = 2'h2;
    nodeVector_0_flitToPacket_flitsCounter_counter_4 = 2'h2;
    nodeVector_0_flitToPacket_flitsCounter_counter_5 = 2'h2;
    nodeVector_0_flitToPacket_flitsCounter_counter_6 = 2'h2;
    nodeVector_0_flitToPacket_flitsCounter_counter_7 = 2'h2;
    nodeVector_0_flitToPacket_indexPool_ii = 3'h2;
    nodeVector_0_flitToPacket_indexPool_indexFifo_data = 3'h2;
    nodeVector_0_flitToPacket_indexPool_indexFifo_data_1 = 3'h2;
    nodeVector_0_flitToPacket_indexPool_indexFifo_data_2 = 3'h2;
    nodeVector_0_flitToPacket_indexPool_indexFifo_data_3 = 3'h2;
    nodeVector_0_flitToPacket_indexPool_indexFifo_data_4 = 3'h2;
    nodeVector_0_flitToPacket_indexPool_indexFifo_data_5 = 3'h2;
    nodeVector_0_flitToPacket_indexPool_indexFifo_data_6 = 3'h2;
    nodeVector_0_flitToPacket_indexPool_indexFifo_data_7 = 3'h2;
    nodeVector_0_flitToPacket_indexPool_indexFifo_deqEn_r = 1'h0;
    nodeVector_0_flitToPacket_indexPool_indexFifo_deqP_r = 5'h0A;
    nodeVector_0_flitToPacket_indexPool_indexFifo_enqEn_r = 1'h0;
    nodeVector_0_flitToPacket_indexPool_indexFifo_enqP_r = 5'h0A;
    nodeVector_0_flitToPacket_indexPool_indexFifo_tempData_r = 3'h2;
    nodeVector_0_flitToPacket_indexPool_indexFifo_tempEnqP_r = 6'h2A;
    nodeVector_0_flitToPacket_indexPool_isInitDone = 1'h0;
    nodeVector_0_flitToPacket_packetFifo_ageCount = 32'hAAAAAAAA;
    nodeVector_0_flitToPacket_packetFifo_fifo_data = 34'h2AAAAAAAA;
    nodeVector_0_flitToPacket_packetFifo_fifo_data_1 = 34'h2AAAAAAAA;
    nodeVector_0_flitToPacket_packetFifo_fifo_data_2 = 34'h2AAAAAAAA;
    nodeVector_0_flitToPacket_packetFifo_fifo_data_3 = 34'h2AAAAAAAA;
    nodeVector_0_flitToPacket_packetFifo_fifo_deqP_r = 4'hA;
    nodeVector_0_flitToPacket_packetFifo_fifo_enqP_r = 4'hA;
    nodeVector_0_flitToPacket_ramArr_0_serverAdapter_cnt = 3'h2;
    nodeVector_0_flitToPacket_ramArr_0_serverAdapter_s1 = 2'h2;
    nodeVector_0_flitToPacket_ramArr_1_serverAdapter_cnt = 3'h2;
    nodeVector_0_flitToPacket_ramArr_1_serverAdapter_s1 = 2'h2;
    nodeVector_0_flitToPacket_ramArr_2_serverAdapter_cnt = 3'h2;
    nodeVector_0_flitToPacket_ramArr_2_serverAdapter_s1 = 2'h2;
    nodeVector_0_flitToPacket_validEntry_r = 1'h0;
    nodeVector_0_flitToPacket_validEntry_r_1 = 1'h0;
    nodeVector_0_flitToPacket_validEntry_r_2 = 1'h0;
    nodeVector_0_flitToPacket_validEntry_r_3 = 1'h0;
    nodeVector_0_flitToPacket_validEntry_r_4 = 1'h0;
    nodeVector_0_flitToPacket_validEntry_r_5 = 1'h0;
    nodeVector_0_flitToPacket_validEntry_r_6 = 1'h0;
    nodeVector_0_flitToPacket_validEntry_r_7 = 1'h0;
    nodeVector_0_packetToFlit_flitFifo_data = 19'h2AAAA;
    nodeVector_0_packetToFlit_flitFifo_data_1 = 19'h2AAAA;
    nodeVector_0_packetToFlit_flitFifo_data_2 = 19'h2AAAA;
    nodeVector_0_packetToFlit_flitFifo_data_3 = 19'h2AAAA;
    nodeVector_0_packetToFlit_flitFifo_deqP_r = 4'hA;
    nodeVector_0_packetToFlit_flitFifo_enqP_r = 4'hA;
    nodeVector_0_packetToFlit_fltCount_counter = 2'h2;
    nodeVector_0_packetToFlit_packetFifo_taggedReg = 35'h2AAAAAAAA;
    nodeVector_0_packetToFlit_pktCount_counter = 4'hA;
    nodeVector_0_packetToFlit_vcCount_counter = 1'h0;
    nodeVector_0_upRingVcFifo_arbiter_priority_vector = 2'h2;
    nodeVector_0_upRingVcFifo_vcFifoArr_0_data = 19'h2AAAA;
    nodeVector_0_upRingVcFifo_vcFifoArr_0_data_1 = 19'h2AAAA;
    nodeVector_0_upRingVcFifo_vcFifoArr_0_data_2 = 19'h2AAAA;
    nodeVector_0_upRingVcFifo_vcFifoArr_0_data_3 = 19'h2AAAA;
    nodeVector_0_upRingVcFifo_vcFifoArr_0_deqEn_r = 1'h0;
    nodeVector_0_upRingVcFifo_vcFifoArr_0_deqP_r = 4'hA;
    nodeVector_0_upRingVcFifo_vcFifoArr_0_enqEn_r = 1'h0;
    nodeVector_0_upRingVcFifo_vcFifoArr_0_enqP_r = 4'hA;
    nodeVector_0_upRingVcFifo_vcFifoArr_0_tempData_r = 19'h2AAAA;
    nodeVector_0_upRingVcFifo_vcFifoArr_0_tempEnqP_r = 5'h0A;
    nodeVector_0_upRingVcFifo_vcFifoArr_1_data = 19'h2AAAA;
    nodeVector_0_upRingVcFifo_vcFifoArr_1_data_1 = 19'h2AAAA;
    nodeVector_0_upRingVcFifo_vcFifoArr_1_data_2 = 19'h2AAAA;
    nodeVector_0_upRingVcFifo_vcFifoArr_1_data_3 = 19'h2AAAA;
    nodeVector_0_upRingVcFifo_vcFifoArr_1_deqEn_r = 1'h0;
    nodeVector_0_upRingVcFifo_vcFifoArr_1_deqP_r = 4'hA;
    nodeVector_0_upRingVcFifo_vcFifoArr_1_enqEn_r = 1'h0;
    nodeVector_0_upRingVcFifo_vcFifoArr_1_enqP_r = 4'hA;
    nodeVector_0_upRingVcFifo_vcFifoArr_1_tempData_r = 19'h2AAAA;
    nodeVector_0_upRingVcFifo_vcFifoArr_1_tempEnqP_r = 5'h0A;
    nodeVector_1_clientVcFifo_arbiter_priority_vector = 2'h2;
    nodeVector_1_clientVcFifo_vcFifoArr_0_data = 19'h2AAAA;
    nodeVector_1_clientVcFifo_vcFifoArr_0_data_1 = 19'h2AAAA;
    nodeVector_1_clientVcFifo_vcFifoArr_0_data_2 = 19'h2AAAA;
    nodeVector_1_clientVcFifo_vcFifoArr_0_data_3 = 19'h2AAAA;
    nodeVector_1_clientVcFifo_vcFifoArr_0_deqEn_r = 1'h0;
    nodeVector_1_clientVcFifo_vcFifoArr_0_deqP_r = 4'hA;
    nodeVector_1_clientVcFifo_vcFifoArr_0_enqEn_r = 1'h0;
    nodeVector_1_clientVcFifo_vcFifoArr_0_enqP_r = 4'hA;
    nodeVector_1_clientVcFifo_vcFifoArr_0_tempData_r = 19'h2AAAA;
    nodeVector_1_clientVcFifo_vcFifoArr_0_tempEnqP_r = 5'h0A;
    nodeVector_1_clientVcFifo_vcFifoArr_1_data = 19'h2AAAA;
    nodeVector_1_clientVcFifo_vcFifoArr_1_data_1 = 19'h2AAAA;
    nodeVector_1_clientVcFifo_vcFifoArr_1_data_2 = 19'h2AAAA;
    nodeVector_1_clientVcFifo_vcFifoArr_1_data_3 = 19'h2AAAA;
    nodeVector_1_clientVcFifo_vcFifoArr_1_deqEn_r = 1'h0;
    nodeVector_1_clientVcFifo_vcFifoArr_1_deqP_r = 4'hA;
    nodeVector_1_clientVcFifo_vcFifoArr_1_enqEn_r = 1'h0;
    nodeVector_1_clientVcFifo_vcFifoArr_1_enqP_r = 4'hA;
    nodeVector_1_clientVcFifo_vcFifoArr_1_tempData_r = 19'h2AAAA;
    nodeVector_1_clientVcFifo_vcFifoArr_1_tempEnqP_r = 5'h0A;
    nodeVector_1_crossbar_level0Dn_inPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_1_crossbar_level0Dn_inPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_1_crossbar_level0Dn_outPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_1_crossbar_level0Dn_outPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_1_crossbar_level0Dn_portSelect = 1'h0;
    nodeVector_1_crossbar_level0Up_inPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_1_crossbar_level0Up_inPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_1_crossbar_level0Up_outPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_1_crossbar_level0Up_outPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_1_crossbar_level0Up_portSelect = 1'h0;
    nodeVector_1_crossbar_level1Dn_inPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_1_crossbar_level1Dn_inPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_1_crossbar_level1Dn_outPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_1_crossbar_level1Dn_portSelect = 1'h0;
    nodeVector_1_crossbar_level1Up_inPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_1_crossbar_level1Up_inPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_1_crossbar_level1Up_outPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_1_crossbar_level1Up_outPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_1_crossbar_level1Up_portSelect = 1'h0;
    nodeVector_1_downRingVcFifo_arbiter_priority_vector = 2'h2;
    nodeVector_1_downRingVcFifo_vcFifoArr_0_data = 19'h2AAAA;
    nodeVector_1_downRingVcFifo_vcFifoArr_0_data_1 = 19'h2AAAA;
    nodeVector_1_downRingVcFifo_vcFifoArr_0_data_2 = 19'h2AAAA;
    nodeVector_1_downRingVcFifo_vcFifoArr_0_data_3 = 19'h2AAAA;
    nodeVector_1_downRingVcFifo_vcFifoArr_0_deqEn_r = 1'h0;
    nodeVector_1_downRingVcFifo_vcFifoArr_0_deqP_r = 4'hA;
    nodeVector_1_downRingVcFifo_vcFifoArr_0_enqEn_r = 1'h0;
    nodeVector_1_downRingVcFifo_vcFifoArr_0_enqP_r = 4'hA;
    nodeVector_1_downRingVcFifo_vcFifoArr_0_tempData_r = 19'h2AAAA;
    nodeVector_1_downRingVcFifo_vcFifoArr_0_tempEnqP_r = 5'h0A;
    nodeVector_1_downRingVcFifo_vcFifoArr_1_data = 19'h2AAAA;
    nodeVector_1_downRingVcFifo_vcFifoArr_1_data_1 = 19'h2AAAA;
    nodeVector_1_downRingVcFifo_vcFifoArr_1_data_2 = 19'h2AAAA;
    nodeVector_1_downRingVcFifo_vcFifoArr_1_data_3 = 19'h2AAAA;
    nodeVector_1_downRingVcFifo_vcFifoArr_1_deqEn_r = 1'h0;
    nodeVector_1_downRingVcFifo_vcFifoArr_1_deqP_r = 4'hA;
    nodeVector_1_downRingVcFifo_vcFifoArr_1_enqEn_r = 1'h0;
    nodeVector_1_downRingVcFifo_vcFifoArr_1_enqP_r = 4'hA;
    nodeVector_1_downRingVcFifo_vcFifoArr_1_tempData_r = 19'h2AAAA;
    nodeVector_1_downRingVcFifo_vcFifoArr_1_tempEnqP_r = 5'h0A;
    nodeVector_1_flitToPacket_cam_r = 6'h2A;
    nodeVector_1_flitToPacket_cam_r_1 = 6'h2A;
    nodeVector_1_flitToPacket_cam_r_2 = 6'h2A;
    nodeVector_1_flitToPacket_cam_r_3 = 6'h2A;
    nodeVector_1_flitToPacket_cam_r_4 = 6'h2A;
    nodeVector_1_flitToPacket_cam_r_5 = 6'h2A;
    nodeVector_1_flitToPacket_cam_r_6 = 6'h2A;
    nodeVector_1_flitToPacket_cam_r_7 = 6'h2A;
    nodeVector_1_flitToPacket_flitsCounter_counter = 2'h2;
    nodeVector_1_flitToPacket_flitsCounter_counter_1 = 2'h2;
    nodeVector_1_flitToPacket_flitsCounter_counter_2 = 2'h2;
    nodeVector_1_flitToPacket_flitsCounter_counter_3 = 2'h2;
    nodeVector_1_flitToPacket_flitsCounter_counter_4 = 2'h2;
    nodeVector_1_flitToPacket_flitsCounter_counter_5 = 2'h2;
    nodeVector_1_flitToPacket_flitsCounter_counter_6 = 2'h2;
    nodeVector_1_flitToPacket_flitsCounter_counter_7 = 2'h2;
    nodeVector_1_flitToPacket_indexPool_ii = 3'h2;
    nodeVector_1_flitToPacket_indexPool_indexFifo_data = 3'h2;
    nodeVector_1_flitToPacket_indexPool_indexFifo_data_1 = 3'h2;
    nodeVector_1_flitToPacket_indexPool_indexFifo_data_2 = 3'h2;
    nodeVector_1_flitToPacket_indexPool_indexFifo_data_3 = 3'h2;
    nodeVector_1_flitToPacket_indexPool_indexFifo_data_4 = 3'h2;
    nodeVector_1_flitToPacket_indexPool_indexFifo_data_5 = 3'h2;
    nodeVector_1_flitToPacket_indexPool_indexFifo_data_6 = 3'h2;
    nodeVector_1_flitToPacket_indexPool_indexFifo_data_7 = 3'h2;
    nodeVector_1_flitToPacket_indexPool_indexFifo_deqEn_r = 1'h0;
    nodeVector_1_flitToPacket_indexPool_indexFifo_deqP_r = 5'h0A;
    nodeVector_1_flitToPacket_indexPool_indexFifo_enqEn_r = 1'h0;
    nodeVector_1_flitToPacket_indexPool_indexFifo_enqP_r = 5'h0A;
    nodeVector_1_flitToPacket_indexPool_indexFifo_tempData_r = 3'h2;
    nodeVector_1_flitToPacket_indexPool_indexFifo_tempEnqP_r = 6'h2A;
    nodeVector_1_flitToPacket_indexPool_isInitDone = 1'h0;
    nodeVector_1_flitToPacket_packetFifo_ageCount = 32'hAAAAAAAA;
    nodeVector_1_flitToPacket_packetFifo_fifo_data = 34'h2AAAAAAAA;
    nodeVector_1_flitToPacket_packetFifo_fifo_data_1 = 34'h2AAAAAAAA;
    nodeVector_1_flitToPacket_packetFifo_fifo_data_2 = 34'h2AAAAAAAA;
    nodeVector_1_flitToPacket_packetFifo_fifo_data_3 = 34'h2AAAAAAAA;
    nodeVector_1_flitToPacket_packetFifo_fifo_deqP_r = 4'hA;
    nodeVector_1_flitToPacket_packetFifo_fifo_enqP_r = 4'hA;
    nodeVector_1_flitToPacket_ramArr_0_serverAdapter_cnt = 3'h2;
    nodeVector_1_flitToPacket_ramArr_0_serverAdapter_s1 = 2'h2;
    nodeVector_1_flitToPacket_ramArr_1_serverAdapter_cnt = 3'h2;
    nodeVector_1_flitToPacket_ramArr_1_serverAdapter_s1 = 2'h2;
    nodeVector_1_flitToPacket_ramArr_2_serverAdapter_cnt = 3'h2;
    nodeVector_1_flitToPacket_ramArr_2_serverAdapter_s1 = 2'h2;
    nodeVector_1_flitToPacket_validEntry_r = 1'h0;
    nodeVector_1_flitToPacket_validEntry_r_1 = 1'h0;
    nodeVector_1_flitToPacket_validEntry_r_2 = 1'h0;
    nodeVector_1_flitToPacket_validEntry_r_3 = 1'h0;
    nodeVector_1_flitToPacket_validEntry_r_4 = 1'h0;
    nodeVector_1_flitToPacket_validEntry_r_5 = 1'h0;
    nodeVector_1_flitToPacket_validEntry_r_6 = 1'h0;
    nodeVector_1_flitToPacket_validEntry_r_7 = 1'h0;
    nodeVector_1_packetToFlit_flitFifo_data = 19'h2AAAA;
    nodeVector_1_packetToFlit_flitFifo_data_1 = 19'h2AAAA;
    nodeVector_1_packetToFlit_flitFifo_data_2 = 19'h2AAAA;
    nodeVector_1_packetToFlit_flitFifo_data_3 = 19'h2AAAA;
    nodeVector_1_packetToFlit_flitFifo_deqP_r = 4'hA;
    nodeVector_1_packetToFlit_flitFifo_enqP_r = 4'hA;
    nodeVector_1_packetToFlit_fltCount_counter = 2'h2;
    nodeVector_1_packetToFlit_packetFifo_taggedReg = 35'h2AAAAAAAA;
    nodeVector_1_packetToFlit_pktCount_counter = 4'hA;
    nodeVector_1_packetToFlit_vcCount_counter = 1'h0;
    nodeVector_1_upRingVcFifo_arbiter_priority_vector = 2'h2;
    nodeVector_1_upRingVcFifo_vcFifoArr_0_data = 19'h2AAAA;
    nodeVector_1_upRingVcFifo_vcFifoArr_0_data_1 = 19'h2AAAA;
    nodeVector_1_upRingVcFifo_vcFifoArr_0_data_2 = 19'h2AAAA;
    nodeVector_1_upRingVcFifo_vcFifoArr_0_data_3 = 19'h2AAAA;
    nodeVector_1_upRingVcFifo_vcFifoArr_0_deqEn_r = 1'h0;
    nodeVector_1_upRingVcFifo_vcFifoArr_0_deqP_r = 4'hA;
    nodeVector_1_upRingVcFifo_vcFifoArr_0_enqEn_r = 1'h0;
    nodeVector_1_upRingVcFifo_vcFifoArr_0_enqP_r = 4'hA;
    nodeVector_1_upRingVcFifo_vcFifoArr_0_tempData_r = 19'h2AAAA;
    nodeVector_1_upRingVcFifo_vcFifoArr_0_tempEnqP_r = 5'h0A;
    nodeVector_1_upRingVcFifo_vcFifoArr_1_data = 19'h2AAAA;
    nodeVector_1_upRingVcFifo_vcFifoArr_1_data_1 = 19'h2AAAA;
    nodeVector_1_upRingVcFifo_vcFifoArr_1_data_2 = 19'h2AAAA;
    nodeVector_1_upRingVcFifo_vcFifoArr_1_data_3 = 19'h2AAAA;
    nodeVector_1_upRingVcFifo_vcFifoArr_1_deqEn_r = 1'h0;
    nodeVector_1_upRingVcFifo_vcFifoArr_1_deqP_r = 4'hA;
    nodeVector_1_upRingVcFifo_vcFifoArr_1_enqEn_r = 1'h0;
    nodeVector_1_upRingVcFifo_vcFifoArr_1_enqP_r = 4'hA;
    nodeVector_1_upRingVcFifo_vcFifoArr_1_tempData_r = 19'h2AAAA;
    nodeVector_1_upRingVcFifo_vcFifoArr_1_tempEnqP_r = 5'h0A;
    nodeVector_2_clientVcFifo_arbiter_priority_vector = 2'h2;
    nodeVector_2_clientVcFifo_vcFifoArr_0_data = 19'h2AAAA;
    nodeVector_2_clientVcFifo_vcFifoArr_0_data_1 = 19'h2AAAA;
    nodeVector_2_clientVcFifo_vcFifoArr_0_data_2 = 19'h2AAAA;
    nodeVector_2_clientVcFifo_vcFifoArr_0_data_3 = 19'h2AAAA;
    nodeVector_2_clientVcFifo_vcFifoArr_0_deqEn_r = 1'h0;
    nodeVector_2_clientVcFifo_vcFifoArr_0_deqP_r = 4'hA;
    nodeVector_2_clientVcFifo_vcFifoArr_0_enqEn_r = 1'h0;
    nodeVector_2_clientVcFifo_vcFifoArr_0_enqP_r = 4'hA;
    nodeVector_2_clientVcFifo_vcFifoArr_0_tempData_r = 19'h2AAAA;
    nodeVector_2_clientVcFifo_vcFifoArr_0_tempEnqP_r = 5'h0A;
    nodeVector_2_clientVcFifo_vcFifoArr_1_data = 19'h2AAAA;
    nodeVector_2_clientVcFifo_vcFifoArr_1_data_1 = 19'h2AAAA;
    nodeVector_2_clientVcFifo_vcFifoArr_1_data_2 = 19'h2AAAA;
    nodeVector_2_clientVcFifo_vcFifoArr_1_data_3 = 19'h2AAAA;
    nodeVector_2_clientVcFifo_vcFifoArr_1_deqEn_r = 1'h0;
    nodeVector_2_clientVcFifo_vcFifoArr_1_deqP_r = 4'hA;
    nodeVector_2_clientVcFifo_vcFifoArr_1_enqEn_r = 1'h0;
    nodeVector_2_clientVcFifo_vcFifoArr_1_enqP_r = 4'hA;
    nodeVector_2_clientVcFifo_vcFifoArr_1_tempData_r = 19'h2AAAA;
    nodeVector_2_clientVcFifo_vcFifoArr_1_tempEnqP_r = 5'h0A;
    nodeVector_2_crossbar_level0Dn_inPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_2_crossbar_level0Dn_inPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_2_crossbar_level0Dn_outPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_2_crossbar_level0Dn_outPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_2_crossbar_level0Dn_portSelect = 1'h0;
    nodeVector_2_crossbar_level0Up_inPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_2_crossbar_level0Up_inPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_2_crossbar_level0Up_outPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_2_crossbar_level0Up_outPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_2_crossbar_level0Up_portSelect = 1'h0;
    nodeVector_2_crossbar_level1Dn_inPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_2_crossbar_level1Dn_inPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_2_crossbar_level1Dn_outPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_2_crossbar_level1Dn_portSelect = 1'h0;
    nodeVector_2_crossbar_level1Up_inPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_2_crossbar_level1Up_inPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_2_crossbar_level1Up_outPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_2_crossbar_level1Up_outPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_2_crossbar_level1Up_portSelect = 1'h0;
    nodeVector_2_downRingVcFifo_arbiter_priority_vector = 2'h2;
    nodeVector_2_downRingVcFifo_vcFifoArr_0_data = 19'h2AAAA;
    nodeVector_2_downRingVcFifo_vcFifoArr_0_data_1 = 19'h2AAAA;
    nodeVector_2_downRingVcFifo_vcFifoArr_0_data_2 = 19'h2AAAA;
    nodeVector_2_downRingVcFifo_vcFifoArr_0_data_3 = 19'h2AAAA;
    nodeVector_2_downRingVcFifo_vcFifoArr_0_deqEn_r = 1'h0;
    nodeVector_2_downRingVcFifo_vcFifoArr_0_deqP_r = 4'hA;
    nodeVector_2_downRingVcFifo_vcFifoArr_0_enqEn_r = 1'h0;
    nodeVector_2_downRingVcFifo_vcFifoArr_0_enqP_r = 4'hA;
    nodeVector_2_downRingVcFifo_vcFifoArr_0_tempData_r = 19'h2AAAA;
    nodeVector_2_downRingVcFifo_vcFifoArr_0_tempEnqP_r = 5'h0A;
    nodeVector_2_downRingVcFifo_vcFifoArr_1_data = 19'h2AAAA;
    nodeVector_2_downRingVcFifo_vcFifoArr_1_data_1 = 19'h2AAAA;
    nodeVector_2_downRingVcFifo_vcFifoArr_1_data_2 = 19'h2AAAA;
    nodeVector_2_downRingVcFifo_vcFifoArr_1_data_3 = 19'h2AAAA;
    nodeVector_2_downRingVcFifo_vcFifoArr_1_deqEn_r = 1'h0;
    nodeVector_2_downRingVcFifo_vcFifoArr_1_deqP_r = 4'hA;
    nodeVector_2_downRingVcFifo_vcFifoArr_1_enqEn_r = 1'h0;
    nodeVector_2_downRingVcFifo_vcFifoArr_1_enqP_r = 4'hA;
    nodeVector_2_downRingVcFifo_vcFifoArr_1_tempData_r = 19'h2AAAA;
    nodeVector_2_downRingVcFifo_vcFifoArr_1_tempEnqP_r = 5'h0A;
    nodeVector_2_flitToPacket_cam_r = 6'h2A;
    nodeVector_2_flitToPacket_cam_r_1 = 6'h2A;
    nodeVector_2_flitToPacket_cam_r_2 = 6'h2A;
    nodeVector_2_flitToPacket_cam_r_3 = 6'h2A;
    nodeVector_2_flitToPacket_cam_r_4 = 6'h2A;
    nodeVector_2_flitToPacket_cam_r_5 = 6'h2A;
    nodeVector_2_flitToPacket_cam_r_6 = 6'h2A;
    nodeVector_2_flitToPacket_cam_r_7 = 6'h2A;
    nodeVector_2_flitToPacket_flitsCounter_counter = 2'h2;
    nodeVector_2_flitToPacket_flitsCounter_counter_1 = 2'h2;
    nodeVector_2_flitToPacket_flitsCounter_counter_2 = 2'h2;
    nodeVector_2_flitToPacket_flitsCounter_counter_3 = 2'h2;
    nodeVector_2_flitToPacket_flitsCounter_counter_4 = 2'h2;
    nodeVector_2_flitToPacket_flitsCounter_counter_5 = 2'h2;
    nodeVector_2_flitToPacket_flitsCounter_counter_6 = 2'h2;
    nodeVector_2_flitToPacket_flitsCounter_counter_7 = 2'h2;
    nodeVector_2_flitToPacket_indexPool_ii = 3'h2;
    nodeVector_2_flitToPacket_indexPool_indexFifo_data = 3'h2;
    nodeVector_2_flitToPacket_indexPool_indexFifo_data_1 = 3'h2;
    nodeVector_2_flitToPacket_indexPool_indexFifo_data_2 = 3'h2;
    nodeVector_2_flitToPacket_indexPool_indexFifo_data_3 = 3'h2;
    nodeVector_2_flitToPacket_indexPool_indexFifo_data_4 = 3'h2;
    nodeVector_2_flitToPacket_indexPool_indexFifo_data_5 = 3'h2;
    nodeVector_2_flitToPacket_indexPool_indexFifo_data_6 = 3'h2;
    nodeVector_2_flitToPacket_indexPool_indexFifo_data_7 = 3'h2;
    nodeVector_2_flitToPacket_indexPool_indexFifo_deqEn_r = 1'h0;
    nodeVector_2_flitToPacket_indexPool_indexFifo_deqP_r = 5'h0A;
    nodeVector_2_flitToPacket_indexPool_indexFifo_enqEn_r = 1'h0;
    nodeVector_2_flitToPacket_indexPool_indexFifo_enqP_r = 5'h0A;
    nodeVector_2_flitToPacket_indexPool_indexFifo_tempData_r = 3'h2;
    nodeVector_2_flitToPacket_indexPool_indexFifo_tempEnqP_r = 6'h2A;
    nodeVector_2_flitToPacket_indexPool_isInitDone = 1'h0;
    nodeVector_2_flitToPacket_packetFifo_ageCount = 32'hAAAAAAAA;
    nodeVector_2_flitToPacket_packetFifo_fifo_data = 34'h2AAAAAAAA;
    nodeVector_2_flitToPacket_packetFifo_fifo_data_1 = 34'h2AAAAAAAA;
    nodeVector_2_flitToPacket_packetFifo_fifo_data_2 = 34'h2AAAAAAAA;
    nodeVector_2_flitToPacket_packetFifo_fifo_data_3 = 34'h2AAAAAAAA;
    nodeVector_2_flitToPacket_packetFifo_fifo_deqP_r = 4'hA;
    nodeVector_2_flitToPacket_packetFifo_fifo_enqP_r = 4'hA;
    nodeVector_2_flitToPacket_ramArr_0_serverAdapter_cnt = 3'h2;
    nodeVector_2_flitToPacket_ramArr_0_serverAdapter_s1 = 2'h2;
    nodeVector_2_flitToPacket_ramArr_1_serverAdapter_cnt = 3'h2;
    nodeVector_2_flitToPacket_ramArr_1_serverAdapter_s1 = 2'h2;
    nodeVector_2_flitToPacket_ramArr_2_serverAdapter_cnt = 3'h2;
    nodeVector_2_flitToPacket_ramArr_2_serverAdapter_s1 = 2'h2;
    nodeVector_2_flitToPacket_validEntry_r = 1'h0;
    nodeVector_2_flitToPacket_validEntry_r_1 = 1'h0;
    nodeVector_2_flitToPacket_validEntry_r_2 = 1'h0;
    nodeVector_2_flitToPacket_validEntry_r_3 = 1'h0;
    nodeVector_2_flitToPacket_validEntry_r_4 = 1'h0;
    nodeVector_2_flitToPacket_validEntry_r_5 = 1'h0;
    nodeVector_2_flitToPacket_validEntry_r_6 = 1'h0;
    nodeVector_2_flitToPacket_validEntry_r_7 = 1'h0;
    nodeVector_2_packetToFlit_flitFifo_data = 19'h2AAAA;
    nodeVector_2_packetToFlit_flitFifo_data_1 = 19'h2AAAA;
    nodeVector_2_packetToFlit_flitFifo_data_2 = 19'h2AAAA;
    nodeVector_2_packetToFlit_flitFifo_data_3 = 19'h2AAAA;
    nodeVector_2_packetToFlit_flitFifo_deqP_r = 4'hA;
    nodeVector_2_packetToFlit_flitFifo_enqP_r = 4'hA;
    nodeVector_2_packetToFlit_fltCount_counter = 2'h2;
    nodeVector_2_packetToFlit_packetFifo_taggedReg = 35'h2AAAAAAAA;
    nodeVector_2_packetToFlit_pktCount_counter = 4'hA;
    nodeVector_2_packetToFlit_vcCount_counter = 1'h0;
    nodeVector_2_upRingVcFifo_arbiter_priority_vector = 2'h2;
    nodeVector_2_upRingVcFifo_vcFifoArr_0_data = 19'h2AAAA;
    nodeVector_2_upRingVcFifo_vcFifoArr_0_data_1 = 19'h2AAAA;
    nodeVector_2_upRingVcFifo_vcFifoArr_0_data_2 = 19'h2AAAA;
    nodeVector_2_upRingVcFifo_vcFifoArr_0_data_3 = 19'h2AAAA;
    nodeVector_2_upRingVcFifo_vcFifoArr_0_deqEn_r = 1'h0;
    nodeVector_2_upRingVcFifo_vcFifoArr_0_deqP_r = 4'hA;
    nodeVector_2_upRingVcFifo_vcFifoArr_0_enqEn_r = 1'h0;
    nodeVector_2_upRingVcFifo_vcFifoArr_0_enqP_r = 4'hA;
    nodeVector_2_upRingVcFifo_vcFifoArr_0_tempData_r = 19'h2AAAA;
    nodeVector_2_upRingVcFifo_vcFifoArr_0_tempEnqP_r = 5'h0A;
    nodeVector_2_upRingVcFifo_vcFifoArr_1_data = 19'h2AAAA;
    nodeVector_2_upRingVcFifo_vcFifoArr_1_data_1 = 19'h2AAAA;
    nodeVector_2_upRingVcFifo_vcFifoArr_1_data_2 = 19'h2AAAA;
    nodeVector_2_upRingVcFifo_vcFifoArr_1_data_3 = 19'h2AAAA;
    nodeVector_2_upRingVcFifo_vcFifoArr_1_deqEn_r = 1'h0;
    nodeVector_2_upRingVcFifo_vcFifoArr_1_deqP_r = 4'hA;
    nodeVector_2_upRingVcFifo_vcFifoArr_1_enqEn_r = 1'h0;
    nodeVector_2_upRingVcFifo_vcFifoArr_1_enqP_r = 4'hA;
    nodeVector_2_upRingVcFifo_vcFifoArr_1_tempData_r = 19'h2AAAA;
    nodeVector_2_upRingVcFifo_vcFifoArr_1_tempEnqP_r = 5'h0A;
    nodeVector_3_clientVcFifo_arbiter_priority_vector = 2'h2;
    nodeVector_3_clientVcFifo_vcFifoArr_0_data = 19'h2AAAA;
    nodeVector_3_clientVcFifo_vcFifoArr_0_data_1 = 19'h2AAAA;
    nodeVector_3_clientVcFifo_vcFifoArr_0_data_2 = 19'h2AAAA;
    nodeVector_3_clientVcFifo_vcFifoArr_0_data_3 = 19'h2AAAA;
    nodeVector_3_clientVcFifo_vcFifoArr_0_deqEn_r = 1'h0;
    nodeVector_3_clientVcFifo_vcFifoArr_0_deqP_r = 4'hA;
    nodeVector_3_clientVcFifo_vcFifoArr_0_enqEn_r = 1'h0;
    nodeVector_3_clientVcFifo_vcFifoArr_0_enqP_r = 4'hA;
    nodeVector_3_clientVcFifo_vcFifoArr_0_tempData_r = 19'h2AAAA;
    nodeVector_3_clientVcFifo_vcFifoArr_0_tempEnqP_r = 5'h0A;
    nodeVector_3_clientVcFifo_vcFifoArr_1_data = 19'h2AAAA;
    nodeVector_3_clientVcFifo_vcFifoArr_1_data_1 = 19'h2AAAA;
    nodeVector_3_clientVcFifo_vcFifoArr_1_data_2 = 19'h2AAAA;
    nodeVector_3_clientVcFifo_vcFifoArr_1_data_3 = 19'h2AAAA;
    nodeVector_3_clientVcFifo_vcFifoArr_1_deqEn_r = 1'h0;
    nodeVector_3_clientVcFifo_vcFifoArr_1_deqP_r = 4'hA;
    nodeVector_3_clientVcFifo_vcFifoArr_1_enqEn_r = 1'h0;
    nodeVector_3_clientVcFifo_vcFifoArr_1_enqP_r = 4'hA;
    nodeVector_3_clientVcFifo_vcFifoArr_1_tempData_r = 19'h2AAAA;
    nodeVector_3_clientVcFifo_vcFifoArr_1_tempEnqP_r = 5'h0A;
    nodeVector_3_crossbar_level0Dn_inPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_3_crossbar_level0Dn_inPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_3_crossbar_level0Dn_outPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_3_crossbar_level0Dn_outPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_3_crossbar_level0Dn_portSelect = 1'h0;
    nodeVector_3_crossbar_level0Up_inPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_3_crossbar_level0Up_inPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_3_crossbar_level0Up_outPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_3_crossbar_level0Up_outPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_3_crossbar_level0Up_portSelect = 1'h0;
    nodeVector_3_crossbar_level1Dn_inPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_3_crossbar_level1Dn_inPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_3_crossbar_level1Dn_outPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_3_crossbar_level1Dn_portSelect = 1'h0;
    nodeVector_3_crossbar_level1Up_inPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_3_crossbar_level1Up_inPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_3_crossbar_level1Up_outPortDn_taggedReg = 22'h2AAAAA;
    nodeVector_3_crossbar_level1Up_outPortUp_taggedReg = 22'h2AAAAA;
    nodeVector_3_crossbar_level1Up_portSelect = 1'h0;
    nodeVector_3_downRingVcFifo_arbiter_priority_vector = 2'h2;
    nodeVector_3_downRingVcFifo_vcFifoArr_0_data = 19'h2AAAA;
    nodeVector_3_downRingVcFifo_vcFifoArr_0_data_1 = 19'h2AAAA;
    nodeVector_3_downRingVcFifo_vcFifoArr_0_data_2 = 19'h2AAAA;
    nodeVector_3_downRingVcFifo_vcFifoArr_0_data_3 = 19'h2AAAA;
    nodeVector_3_downRingVcFifo_vcFifoArr_0_deqEn_r = 1'h0;
    nodeVector_3_downRingVcFifo_vcFifoArr_0_deqP_r = 4'hA;
    nodeVector_3_downRingVcFifo_vcFifoArr_0_enqEn_r = 1'h0;
    nodeVector_3_downRingVcFifo_vcFifoArr_0_enqP_r = 4'hA;
    nodeVector_3_downRingVcFifo_vcFifoArr_0_tempData_r = 19'h2AAAA;
    nodeVector_3_downRingVcFifo_vcFifoArr_0_tempEnqP_r = 5'h0A;
    nodeVector_3_downRingVcFifo_vcFifoArr_1_data = 19'h2AAAA;
    nodeVector_3_downRingVcFifo_vcFifoArr_1_data_1 = 19'h2AAAA;
    nodeVector_3_downRingVcFifo_vcFifoArr_1_data_2 = 19'h2AAAA;
    nodeVector_3_downRingVcFifo_vcFifoArr_1_data_3 = 19'h2AAAA;
    nodeVector_3_downRingVcFifo_vcFifoArr_1_deqEn_r = 1'h0;
    nodeVector_3_downRingVcFifo_vcFifoArr_1_deqP_r = 4'hA;
    nodeVector_3_downRingVcFifo_vcFifoArr_1_enqEn_r = 1'h0;
    nodeVector_3_downRingVcFifo_vcFifoArr_1_enqP_r = 4'hA;
    nodeVector_3_downRingVcFifo_vcFifoArr_1_tempData_r = 19'h2AAAA;
    nodeVector_3_downRingVcFifo_vcFifoArr_1_tempEnqP_r = 5'h0A;
    nodeVector_3_flitToPacket_cam_r = 6'h2A;
    nodeVector_3_flitToPacket_cam_r_1 = 6'h2A;
    nodeVector_3_flitToPacket_cam_r_2 = 6'h2A;
    nodeVector_3_flitToPacket_cam_r_3 = 6'h2A;
    nodeVector_3_flitToPacket_cam_r_4 = 6'h2A;
    nodeVector_3_flitToPacket_cam_r_5 = 6'h2A;
    nodeVector_3_flitToPacket_cam_r_6 = 6'h2A;
    nodeVector_3_flitToPacket_cam_r_7 = 6'h2A;
    nodeVector_3_flitToPacket_flitsCounter_counter = 2'h2;
    nodeVector_3_flitToPacket_flitsCounter_counter_1 = 2'h2;
    nodeVector_3_flitToPacket_flitsCounter_counter_2 = 2'h2;
    nodeVector_3_flitToPacket_flitsCounter_counter_3 = 2'h2;
    nodeVector_3_flitToPacket_flitsCounter_counter_4 = 2'h2;
    nodeVector_3_flitToPacket_flitsCounter_counter_5 = 2'h2;
    nodeVector_3_flitToPacket_flitsCounter_counter_6 = 2'h2;
    nodeVector_3_flitToPacket_flitsCounter_counter_7 = 2'h2;
    nodeVector_3_flitToPacket_indexPool_ii = 3'h2;
    nodeVector_3_flitToPacket_indexPool_indexFifo_data = 3'h2;
    nodeVector_3_flitToPacket_indexPool_indexFifo_data_1 = 3'h2;
    nodeVector_3_flitToPacket_indexPool_indexFifo_data_2 = 3'h2;
    nodeVector_3_flitToPacket_indexPool_indexFifo_data_3 = 3'h2;
    nodeVector_3_flitToPacket_indexPool_indexFifo_data_4 = 3'h2;
    nodeVector_3_flitToPacket_indexPool_indexFifo_data_5 = 3'h2;
    nodeVector_3_flitToPacket_indexPool_indexFifo_data_6 = 3'h2;
    nodeVector_3_flitToPacket_indexPool_indexFifo_data_7 = 3'h2;
    nodeVector_3_flitToPacket_indexPool_indexFifo_deqEn_r = 1'h0;
    nodeVector_3_flitToPacket_indexPool_indexFifo_deqP_r = 5'h0A;
    nodeVector_3_flitToPacket_indexPool_indexFifo_enqEn_r = 1'h0;
    nodeVector_3_flitToPacket_indexPool_indexFifo_enqP_r = 5'h0A;
    nodeVector_3_flitToPacket_indexPool_indexFifo_tempData_r = 3'h2;
    nodeVector_3_flitToPacket_indexPool_indexFifo_tempEnqP_r = 6'h2A;
    nodeVector_3_flitToPacket_indexPool_isInitDone = 1'h0;
    nodeVector_3_flitToPacket_packetFifo_ageCount = 32'hAAAAAAAA;
    nodeVector_3_flitToPacket_packetFifo_fifo_data = 34'h2AAAAAAAA;
    nodeVector_3_flitToPacket_packetFifo_fifo_data_1 = 34'h2AAAAAAAA;
    nodeVector_3_flitToPacket_packetFifo_fifo_data_2 = 34'h2AAAAAAAA;
    nodeVector_3_flitToPacket_packetFifo_fifo_data_3 = 34'h2AAAAAAAA;
    nodeVector_3_flitToPacket_packetFifo_fifo_deqP_r = 4'hA;
    nodeVector_3_flitToPacket_packetFifo_fifo_enqP_r = 4'hA;
    nodeVector_3_flitToPacket_ramArr_0_serverAdapter_cnt = 3'h2;
    nodeVector_3_flitToPacket_ramArr_0_serverAdapter_s1 = 2'h2;
    nodeVector_3_flitToPacket_ramArr_1_serverAdapter_cnt = 3'h2;
    nodeVector_3_flitToPacket_ramArr_1_serverAdapter_s1 = 2'h2;
    nodeVector_3_flitToPacket_ramArr_2_serverAdapter_cnt = 3'h2;
    nodeVector_3_flitToPacket_ramArr_2_serverAdapter_s1 = 2'h2;
    nodeVector_3_flitToPacket_validEntry_r = 1'h0;
    nodeVector_3_flitToPacket_validEntry_r_1 = 1'h0;
    nodeVector_3_flitToPacket_validEntry_r_2 = 1'h0;
    nodeVector_3_flitToPacket_validEntry_r_3 = 1'h0;
    nodeVector_3_flitToPacket_validEntry_r_4 = 1'h0;
    nodeVector_3_flitToPacket_validEntry_r_5 = 1'h0;
    nodeVector_3_flitToPacket_validEntry_r_6 = 1'h0;
    nodeVector_3_flitToPacket_validEntry_r_7 = 1'h0;
    nodeVector_3_packetToFlit_flitFifo_data = 19'h2AAAA;
    nodeVector_3_packetToFlit_flitFifo_data_1 = 19'h2AAAA;
    nodeVector_3_packetToFlit_flitFifo_data_2 = 19'h2AAAA;
    nodeVector_3_packetToFlit_flitFifo_data_3 = 19'h2AAAA;
    nodeVector_3_packetToFlit_flitFifo_deqP_r = 4'hA;
    nodeVector_3_packetToFlit_flitFifo_enqP_r = 4'hA;
    nodeVector_3_packetToFlit_fltCount_counter = 2'h2;
    nodeVector_3_packetToFlit_packetFifo_taggedReg = 35'h2AAAAAAAA;
    nodeVector_3_packetToFlit_pktCount_counter = 4'hA;
    nodeVector_3_packetToFlit_vcCount_counter = 1'h0;
    nodeVector_3_upRingVcFifo_arbiter_priority_vector = 2'h2;
    nodeVector_3_upRingVcFifo_vcFifoArr_0_data = 19'h2AAAA;
    nodeVector_3_upRingVcFifo_vcFifoArr_0_data_1 = 19'h2AAAA;
    nodeVector_3_upRingVcFifo_vcFifoArr_0_data_2 = 19'h2AAAA;
    nodeVector_3_upRingVcFifo_vcFifoArr_0_data_3 = 19'h2AAAA;
    nodeVector_3_upRingVcFifo_vcFifoArr_0_deqEn_r = 1'h0;
    nodeVector_3_upRingVcFifo_vcFifoArr_0_deqP_r = 4'hA;
    nodeVector_3_upRingVcFifo_vcFifoArr_0_enqEn_r = 1'h0;
    nodeVector_3_upRingVcFifo_vcFifoArr_0_enqP_r = 4'hA;
    nodeVector_3_upRingVcFifo_vcFifoArr_0_tempData_r = 19'h2AAAA;
    nodeVector_3_upRingVcFifo_vcFifoArr_0_tempEnqP_r = 5'h0A;
    nodeVector_3_upRingVcFifo_vcFifoArr_1_data = 19'h2AAAA;
    nodeVector_3_upRingVcFifo_vcFifoArr_1_data_1 = 19'h2AAAA;
    nodeVector_3_upRingVcFifo_vcFifoArr_1_data_2 = 19'h2AAAA;
    nodeVector_3_upRingVcFifo_vcFifoArr_1_data_3 = 19'h2AAAA;
    nodeVector_3_upRingVcFifo_vcFifoArr_1_deqEn_r = 1'h0;
    nodeVector_3_upRingVcFifo_vcFifoArr_1_deqP_r = 4'hA;
    nodeVector_3_upRingVcFifo_vcFifoArr_1_enqEn_r = 1'h0;
    nodeVector_3_upRingVcFifo_vcFifoArr_1_enqP_r = 4'hA;
    nodeVector_3_upRingVcFifo_vcFifoArr_1_tempData_r = 19'h2AAAA;
    nodeVector_3_upRingVcFifo_vcFifoArr_1_tempEnqP_r = 5'h0A;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N)
      if (EN_deq0)
	begin
	  v__h579282 = $time;
	  #0;
	end
    if (RST_N)
      if (EN_deq0)
	$write("@%4t rn%1d: deq packet                     ",
	       v__h579282,
	       $signed(32'd0));
    if (RST_N)
      if (EN_deq0)
	$write("<Packet peer:0x%h msg:0x%h>",
	       IF_nodeVector_0_flitToPacket_packetFifo_fifo_d_ETC___d11839,
	       IF_nodeVector_0_flitToPacket_packetFifo_fifo_d_ETC___d11840);
    if (RST_N) if (EN_deq0) $write("\n");
    if (RST_N)
      if (EN_deq1)
	begin
	  v__h579503 = $time;
	  #0;
	end
    if (RST_N)
      if (EN_deq1)
	$write("@%4t rn%1d: deq packet                     ",
	       v__h579503,
	       $signed(32'd1));
    if (RST_N)
      if (EN_deq1)
	$write("<Packet peer:0x%h msg:0x%h>",
	       IF_nodeVector_1_flitToPacket_packetFifo_fifo_d_ETC___d11845,
	       IF_nodeVector_1_flitToPacket_packetFifo_fifo_d_ETC___d11846);
    if (RST_N) if (EN_deq1) $write("\n");
    if (RST_N)
      if (EN_deq2)
	begin
	  v__h579724 = $time;
	  #0;
	end
    if (RST_N)
      if (EN_deq2)
	$write("@%4t rn%1d: deq packet                     ",
	       v__h579724,
	       $signed(32'd2));
    if (RST_N)
      if (EN_deq2)
	$write("<Packet peer:0x%h msg:0x%h>",
	       IF_nodeVector_2_flitToPacket_packetFifo_fifo_d_ETC___d11851,
	       IF_nodeVector_2_flitToPacket_packetFifo_fifo_d_ETC___d11852);
    if (RST_N) if (EN_deq2) $write("\n");
    if (RST_N)
      if (EN_deq3)
	begin
	  v__h579945 = $time;
	  #0;
	end
    if (RST_N)
      if (EN_deq3)
	$write("@%4t rn%1d: deq packet                     ",
	       v__h579945,
	       $signed(32'd3));
    if (RST_N)
      if (EN_deq3)
	$write("<Packet peer:0x%h msg:0x%h>",
	       IF_nodeVector_3_flitToPacket_packetFifo_fifo_d_ETC___d11857,
	       IF_nodeVector_3_flitToPacket_packetFifo_fifo_d_ETC___d11858);
    if (RST_N) if (EN_deq3) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_fromPacket2FlitToVCFifo)
	begin
	  v__h132074 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_fromPacket2FlitToVCFifo)
	$write("@%4t rn%1d: packetToFlit   -> clientVcFifo ",
	       v__h132074,
	       $signed(32'd0));
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_fromPacket2FlitToVCFifo)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2315,
	       IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2323,
	       IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2331,
	       IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2339,
	       IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d11841,
	       IF_nodeVector_0_packetToFlit_flitFifo_deqP_r_1_ETC___d2351);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_fromPacket2FlitToVCFifo) $write("\n");
    if (RST_N)
      if (EN_enq0)
	begin
	  v__h579170 = $time;
	  #0;
	end
    if (RST_N)
      if (EN_enq0)
	$write("@%4t rn%1d: enq packet                     ",
	       v__h579170,
	       $signed(32'd0));
    if (RST_N)
      if (EN_enq0)
	$write("<Packet peer:0x%h msg:0x%h>",
	       enq0_packet[33:32],
	       enq0_packet[31:0]);
    if (RST_N) if (EN_enq0) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_fromPacket2FlitToVCFifo)
	begin
	  v__h273062 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_fromPacket2FlitToVCFifo)
	$write("@%4t rn%1d: packetToFlit   -> clientVcFifo ",
	       v__h273062,
	       $signed(32'd1));
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_fromPacket2FlitToVCFifo)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5215,
	       IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5223,
	       IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5231,
	       IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5239,
	       IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d11847,
	       IF_nodeVector_1_packetToFlit_flitFifo_deqP_r_9_ETC___d5251);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_fromPacket2FlitToVCFifo) $write("\n");
    if (RST_N)
      if (EN_enq1)
	begin
	  v__h579391 = $time;
	  #0;
	end
    if (RST_N)
      if (EN_enq1)
	$write("@%4t rn%1d: enq packet                     ",
	       v__h579391,
	       $signed(32'd1));
    if (RST_N)
      if (EN_enq1)
	$write("<Packet peer:0x%h msg:0x%h>",
	       enq1_packet[33:32],
	       enq1_packet[31:0]);
    if (RST_N) if (EN_enq1) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_fromPacket2FlitToVCFifo)
	begin
	  v__h414322 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_fromPacket2FlitToVCFifo)
	$write("@%4t rn%1d: packetToFlit   -> clientVcFifo ",
	       v__h414322,
	       $signed(32'd2));
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_fromPacket2FlitToVCFifo)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8115,
	       IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8123,
	       IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8131,
	       IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8139,
	       IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d11853,
	       IF_nodeVector_2_packetToFlit_flitFifo_deqP_r_8_ETC___d8151);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_fromPacket2FlitToVCFifo) $write("\n");
    if (RST_N)
      if (EN_enq2)
	begin
	  v__h579612 = $time;
	  #0;
	end
    if (RST_N)
      if (EN_enq2)
	$write("@%4t rn%1d: enq packet                     ",
	       v__h579612,
	       $signed(32'd2));
    if (RST_N)
      if (EN_enq2)
	$write("<Packet peer:0x%h msg:0x%h>",
	       enq2_packet[33:32],
	       enq2_packet[31:0]);
    if (RST_N) if (EN_enq2) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_fromPacket2FlitToVCFifo)
	begin
	  v__h555582 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_fromPacket2FlitToVCFifo)
	$write("@%4t rn%1d: packetToFlit   -> clientVcFifo ",
	       v__h555582,
	       $signed(32'd3));
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_fromPacket2FlitToVCFifo)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11015,
	       IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11023,
	       IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11031,
	       IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11039,
	       IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11859,
	       IF_nodeVector_3_packetToFlit_flitFifo_deqP_r_7_ETC___d11051);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_fromPacket2FlitToVCFifo) $write("\n");
    if (RST_N)
      if (EN_enq3)
	begin
	  v__h579833 = $time;
	  #0;
	end
    if (RST_N)
      if (EN_enq3)
	$write("@%4t rn%1d: enq packet                     ",
	       v__h579833,
	       $signed(32'd3));
    if (RST_N)
      if (EN_enq3)
	$write("<Packet peer:0x%h msg:0x%h>",
	       enq3_packet[33:32],
	       enq3_packet[31:0]);
    if (RST_N) if (EN_enq3) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_putFlitToNext)
	begin
	  v__h565269 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_putFlitToNext)
	$write("@%4t rn%1d: enqDn flit                     ",
	       v__h565269,
	       $signed(32'd1));
    if (RST_N)
      if (WILL_FIRE_RL_putFlitToNext)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_0_crossbar_level1Up_outPortUp_taggedReg[18:17],
	       nodeVector_0_crossbar_level1Up_outPortUp_taggedReg[16:15],
	       nodeVector_0_crossbar_level1Up_outPortUp_taggedReg[14:13],
	       nodeVector_0_crossbar_level1Up_outPortUp_taggedReg[12:9],
	       nodeVector_0_crossbar_level1Up_outPortUp_taggedReg[8],
	       nodeVector_0_crossbar_level1Up_outPortUp_taggedReg[7:0]);
    if (RST_N) if (WILL_FIRE_RL_putFlitToNext) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_getFlitFromNext)
	begin
	  v__h566988 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_getFlitFromNext)
	$write("@%4t rn%1d: putUp flit                     ",
	       v__h566988,
	       $signed(32'd0));
    if (RST_N)
      if (WILL_FIRE_RL_getFlitFromNext)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_1_crossbar_level1Up_outPortDn_taggedReg[18:17],
	       nodeVector_1_crossbar_level1Up_outPortDn_taggedReg[16:15],
	       nodeVector_1_crossbar_level1Up_outPortDn_taggedReg[14:13],
	       nodeVector_1_crossbar_level1Up_outPortDn_taggedReg[12:9],
	       nodeVector_1_crossbar_level1Up_outPortDn_taggedReg[8],
	       nodeVector_1_crossbar_level1Up_outPortDn_taggedReg[7:0]);
    if (RST_N) if (WILL_FIRE_RL_getFlitFromNext) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_putFlitToNext_1)
	begin
	  v__h568761 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_putFlitToNext_1)
	$write("@%4t rn%1d: enqDn flit                     ",
	       v__h568761,
	       $signed(32'd2));
    if (RST_N)
      if (WILL_FIRE_RL_putFlitToNext_1)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_1_crossbar_level1Up_outPortUp_taggedReg[18:17],
	       nodeVector_1_crossbar_level1Up_outPortUp_taggedReg[16:15],
	       nodeVector_1_crossbar_level1Up_outPortUp_taggedReg[14:13],
	       nodeVector_1_crossbar_level1Up_outPortUp_taggedReg[12:9],
	       nodeVector_1_crossbar_level1Up_outPortUp_taggedReg[8],
	       nodeVector_1_crossbar_level1Up_outPortUp_taggedReg[7:0]);
    if (RST_N) if (WILL_FIRE_RL_putFlitToNext_1) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_getFlitFromNext_1)
	begin
	  v__h570480 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_getFlitFromNext_1)
	$write("@%4t rn%1d: putUp flit                     ",
	       v__h570480,
	       $signed(32'd1));
    if (RST_N)
      if (WILL_FIRE_RL_getFlitFromNext_1)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_2_crossbar_level1Up_outPortDn_taggedReg[18:17],
	       nodeVector_2_crossbar_level1Up_outPortDn_taggedReg[16:15],
	       nodeVector_2_crossbar_level1Up_outPortDn_taggedReg[14:13],
	       nodeVector_2_crossbar_level1Up_outPortDn_taggedReg[12:9],
	       nodeVector_2_crossbar_level1Up_outPortDn_taggedReg[8],
	       nodeVector_2_crossbar_level1Up_outPortDn_taggedReg[7:0]);
    if (RST_N) if (WILL_FIRE_RL_getFlitFromNext_1) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_putFlitToNext_2)
	begin
	  v__h572253 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_putFlitToNext_2)
	$write("@%4t rn%1d: enqDn flit                     ",
	       v__h572253,
	       $signed(32'd3));
    if (RST_N)
      if (WILL_FIRE_RL_putFlitToNext_2)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_2_crossbar_level1Up_outPortUp_taggedReg[18:17],
	       nodeVector_2_crossbar_level1Up_outPortUp_taggedReg[16:15],
	       nodeVector_2_crossbar_level1Up_outPortUp_taggedReg[14:13],
	       nodeVector_2_crossbar_level1Up_outPortUp_taggedReg[12:9],
	       nodeVector_2_crossbar_level1Up_outPortUp_taggedReg[8],
	       nodeVector_2_crossbar_level1Up_outPortUp_taggedReg[7:0]);
    if (RST_N) if (WILL_FIRE_RL_putFlitToNext_2) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_getFlitFromNext_2)
	begin
	  v__h573972 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_getFlitFromNext_2)
	$write("@%4t rn%1d: putUp flit                     ",
	       v__h573972,
	       $signed(32'd2));
    if (RST_N)
      if (WILL_FIRE_RL_getFlitFromNext_2)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_3_crossbar_level1Up_outPortDn_taggedReg[18:17],
	       nodeVector_3_crossbar_level1Up_outPortDn_taggedReg[16:15],
	       nodeVector_3_crossbar_level1Up_outPortDn_taggedReg[14:13],
	       nodeVector_3_crossbar_level1Up_outPortDn_taggedReg[12:9],
	       nodeVector_3_crossbar_level1Up_outPortDn_taggedReg[8],
	       nodeVector_3_crossbar_level1Up_outPortDn_taggedReg[7:0]);
    if (RST_N) if (WILL_FIRE_RL_getFlitFromNext_2) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_putFlitToNext_3)
	begin
	  v__h575745 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_putFlitToNext_3)
	$write("@%4t rn%1d: enqDn flit                     ",
	       v__h575745,
	       $signed(32'd0));
    if (RST_N)
      if (WILL_FIRE_RL_putFlitToNext_3)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_3_crossbar_level1Up_outPortUp_taggedReg[18:17],
	       nodeVector_3_crossbar_level1Up_outPortUp_taggedReg[16:15],
	       nodeVector_3_crossbar_level1Up_outPortUp_taggedReg[14:13],
	       nodeVector_3_crossbar_level1Up_outPortUp_taggedReg[12:9],
	       nodeVector_3_crossbar_level1Up_outPortUp_taggedReg[8],
	       nodeVector_3_crossbar_level1Up_outPortUp_taggedReg[7:0]);
    if (RST_N) if (WILL_FIRE_RL_putFlitToNext_3) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_getFlitFromNext_3)
	begin
	  v__h577464 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_getFlitFromNext_3)
	$write("@%4t rn%1d: putUp flit                     ",
	       v__h577464,
	       $signed(32'd3));
    if (RST_N)
      if (WILL_FIRE_RL_getFlitFromNext_3)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_0_crossbar_level1Up_outPortDn_taggedReg[18:17],
	       nodeVector_0_crossbar_level1Up_outPortDn_taggedReg[16:15],
	       nodeVector_0_crossbar_level1Up_outPortDn_taggedReg[14:13],
	       nodeVector_0_crossbar_level1Up_outPortDn_taggedReg[12:9],
	       nodeVector_0_crossbar_level1Up_outPortDn_taggedReg[8],
	       nodeVector_0_crossbar_level1Up_outPortDn_taggedReg[7:0]);
    if (RST_N) if (WILL_FIRE_RL_getFlitFromNext_3) $write("\n");
    if (RST_N)
      if (nodeVector_0_crossbar_level1Dn_outPortDn_taggedReg[21])
	$display("Error @%t in %m assertion fail level1Dn.PortDn",
		 " isn't empty [",
		 nodeVector_0_crossbar_level1Dn_outPortDn_taggedReg[20:0],
		 "] as expected");
    if (RST_N)
      if (nodeVector_0_crossbar_level1Dn_outPortDn_taggedReg[21])
	$finish(32'd1);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_doDeque &&
	  nodeVector_0_flitToPacket_packetFifo_ageCount == 32'd16 &&
	  !EN_deq0)
	begin
	  v__h107731 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_doDeque &&
	  nodeVector_0_flitToPacket_packetFifo_ageCount == 32'd16 &&
	  !EN_deq0)
	$write("@%4t pkf: age threshold reached, throw ", v__h107731);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_doDeque &&
	  nodeVector_0_flitToPacket_packetFifo_ageCount == 32'd16 &&
	  !EN_deq0)
	$write("<Packet peer:0x%h msg:0x%h>",
	       IF_nodeVector_0_flitToPacket_packetFifo_fifo_d_ETC___d11839,
	       IF_nodeVector_0_flitToPacket_packetFifo_fifo_d_ETC___d11840);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_doDeque &&
	  nodeVector_0_flitToPacket_packetFifo_ageCount == 32'd16 &&
	  !EN_deq0)
	$write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_doDeque &&
	  nodeVector_0_flitToPacket_packetFifo_ageCount != 32'd16 &&
	  EN_deq0)
	begin
	  v__h108274 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_doDeque &&
	  nodeVector_0_flitToPacket_packetFifo_ageCount != 32'd16 &&
	  EN_deq0)
	$write("@%4t pkf: deque command, dequing  pkt  ", v__h108274);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_doDeque &&
	  nodeVector_0_flitToPacket_packetFifo_ageCount != 32'd16 &&
	  EN_deq0)
	$write("<Packet peer:0x%h msg:0x%h>",
	       IF_nodeVector_0_flitToPacket_packetFifo_fifo_d_ETC___d11839,
	       IF_nodeVector_0_flitToPacket_packetFifo_fifo_d_ETC___d11840);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_doDeque &&
	  nodeVector_0_flitToPacket_packetFifo_ageCount != 32'd16 &&
	  EN_deq0)
	$write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_doDeque &&
	  NOT_nodeVector_0_flitToPacket_packetFifo_ageTh_ETC___d1627)
	begin
	  v__h108311 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_doDeque &&
	  NOT_nodeVector_0_flitToPacket_packetFifo_ageTh_ETC___d1627)
	$write("@%4t pkf: deque from age and command   ", v__h108311);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_doDeque &&
	  NOT_nodeVector_0_flitToPacket_packetFifo_ageTh_ETC___d1627)
	$write("<Packet peer:0x%h msg:0x%h>",
	       IF_nodeVector_0_flitToPacket_packetFifo_fifo_d_ETC___d11839,
	       IF_nodeVector_0_flitToPacket_packetFifo_fifo_d_ETC___d11840);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_flitToPacket_packetFifo_doDeque &&
	  NOT_nodeVector_0_flitToPacket_packetFifo_ageTh_ETC___d1627)
	$write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_0_serverAdapter_overRun)
	$display("ERROR: %m: mkBRAMSeverAdapter overrun");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_1_serverAdapter_overRun)
	$display("ERROR: %m: mkBRAMSeverAdapter overrun");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_flitToPacket_ramArr_2_serverAdapter_overRun)
	$display("ERROR: %m: mkBRAMSeverAdapter overrun");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_fromCrossbarToFlitToPacket)
	begin
	  v__h140938 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_fromCrossbarToFlitToPacket)
	$write("@%4t rn%1d: crossbar       -> flitToPacket ",
	       v__h140938,
	       $signed(32'd0));
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_fromCrossbarToFlitToPacket)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg[18:17],
	       nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg[16:15],
	       nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg[14:13],
	       nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg[12:9],
	       nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg[8],
	       nodeVector_0_crossbar_level1Dn_outPortUp_taggedReg[7:0]);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_fromCrossbarToFlitToPacket) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_fromClientVCFifoToCrossbar)
	begin
	  v__h135528 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_fromClientVCFifoToCrossbar)
	$write("@%4t rn%1d: clientVcFifo   -> crossbar     ",
	       v__h135528,
	       $signed(32'd0));
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_fromClientVCFifoToCrossbar)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_0_clientVcFifo_arbiter_priority_vec_ETC___d12893 ?
		 x_first_src__h135496 :
		 x_first_src__h135333,
	       IF_nodeVector_0_clientVcFifo_arbiter_grant_id__ETC___d11842,
	       nodeVector_0_clientVcFifo_arbiter_priority_vec_ETC___d12893 ?
		 x_first_fltId__h135498 :
		 x_first_fltId__h135335,
	       nodeVector_0_clientVcFifo_arbiter_priority_vec_ETC___d12893 ?
		 x_first_pktId__h135499 :
		 x_first_pktId__h135336,
	       nodeVector_0_clientVcFifo_arbiter_priority_vec_ETC___d12893 ?
		 x_first_vcId__h135500 :
		 x_first_vcId__h135337,
	       nodeVector_0_clientVcFifo_arbiter_priority_vec_ETC___d12893 ?
		 x_first_data__h135501 :
		 x_first_data__h135338);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_fromClientVCFifoToCrossbar) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_fromUpVCFifoToCrossbar)
	begin
	  v__h137882 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_fromUpVCFifoToCrossbar)
	$write("@%4t rn%1d: upRingVcFifo   -> crossbar     ",
	       v__h137882,
	       $signed(32'd0));
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_fromUpVCFifoToCrossbar)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_0_upRingVcFifo_arbiter_priority_vec_ETC___d12896 ?
		 x_first_src__h137850 :
		 x_first_src__h137687,
	       IF_nodeVector_0_upRingVcFifo_arbiter_grant_id__ETC___d11843,
	       nodeVector_0_upRingVcFifo_arbiter_priority_vec_ETC___d12896 ?
		 x_first_fltId__h137852 :
		 x_first_fltId__h137689,
	       nodeVector_0_upRingVcFifo_arbiter_priority_vec_ETC___d12896 ?
		 x_first_pktId__h137853 :
		 x_first_pktId__h137690,
	       nodeVector_0_upRingVcFifo_arbiter_priority_vec_ETC___d12896 ?
		 x_first_vcId__h137854 :
		 x_first_vcId__h137691,
	       nodeVector_0_upRingVcFifo_arbiter_priority_vec_ETC___d12896 ?
		 x_first_data__h137855 :
		 x_first_data__h137692);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_fromUpVCFifoToCrossbar) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_fromDownVCFifoToCrossbar)
	begin
	  v__h139982 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_fromDownVCFifoToCrossbar)
	$write("@%4t rn%1d: downRingVcFifo -> crossbar     ",
	       v__h139982,
	       $signed(32'd0));
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_fromDownVCFifoToCrossbar)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_0_downRingVcFifo_arbiter_priority_v_ETC___d12899 ?
		 x_first_src__h139950 :
		 x_first_src__h139787,
	       IF_nodeVector_0_downRingVcFifo_arbiter_grant_i_ETC___d11844,
	       nodeVector_0_downRingVcFifo_arbiter_priority_v_ETC___d12899 ?
		 x_first_fltId__h139952 :
		 x_first_fltId__h139789,
	       nodeVector_0_downRingVcFifo_arbiter_priority_v_ETC___d12899 ?
		 x_first_pktId__h139953 :
		 x_first_pktId__h139790,
	       nodeVector_0_downRingVcFifo_arbiter_priority_v_ETC___d12899 ?
		 x_first_vcId__h139954 :
		 x_first_vcId__h139791,
	       nodeVector_0_downRingVcFifo_arbiter_priority_v_ETC___d12899 ?
		 x_first_data__h139955 :
		 x_first_data__h139792);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_0_fromDownVCFifoToCrossbar) $write("\n");
    if (RST_N)
      if (nodeVector_1_crossbar_level1Dn_outPortDn_taggedReg[21])
	$display("Error @%t in %m assertion fail level1Dn.PortDn",
		 " isn't empty [",
		 nodeVector_1_crossbar_level1Dn_outPortDn_taggedReg[20:0],
		 "] as expected");
    if (RST_N)
      if (nodeVector_1_crossbar_level1Dn_outPortDn_taggedReg[21])
	$finish(32'd1);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_doDeque &&
	  nodeVector_1_flitToPacket_packetFifo_ageCount == 32'd16 &&
	  !EN_deq1)
	begin
	  v__h248719 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_doDeque &&
	  nodeVector_1_flitToPacket_packetFifo_ageCount == 32'd16 &&
	  !EN_deq1)
	$write("@%4t pkf: age threshold reached, throw ", v__h248719);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_doDeque &&
	  nodeVector_1_flitToPacket_packetFifo_ageCount == 32'd16 &&
	  !EN_deq1)
	$write("<Packet peer:0x%h msg:0x%h>",
	       IF_nodeVector_1_flitToPacket_packetFifo_fifo_d_ETC___d11845,
	       IF_nodeVector_1_flitToPacket_packetFifo_fifo_d_ETC___d11846);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_doDeque &&
	  nodeVector_1_flitToPacket_packetFifo_ageCount == 32'd16 &&
	  !EN_deq1)
	$write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_doDeque &&
	  nodeVector_1_flitToPacket_packetFifo_ageCount != 32'd16 &&
	  EN_deq1)
	begin
	  v__h249262 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_doDeque &&
	  nodeVector_1_flitToPacket_packetFifo_ageCount != 32'd16 &&
	  EN_deq1)
	$write("@%4t pkf: deque command, dequing  pkt  ", v__h249262);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_doDeque &&
	  nodeVector_1_flitToPacket_packetFifo_ageCount != 32'd16 &&
	  EN_deq1)
	$write("<Packet peer:0x%h msg:0x%h>",
	       IF_nodeVector_1_flitToPacket_packetFifo_fifo_d_ETC___d11845,
	       IF_nodeVector_1_flitToPacket_packetFifo_fifo_d_ETC___d11846);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_doDeque &&
	  nodeVector_1_flitToPacket_packetFifo_ageCount != 32'd16 &&
	  EN_deq1)
	$write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_doDeque &&
	  NOT_nodeVector_1_flitToPacket_packetFifo_ageTh_ETC___d4528)
	begin
	  v__h249299 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_doDeque &&
	  NOT_nodeVector_1_flitToPacket_packetFifo_ageTh_ETC___d4528)
	$write("@%4t pkf: deque from age and command   ", v__h249299);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_doDeque &&
	  NOT_nodeVector_1_flitToPacket_packetFifo_ageTh_ETC___d4528)
	$write("<Packet peer:0x%h msg:0x%h>",
	       IF_nodeVector_1_flitToPacket_packetFifo_fifo_d_ETC___d11845,
	       IF_nodeVector_1_flitToPacket_packetFifo_fifo_d_ETC___d11846);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_flitToPacket_packetFifo_doDeque &&
	  NOT_nodeVector_1_flitToPacket_packetFifo_ageTh_ETC___d4528)
	$write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_0_serverAdapter_overRun)
	$display("ERROR: %m: mkBRAMSeverAdapter overrun");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_1_serverAdapter_overRun)
	$display("ERROR: %m: mkBRAMSeverAdapter overrun");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_flitToPacket_ramArr_2_serverAdapter_overRun)
	$display("ERROR: %m: mkBRAMSeverAdapter overrun");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_fromCrossbarToFlitToPacket)
	begin
	  v__h282200 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_fromCrossbarToFlitToPacket)
	$write("@%4t rn%1d: crossbar       -> flitToPacket ",
	       v__h282200,
	       $signed(32'd1));
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_fromCrossbarToFlitToPacket)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg[18:17],
	       nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg[16:15],
	       nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg[14:13],
	       nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg[12:9],
	       nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg[8],
	       nodeVector_1_crossbar_level1Dn_outPortUp_taggedReg[7:0]);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_fromCrossbarToFlitToPacket) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_fromClientVCFifoToCrossbar)
	begin
	  v__h276516 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_fromClientVCFifoToCrossbar)
	$write("@%4t rn%1d: clientVcFifo   -> crossbar     ",
	       v__h276516,
	       $signed(32'd1));
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_fromClientVCFifoToCrossbar)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_1_clientVcFifo_arbiter_priority_vec_ETC___d12949 ?
		 x_first_src__h276484 :
		 x_first_src__h276321,
	       IF_nodeVector_1_clientVcFifo_arbiter_grant_id__ETC___d11848,
	       nodeVector_1_clientVcFifo_arbiter_priority_vec_ETC___d12949 ?
		 x_first_fltId__h276486 :
		 x_first_fltId__h276323,
	       nodeVector_1_clientVcFifo_arbiter_priority_vec_ETC___d12949 ?
		 x_first_pktId__h276487 :
		 x_first_pktId__h276324,
	       nodeVector_1_clientVcFifo_arbiter_priority_vec_ETC___d12949 ?
		 x_first_vcId__h276488 :
		 x_first_vcId__h276325,
	       nodeVector_1_clientVcFifo_arbiter_priority_vec_ETC___d12949 ?
		 x_first_data__h276489 :
		 x_first_data__h276326);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_fromClientVCFifoToCrossbar) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_fromUpVCFifoToCrossbar)
	begin
	  v__h279144 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_fromUpVCFifoToCrossbar)
	$write("@%4t rn%1d: upRingVcFifo   -> crossbar     ",
	       v__h279144,
	       $signed(32'd1));
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_fromUpVCFifoToCrossbar)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_1_upRingVcFifo_arbiter_priority_vec_ETC___d12952 ?
		 x_first_src__h279112 :
		 x_first_src__h278949,
	       IF_nodeVector_1_upRingVcFifo_arbiter_grant_id__ETC___d11849,
	       nodeVector_1_upRingVcFifo_arbiter_priority_vec_ETC___d12952 ?
		 x_first_fltId__h279114 :
		 x_first_fltId__h278951,
	       nodeVector_1_upRingVcFifo_arbiter_priority_vec_ETC___d12952 ?
		 x_first_pktId__h279115 :
		 x_first_pktId__h278952,
	       nodeVector_1_upRingVcFifo_arbiter_priority_vec_ETC___d12952 ?
		 x_first_vcId__h279116 :
		 x_first_vcId__h278953,
	       nodeVector_1_upRingVcFifo_arbiter_priority_vec_ETC___d12952 ?
		 x_first_data__h279117 :
		 x_first_data__h278954);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_fromUpVCFifoToCrossbar) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_fromDownVCFifoToCrossbar)
	begin
	  v__h281244 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_fromDownVCFifoToCrossbar)
	$write("@%4t rn%1d: downRingVcFifo -> crossbar     ",
	       v__h281244,
	       $signed(32'd1));
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_fromDownVCFifoToCrossbar)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_1_downRingVcFifo_arbiter_priority_v_ETC___d12955 ?
		 x_first_src__h281212 :
		 x_first_src__h281049,
	       IF_nodeVector_1_downRingVcFifo_arbiter_grant_i_ETC___d11850,
	       nodeVector_1_downRingVcFifo_arbiter_priority_v_ETC___d12955 ?
		 x_first_fltId__h281214 :
		 x_first_fltId__h281051,
	       nodeVector_1_downRingVcFifo_arbiter_priority_v_ETC___d12955 ?
		 x_first_pktId__h281215 :
		 x_first_pktId__h281052,
	       nodeVector_1_downRingVcFifo_arbiter_priority_v_ETC___d12955 ?
		 x_first_vcId__h281216 :
		 x_first_vcId__h281053,
	       nodeVector_1_downRingVcFifo_arbiter_priority_v_ETC___d12955 ?
		 x_first_data__h281217 :
		 x_first_data__h281054);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_1_fromDownVCFifoToCrossbar) $write("\n");
    if (RST_N)
      if (nodeVector_2_crossbar_level1Dn_outPortDn_taggedReg[21])
	$display("Error @%t in %m assertion fail level1Dn.PortDn",
		 " isn't empty [",
		 nodeVector_2_crossbar_level1Dn_outPortDn_taggedReg[20:0],
		 "] as expected");
    if (RST_N)
      if (nodeVector_2_crossbar_level1Dn_outPortDn_taggedReg[21])
	$finish(32'd1);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_doDeque &&
	  nodeVector_2_flitToPacket_packetFifo_ageCount == 32'd16 &&
	  !EN_deq2)
	begin
	  v__h389979 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_doDeque &&
	  nodeVector_2_flitToPacket_packetFifo_ageCount == 32'd16 &&
	  !EN_deq2)
	$write("@%4t pkf: age threshold reached, throw ", v__h389979);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_doDeque &&
	  nodeVector_2_flitToPacket_packetFifo_ageCount == 32'd16 &&
	  !EN_deq2)
	$write("<Packet peer:0x%h msg:0x%h>",
	       IF_nodeVector_2_flitToPacket_packetFifo_fifo_d_ETC___d11851,
	       IF_nodeVector_2_flitToPacket_packetFifo_fifo_d_ETC___d11852);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_doDeque &&
	  nodeVector_2_flitToPacket_packetFifo_ageCount == 32'd16 &&
	  !EN_deq2)
	$write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_doDeque &&
	  nodeVector_2_flitToPacket_packetFifo_ageCount != 32'd16 &&
	  EN_deq2)
	begin
	  v__h390522 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_doDeque &&
	  nodeVector_2_flitToPacket_packetFifo_ageCount != 32'd16 &&
	  EN_deq2)
	$write("@%4t pkf: deque command, dequing  pkt  ", v__h390522);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_doDeque &&
	  nodeVector_2_flitToPacket_packetFifo_ageCount != 32'd16 &&
	  EN_deq2)
	$write("<Packet peer:0x%h msg:0x%h>",
	       IF_nodeVector_2_flitToPacket_packetFifo_fifo_d_ETC___d11851,
	       IF_nodeVector_2_flitToPacket_packetFifo_fifo_d_ETC___d11852);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_doDeque &&
	  nodeVector_2_flitToPacket_packetFifo_ageCount != 32'd16 &&
	  EN_deq2)
	$write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_doDeque &&
	  NOT_nodeVector_2_flitToPacket_packetFifo_ageTh_ETC___d7428)
	begin
	  v__h390559 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_doDeque &&
	  NOT_nodeVector_2_flitToPacket_packetFifo_ageTh_ETC___d7428)
	$write("@%4t pkf: deque from age and command   ", v__h390559);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_doDeque &&
	  NOT_nodeVector_2_flitToPacket_packetFifo_ageTh_ETC___d7428)
	$write("<Packet peer:0x%h msg:0x%h>",
	       IF_nodeVector_2_flitToPacket_packetFifo_fifo_d_ETC___d11851,
	       IF_nodeVector_2_flitToPacket_packetFifo_fifo_d_ETC___d11852);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_flitToPacket_packetFifo_doDeque &&
	  NOT_nodeVector_2_flitToPacket_packetFifo_ageTh_ETC___d7428)
	$write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_0_serverAdapter_overRun)
	$display("ERROR: %m: mkBRAMSeverAdapter overrun");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_1_serverAdapter_overRun)
	$display("ERROR: %m: mkBRAMSeverAdapter overrun");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_flitToPacket_ramArr_2_serverAdapter_overRun)
	$display("ERROR: %m: mkBRAMSeverAdapter overrun");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_fromCrossbarToFlitToPacket)
	begin
	  v__h423460 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_fromCrossbarToFlitToPacket)
	$write("@%4t rn%1d: crossbar       -> flitToPacket ",
	       v__h423460,
	       $signed(32'd2));
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_fromCrossbarToFlitToPacket)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg[18:17],
	       nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg[16:15],
	       nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg[14:13],
	       nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg[12:9],
	       nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg[8],
	       nodeVector_2_crossbar_level1Dn_outPortUp_taggedReg[7:0]);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_fromCrossbarToFlitToPacket) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_fromClientVCFifoToCrossbar)
	begin
	  v__h417776 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_fromClientVCFifoToCrossbar)
	$write("@%4t rn%1d: clientVcFifo   -> crossbar     ",
	       v__h417776,
	       $signed(32'd2));
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_fromClientVCFifoToCrossbar)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_2_clientVcFifo_arbiter_priority_vec_ETC___d13005 ?
		 x_first_src__h417744 :
		 x_first_src__h417581,
	       IF_nodeVector_2_clientVcFifo_arbiter_grant_id__ETC___d11854,
	       nodeVector_2_clientVcFifo_arbiter_priority_vec_ETC___d13005 ?
		 x_first_fltId__h417746 :
		 x_first_fltId__h417583,
	       nodeVector_2_clientVcFifo_arbiter_priority_vec_ETC___d13005 ?
		 x_first_pktId__h417747 :
		 x_first_pktId__h417584,
	       nodeVector_2_clientVcFifo_arbiter_priority_vec_ETC___d13005 ?
		 x_first_vcId__h417748 :
		 x_first_vcId__h417585,
	       nodeVector_2_clientVcFifo_arbiter_priority_vec_ETC___d13005 ?
		 x_first_data__h417749 :
		 x_first_data__h417586);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_fromClientVCFifoToCrossbar) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_fromUpVCFifoToCrossbar)
	begin
	  v__h420404 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_fromUpVCFifoToCrossbar)
	$write("@%4t rn%1d: upRingVcFifo   -> crossbar     ",
	       v__h420404,
	       $signed(32'd2));
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_fromUpVCFifoToCrossbar)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_2_upRingVcFifo_arbiter_priority_vec_ETC___d13008 ?
		 x_first_src__h420372 :
		 x_first_src__h420209,
	       IF_nodeVector_2_upRingVcFifo_arbiter_grant_id__ETC___d11855,
	       nodeVector_2_upRingVcFifo_arbiter_priority_vec_ETC___d13008 ?
		 x_first_fltId__h420374 :
		 x_first_fltId__h420211,
	       nodeVector_2_upRingVcFifo_arbiter_priority_vec_ETC___d13008 ?
		 x_first_pktId__h420375 :
		 x_first_pktId__h420212,
	       nodeVector_2_upRingVcFifo_arbiter_priority_vec_ETC___d13008 ?
		 x_first_vcId__h420376 :
		 x_first_vcId__h420213,
	       nodeVector_2_upRingVcFifo_arbiter_priority_vec_ETC___d13008 ?
		 x_first_data__h420377 :
		 x_first_data__h420214);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_fromUpVCFifoToCrossbar) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_fromDownVCFifoToCrossbar)
	begin
	  v__h422504 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_fromDownVCFifoToCrossbar)
	$write("@%4t rn%1d: downRingVcFifo -> crossbar     ",
	       v__h422504,
	       $signed(32'd2));
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_fromDownVCFifoToCrossbar)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_2_downRingVcFifo_arbiter_priority_v_ETC___d13011 ?
		 x_first_src__h422472 :
		 x_first_src__h422309,
	       IF_nodeVector_2_downRingVcFifo_arbiter_grant_i_ETC___d11856,
	       nodeVector_2_downRingVcFifo_arbiter_priority_v_ETC___d13011 ?
		 x_first_fltId__h422474 :
		 x_first_fltId__h422311,
	       nodeVector_2_downRingVcFifo_arbiter_priority_v_ETC___d13011 ?
		 x_first_pktId__h422475 :
		 x_first_pktId__h422312,
	       nodeVector_2_downRingVcFifo_arbiter_priority_v_ETC___d13011 ?
		 x_first_vcId__h422476 :
		 x_first_vcId__h422313,
	       nodeVector_2_downRingVcFifo_arbiter_priority_v_ETC___d13011 ?
		 x_first_data__h422477 :
		 x_first_data__h422314);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_2_fromDownVCFifoToCrossbar) $write("\n");
    if (RST_N)
      if (nodeVector_3_crossbar_level1Dn_outPortDn_taggedReg[21])
	$display("Error @%t in %m assertion fail level1Dn.PortDn",
		 " isn't empty [",
		 nodeVector_3_crossbar_level1Dn_outPortDn_taggedReg[20:0],
		 "] as expected");
    if (RST_N)
      if (nodeVector_3_crossbar_level1Dn_outPortDn_taggedReg[21])
	$finish(32'd1);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_doDeque &&
	  nodeVector_3_flitToPacket_packetFifo_ageCount == 32'd16 &&
	  !EN_deq3)
	begin
	  v__h531239 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_doDeque &&
	  nodeVector_3_flitToPacket_packetFifo_ageCount == 32'd16 &&
	  !EN_deq3)
	$write("@%4t pkf: age threshold reached, throw ", v__h531239);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_doDeque &&
	  nodeVector_3_flitToPacket_packetFifo_ageCount == 32'd16 &&
	  !EN_deq3)
	$write("<Packet peer:0x%h msg:0x%h>",
	       IF_nodeVector_3_flitToPacket_packetFifo_fifo_d_ETC___d11857,
	       IF_nodeVector_3_flitToPacket_packetFifo_fifo_d_ETC___d11858);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_doDeque &&
	  nodeVector_3_flitToPacket_packetFifo_ageCount == 32'd16 &&
	  !EN_deq3)
	$write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_doDeque &&
	  nodeVector_3_flitToPacket_packetFifo_ageCount != 32'd16 &&
	  EN_deq3)
	begin
	  v__h531782 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_doDeque &&
	  nodeVector_3_flitToPacket_packetFifo_ageCount != 32'd16 &&
	  EN_deq3)
	$write("@%4t pkf: deque command, dequing  pkt  ", v__h531782);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_doDeque &&
	  nodeVector_3_flitToPacket_packetFifo_ageCount != 32'd16 &&
	  EN_deq3)
	$write("<Packet peer:0x%h msg:0x%h>",
	       IF_nodeVector_3_flitToPacket_packetFifo_fifo_d_ETC___d11857,
	       IF_nodeVector_3_flitToPacket_packetFifo_fifo_d_ETC___d11858);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_doDeque &&
	  nodeVector_3_flitToPacket_packetFifo_ageCount != 32'd16 &&
	  EN_deq3)
	$write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_doDeque &&
	  NOT_nodeVector_3_flitToPacket_packetFifo_ageTh_ETC___d10328)
	begin
	  v__h531819 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_doDeque &&
	  NOT_nodeVector_3_flitToPacket_packetFifo_ageTh_ETC___d10328)
	$write("@%4t pkf: deque from age and command   ", v__h531819);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_doDeque &&
	  NOT_nodeVector_3_flitToPacket_packetFifo_ageTh_ETC___d10328)
	$write("<Packet peer:0x%h msg:0x%h>",
	       IF_nodeVector_3_flitToPacket_packetFifo_fifo_d_ETC___d11857,
	       IF_nodeVector_3_flitToPacket_packetFifo_fifo_d_ETC___d11858);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_flitToPacket_packetFifo_doDeque &&
	  NOT_nodeVector_3_flitToPacket_packetFifo_ageTh_ETC___d10328)
	$write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_0_serverAdapter_overRun)
	$display("ERROR: %m: mkBRAMSeverAdapter overrun");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_1_serverAdapter_overRun)
	$display("ERROR: %m: mkBRAMSeverAdapter overrun");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_flitToPacket_ramArr_2_serverAdapter_overRun)
	$display("ERROR: %m: mkBRAMSeverAdapter overrun");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_fromCrossbarToFlitToPacket)
	begin
	  v__h564997 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_fromCrossbarToFlitToPacket)
	$write("@%4t rn%1d: crossbar       -> flitToPacket ",
	       v__h564997,
	       $signed(32'd3));
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_fromCrossbarToFlitToPacket)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg[18:17],
	       nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg[16:15],
	       nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg[14:13],
	       nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg[12:9],
	       nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg[8],
	       nodeVector_3_crossbar_level1Dn_outPortUp_taggedReg[7:0]);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_fromCrossbarToFlitToPacket) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_fromClientVCFifoToCrossbar)
	begin
	  v__h559036 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_fromClientVCFifoToCrossbar)
	$write("@%4t rn%1d: clientVcFifo   -> crossbar     ",
	       v__h559036,
	       $signed(32'd3));
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_fromClientVCFifoToCrossbar)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_3_clientVcFifo_arbiter_priority_vec_ETC___d13061 ?
		 x_first_src__h559004 :
		 x_first_src__h558841,
	       IF_nodeVector_3_clientVcFifo_arbiter_grant_id__ETC___d11860,
	       nodeVector_3_clientVcFifo_arbiter_priority_vec_ETC___d13061 ?
		 x_first_fltId__h559006 :
		 x_first_fltId__h558843,
	       nodeVector_3_clientVcFifo_arbiter_priority_vec_ETC___d13061 ?
		 x_first_pktId__h559007 :
		 x_first_pktId__h558844,
	       nodeVector_3_clientVcFifo_arbiter_priority_vec_ETC___d13061 ?
		 x_first_vcId__h559008 :
		 x_first_vcId__h558845,
	       nodeVector_3_clientVcFifo_arbiter_priority_vec_ETC___d13061 ?
		 x_first_data__h559009 :
		 x_first_data__h558846);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_fromClientVCFifoToCrossbar) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_fromUpVCFifoToCrossbar)
	begin
	  v__h561941 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_fromUpVCFifoToCrossbar)
	$write("@%4t rn%1d: upRingVcFifo   -> crossbar     ",
	       v__h561941,
	       $signed(32'd3));
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_fromUpVCFifoToCrossbar)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_3_upRingVcFifo_arbiter_priority_vec_ETC___d13064 ?
		 x_first_src__h561909 :
		 x_first_src__h561746,
	       IF_nodeVector_3_upRingVcFifo_arbiter_grant_id__ETC___d11861,
	       nodeVector_3_upRingVcFifo_arbiter_priority_vec_ETC___d13064 ?
		 x_first_fltId__h561911 :
		 x_first_fltId__h561748,
	       nodeVector_3_upRingVcFifo_arbiter_priority_vec_ETC___d13064 ?
		 x_first_pktId__h561912 :
		 x_first_pktId__h561749,
	       nodeVector_3_upRingVcFifo_arbiter_priority_vec_ETC___d13064 ?
		 x_first_vcId__h561913 :
		 x_first_vcId__h561750,
	       nodeVector_3_upRingVcFifo_arbiter_priority_vec_ETC___d13064 ?
		 x_first_data__h561914 :
		 x_first_data__h561751);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_fromUpVCFifoToCrossbar) $write("\n");
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_fromDownVCFifoToCrossbar)
	begin
	  v__h564041 = $time;
	  #0;
	end
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_fromDownVCFifoToCrossbar)
	$write("@%4t rn%1d: downRingVcFifo -> crossbar     ",
	       v__h564041,
	       $signed(32'd3));
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_fromDownVCFifoToCrossbar)
	$write("<Flit src:0x%h dest:0x%h fltId:0x%h pktId:0x%h vcId:0x%h data:0x%h>",
	       nodeVector_3_downRingVcFifo_arbiter_priority_v_ETC___d13067 ?
		 x_first_src__h564009 :
		 x_first_src__h563846,
	       IF_nodeVector_3_downRingVcFifo_arbiter_grant_i_ETC___d11862,
	       nodeVector_3_downRingVcFifo_arbiter_priority_v_ETC___d13067 ?
		 x_first_fltId__h564011 :
		 x_first_fltId__h563848,
	       nodeVector_3_downRingVcFifo_arbiter_priority_v_ETC___d13067 ?
		 x_first_pktId__h564012 :
		 x_first_pktId__h563849,
	       nodeVector_3_downRingVcFifo_arbiter_priority_v_ETC___d13067 ?
		 x_first_vcId__h564013 :
		 x_first_vcId__h563850,
	       nodeVector_3_downRingVcFifo_arbiter_priority_v_ETC___d13067 ?
		 x_first_data__h564014 :
		 x_first_data__h563851);
    if (RST_N)
      if (WILL_FIRE_RL_nodeVector_3_fromDownVCFifoToCrossbar) $write("\n");
  end
  // synopsys translate_on
endmodule  // mkRingWith4Nodes_Synth

