pin,slack
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m35:A,10529
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m35:B,10445
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/m35:Y,10445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:CLK,6276
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:D,11410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:EN,6844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:Q,6276
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_30:C,4683
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_30:IPC,4683
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:D,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_2_i:Y,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[5]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[5]:Y,5782
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[6]:A,5170
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[6]:B,3947
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[6]:C,9581
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[6]:D,8380
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[6]:Y,3947
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_32:C,12965
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_32:IPC,12965
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[34]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_2[3]:A,-402
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_2[3]:B,-451
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_2[3]:C,-563
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_2[3]:D,-692
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_2[3]:Y,-692
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:D,9610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[29]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_o2_2:A,8356
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_o2_2:B,7142
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_o2_2:C,9359
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_o2_2:D,9241
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_o2_2:Y,7142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[22]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_66:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_2:A,9216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_2:B,8885
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_2:C,8321
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_2:D,7544
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_2:Y,7544
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:CLK,9323
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:D,9488
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:Q,9323
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:CLK,4244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:D,9187
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:Q,4244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:CLK,9435
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:EN,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:Q,9435
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_o2:A,8160
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_o2:B,6970
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_o2:C,8031
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_o2:D,7931
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0_o2:Y,6970
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[5]:A,5227
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[5]:B,6602
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[5]:C,8401
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[5]:D,8096
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[5]:Y,5227
SPI_0_CLK_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_CLK_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:CLK,1866
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:Q,1866
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[9]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a4:A,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a4:B,11533
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a4:C,10515
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5_1_sqmuxa_0_a4:Y,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:CLK,8816
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:D,8686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:Q,8816
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_333_i_1_0_wmux_0:A,9605
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_333_i_1_0_wmux_0:B,10618
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_333_i_1_0_wmux_0:C,11765
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_333_i_1_0_wmux_0:D,9113
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_333_i_1_0_wmux_0:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_333_i_1_0_wmux_0:Y,9113
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_22:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_4:A,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_4:B,8534
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_4:C,5257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_4:D,4932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_4:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_4:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_4:Y,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m1:A,8354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m1:B,8341
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m1:Y,8341
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[13]:A,5079
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[13]:B,6454
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[13]:C,8253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[13]:D,7948
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[13]:Y,5079
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:CLK,688
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:Q,688
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_3_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_3_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_3_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_3_i:Y,5453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_o2_0_o5_0_o2[0]:A,8376
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_o2_0_o5_0_o2[0]:B,8488
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_o2_0_o5_0_o2[0]:Y,8376
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:B,996193
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[10]:S,996090
GPIO_OUT_obuf[4]/U0/U_IOPAD:D,
GPIO_OUT_obuf[4]/U0/U_IOPAD:E,
GPIO_OUT_obuf[4]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNICM1V6:A,4509
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNICM1V6:B,9686
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNICM1V6:C,2791
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNICM1V6:D,3279
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNICM1V6:Y,2791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:CLK,3147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:D,11470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:Q,3147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[32]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_4_i:A,4527
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_4_i:B,10647
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_4_i:Y,4527
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:CLK,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:EN,9471
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:Q,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_15_523_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_15_523_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_15_523_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_15_523_a2:Y,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[6]:A,11800
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[6]:B,11942
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[6]:Y,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:CLK,603
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:Q,603
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:CLK,3090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:D,11407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:Q,3090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[10]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa_i_o2_i_o2_RNO:A,3897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa_i_o2_i_o2_RNO:B,5026
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa_i_o2_i_o2_RNO:Y,3897
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:A,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[0]:Y,10726
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:D,11407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[9]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:D,10444
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_90:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[29]:A,10805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[29]:B,10815
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[29]:C,6816
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[29]:D,8018
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[29]:Y,6816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_2_679_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_2_679_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_2_679_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_2_679_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:CLK,2928
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:D,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:Q,2928
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:CLK,8404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:Q,8404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q2:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_253:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_3_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_3_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_3_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_3_i:Y,5453
GPIO_OUT_obuf[8]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[8]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:A,10349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:B,3208
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_7:FCO,3081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:CLK,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:D,9077
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:Q,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:CLK,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:Q,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m11_0:A,3350
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m11_0:B,3417
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m11_0:Y,3350
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega3_2:A,2674
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega3_2:B,2606
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega3_2:Y,2606
SF2_MSS_sys_sb_0/OR3_0/U0:A,3139
SF2_MSS_sys_sb_0/OR3_0/U0:B,3048
SF2_MSS_sys_sb_0/OR3_0/U0:C,2788
SF2_MSS_sys_sb_0/OR3_0/U0:Y,2788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_5:C,13103
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_5:IPC,13103
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_213:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:CLK,9289
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:D,5383
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:Q,9289
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_6_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_6_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_6_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_6_i:Y,5453
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_36:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIK7B03:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIK7B03:B,10491
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIK7B03:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIK7B03:D,11610
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIK7B03:Y,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_0_sqmuxa:A,11365
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_0_sqmuxa:B,11274
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_0_sqmuxa:C,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_0_sqmuxa:Y,8990
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_26:C,13022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_26:IPC,13022
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_21:EN,11642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_21:IPENn,11642
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_1:A,7940
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_1:B,7283
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_1:C,8063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10_1:Y,7283
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:CLK,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:D,10554
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:Q,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_5_0[0]:A,7157
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_5_0[0]:B,7066
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_5_0[0]:C,4702
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_5_0[0]:D,3401
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_5_0[0]:Y,3401
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[18]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[18]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[18]:C,8445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[18]:Y,7278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:B,8108
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:C,7003
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[2]:Y,7003
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_3:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_3:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:A,3022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:B,995955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:C,995865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:D,2627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_45:FCO,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:CLK,2582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:D,11410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:Q,2582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[19]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_i:A,3840
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_i:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_i:C,3921
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_i:Y,3840
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_1:A,9515
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_1:B,9459
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_1:C,9355
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_1:D,9241
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_1:Y,9241
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_10:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI3KNN[0]:A,10371
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI3KNN[0]:B,11593
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI3KNN[0]:C,10314
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI3KNN[0]:D,10009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI3KNN[0]:FCI,9987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI3KNN[0]:FCO,9987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI3KNN[0]:S,10071
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_GPIN_GPIN_reg_31[5]:A,8358
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_GPIN_GPIN_reg_31[5]:B,8314
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_GPIN_GPIN_reg_31[5]:Y,8314
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_28:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[19]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[19]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[19]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[19]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[19]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[11]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[7]:CLK,1532
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[7]:D,5690
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[7]:Q,1532
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_GPIN_GPIN_reg_33[6]:A,8440
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_GPIN_GPIN_reg_33[6]:B,8380
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_GPIN_GPIN_reg_33[6]:Y,8380
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_neg_55_iv_i[4]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_neg_55_iv_i[4]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_neg_55_iv_i[4]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_neg_55_iv_i[4]:D,10106
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_neg_55_iv_i[4]:Y,10106
GPIO_IN_ibuf[1]/U0/U_IOINFF:A,
GPIO_IN_ibuf[1]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:CLK,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:D,9399
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:Q,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:CLK,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:D,10779
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:Q,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1GOD1[2]:A,8576
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1GOD1[2]:B,5968
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1GOD1[2]:C,8439
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1GOD1[2]:Y,5968
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_26:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:CLK,2970
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:Q,2970
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[1]:A,8499
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[1]:B,8400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[1]:C,6036
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_2[1]:Y,6036
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:CLK,3293
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:Q,3293
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[12]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_239:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:CLK,10785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:D,11638
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:EN,11717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:Q,10785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI5DHT4[3]:A,7129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI5DHT4[3]:B,6024
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI5DHT4[3]:C,3846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI5DHT4[3]:Y,3846
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[7]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[7]:B,10102
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[7]:C,7683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[7]:D,6790
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[7]:Y,6790
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:C,11716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:D,8334
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n2:Y,8334
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:CLK,10573
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:D,5630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:Q,10573
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4:CLK,5828
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4:EN,6978
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4:Q,5828
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4:SLn,
MONITOR_MISO_obuf/U0/U_IOPAD:D,
MONITOR_MISO_obuf/U0/U_IOPAD:E,
MONITOR_MISO_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[0]:A,11806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[0]:B,7260
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[0]:C,5902
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[0]:D,5896
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[0]:Y,5896
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:CLK,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:Q,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[27]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_223:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_32:C,12965
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_32:IPC,12965
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i[1]:A,715
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i[1]:B,696
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i[1]:C,505
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i[1]:D,486
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i[1]:Y,486
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[4],5317
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[5],5207
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[6],4810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[7],4891
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[8],4877
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[0],8558
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[10],5163
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[11],4857
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[12],6191
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[13],5934
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[14],6242
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[15],5985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[1],8418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[2],8445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[3],4935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[4],6269
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[5],5994
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[6],6319
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[7],6011
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[8],5159
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[9],4810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[4],12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[5],13007
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[6],12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[7],12965
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[8],12993
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[0],11541
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[10],11542
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[11],11509
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[12],11609
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[13],11410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[14],11616
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[15],11497
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[1],11428
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[2],11462
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[3],11553
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[4],11493
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[5],11418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[6],11337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[7],11324
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[8],11511
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[9],11465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WEN,6029
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:D,10532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:CLK,10944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:Q,10944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[18]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:CLK,9488
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:EN,10523
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:Q,9488
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:A,10275
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:B,3140
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_3:FCO,3081
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_12:A,8454
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_12:B,6842
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_12:C,6766
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_12:Y,6766
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_3:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[6]:A,5291
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[6]:B,6516
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[6]:C,5253
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[6]:D,4959
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[6]:Y,4959
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:CLK,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:Q,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[11]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:CLK,2856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:Q,2856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:D,11492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[36]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:CLK,9485
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:D,7364
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:EN,8203
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:Q,9485
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_3[4]:A,9438
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_3[4]:B,7069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_3[4]:C,4422
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_3[4]:D,3400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_3[4]:Y,3400
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:B,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:C,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:D,10444
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[3]:Y,10444
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:A,3059
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:B,995938
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_12:FCO,2837
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:CLK,4993
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:Q,4993
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[15]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[10]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[10]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[10]:CLK,-389
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[10]:D,10188
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[10]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[10]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[10]:Q,-389
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[10]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[10]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[7]:A,9682
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[7]:B,8041
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[7]:C,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[7]:D,9691
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[7]:Y,8041
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:CLK,2945
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:D,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:Q,2945
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[8]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:A,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:B,995921
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:C,995831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:D,2593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_15:FCO,2559
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:CLK,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:D,11760
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:Q,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_4_0[7]:A,8332
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_4_0[7]:B,6081
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_4_0[7]:C,6289
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_4_0[7]:D,3182
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_4_0[7]:Y,3182
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0:An,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0:ENn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0:YWn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:A,1866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:B,2962
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_9:FCO,1695
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_101:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[6]:A,5291
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[6]:B,5626
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[6]:C,7447
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[6]:D,7142
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[6]:Y,5291
SPI_0_SS1_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS1_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_u_2[3]:A,-586
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_u_2[3]:B,-662
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_u_2[3]:C,-722
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_u_2[3]:Y,-722
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[3]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[3]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[3]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2:A,10183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2:B,10282
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2:C,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2:D,8116
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2:Y,7034
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[3]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[3]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[3]:C,11585
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[3]:D,11513
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[3]:Y,11513
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[6]:Y,5782
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:Q,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[31]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[2]:A,10475
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[2]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[2]:C,5681
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[2]:D,9943
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[2]:Y,5681
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_0_o2[0]:A,7013
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_0_o2[0]:B,5822
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_0_o2[0]:C,6905
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_0_o2[0]:Y,5822
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[8]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[8]:CLK,-709
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[8]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[8]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[8]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[8]:Q,-709
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[8]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_0[0]:A,-319
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_0[0]:B,-441
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_0[0]:C,-440
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_0[0]:D,-582
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_0[0]:Y,-582
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_29:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[29]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[29]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[29]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[29]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[29]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[5]:B,5926
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[5]:Y,5926
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAC6F3_0[3]:A,10575
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAC6F3_0[3]:B,10413
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAC6F3_0[3]:C,9132
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAC6F3_0[3]:D,9009
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAC6F3_0[3]:Y,9009
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:CLK,717
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:D,10147
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:Q,717
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:CLK,9268
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:EN,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:Q,9268
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_0_0_1:A,9140
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_0_0_1:B,3840
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_0_0_1:C,10593
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_0_0_1:D,6695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_0_0_1:Y,3840
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:A,3110
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:B,995989
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15:FCO,2837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[27]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_13:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[6]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[6]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[6]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[2]:A,4462
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[2]:B,6276
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[2]:C,6130
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[2]:Y,4462
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_o2_0_RNICDSA2:A,8263
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_o2_0_RNICDSA2:B,8186
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_o2_0_RNICDSA2:C,8254
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_o2_0_RNICDSA2:Y,8186
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:CLK,7227
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:D,9686
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:Q,7227
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[1]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_8_0_a2_0[0]:A,3496
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_8_0_a2_0[0]:B,3461
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_8_0_a2_0[0]:Y,3461
SPISDI0_ibuf/U0/U_IOINFF:A,
SPISDI0_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:A,11898
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:B,10624
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:C,11765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:D,11567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[1]:Y,10624
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:SLn,
SPISCLK1_obuf/U0/U_IOPAD:D,
SPISCLK1_obuf/U0/U_IOPAD:E,
SPISCLK1_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:CLK,2801
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:D,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:Q,2801
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:CLK,4225
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:D,11513
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:Q,4225
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[8]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[8]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[8]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[8]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[8]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_sn_m16:A,3103
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_sn_m16:B,4725
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_sn_m16:Y,3103
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_0_a2:A,5796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_0_a2:B,5753
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_0_a2:C,5649
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_0_a2:D,5531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_0_a2:Y,5531
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:CLK,8271
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:D,9568
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:EN,9340
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:Q,8271
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:A,10661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:B,8452
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:C,11765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:D,11567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[0]:Y,8452
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_235:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[22]:A,10658
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[22]:B,10763
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[22]:C,6677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[22]:D,7844
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_0[22]:Y,6677
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:CLK,8400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:D,11400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:EN,6997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:Q,8400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:CLK,9197
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:D,8948
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:Q,9197
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[5]:CLK,-180
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[5]:D,10023
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[5]:EN,4527
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[5]:Q,-180
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel:A,9509
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel:B,7036
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel:C,9871
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel:D,9615
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg2Seq_un13_psel:Y,7036
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:CLK,3090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:D,11407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:Q,3090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[42]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_156:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_GPIN_GPIN_reg_29[4]:A,8443
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_GPIN_GPIN_reg_29[4]:B,8383
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_GPIN_GPIN_reg_29[4]:Y,8383
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:CLK,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:D,11714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:Q,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_4_a2_4:A,7214
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_4_a2_4:B,7158
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_4_a2_4:C,7070
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_4_a2_4:D,6960
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_4_a2_4:Y,6960
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_5[7]:A,4527
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_5[7]:B,6032
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_5[7]:C,3471
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_5[7]:D,3319
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_5[7]:Y,3319
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_116:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:A,3073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:B,996006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:C,995916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:D,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21:FCO,2559
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[4]:A,5353
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[4]:B,4976
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[4]:C,6614
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[4]:D,6519
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[4]:Y,4976
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_10:A,8574
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_10:B,6973
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_10:C,6897
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_10:Y,6897
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_234:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_0_o2_0[0]:A,7227
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_0_o2_0[0]:B,7137
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_0_o2_0[0]:Y,7137
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIIIM67[3]:A,8280
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIIIM67[3]:B,7867
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIIIM67[3]:C,3505
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIIIM67[3]:Y,3505
GPIO_OUT_obuf[5]/U0/U_IOENFF:A,
GPIO_OUT_obuf[5]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:CLK,2911
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:D,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:Q,2911
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:B,7952
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:C,8129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:IPB,7952
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:IPC,8129
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:A,6760
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:B,11785
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:C,5486
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:D,6474
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[23]:Y,5486
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:B,996022
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[1]:S,996349
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:CLK,1714
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:Q,1714
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:C,10646
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:D,10135
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_pos_31_iv_i[2]:Y,10135
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1[1]:A,6215
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1[1]:B,6036
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1[1]:C,4554
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1[1]:D,3468
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1[1]:Y,3468
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:D,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:A,9527
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:B,8106
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:C,9380
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:D,9262
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2[3]:Y,8106
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa_0_a5_0_a2:A,6070
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa_0_a5_0_a2:B,10521
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa_0_a5_0_a2:C,7922
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit_1_sqmuxa_0_a5_0_a2:Y,6070
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_155:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:CLK,9321
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:D,11492
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:EN,7080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:Q,9321
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:CLK,3174
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:Q,3174
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:A,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:B,3114
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:C,3024
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:D,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_1:FCO,2778
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2_0[20]:A,5759
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2_0[20]:B,5707
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2_0[20]:Y,5707
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:CLK,9440
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:D,10484
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:Q,9440
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1_i_0_o2_1:A,4920
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1_i_0_o2_1:B,7251
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1_i_0_o2_1:Y,4920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:D,11470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[15]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_139:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_fifo_write:A,9445
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_fifo_write:B,10686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_fifo_write:Y,9445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:D,9588
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[20]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_115:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:CLK,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:Q,2989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[3]:B,5926
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[3]:C,11734
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[3]:Y,5926
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3[1]:A,8239
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3[1]:B,6260
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3[1]:C,5818
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3[1]:D,4900
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3[1]:Y,4900
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel:A,4528
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel:B,4978
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel:C,4073
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel:D,3417
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel:Y,3417
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_2:A,7400
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_2:B,7260
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_2:C,8373
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_2:D,8185
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_2:Y,7260
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:D,9585
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:CLK,8681
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:D,11400
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:EN,8073
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:Q,8681
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:CLK,2582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:D,11410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:Q,2582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_7:A,5926
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_7:B,7301
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_7:Y,5926
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[4]:A,9738
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[4]:B,8479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[4]:C,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[4]:D,11621
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[4]:Y,8479
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[5]:A,4907
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[5]:B,4803
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[5]:C,4893
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[5]:D,5585
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[5]:Y,4803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:CLK,4354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:D,10280
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:Q,4354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:A,-819
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPA,-819
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_126:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un78_pwm_enable_reg:A,3487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un78_pwm_enable_reg:B,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un78_pwm_enable_reg:Y,1695
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:D,9595
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_27:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a2_0_a5_0_a2_2:A,9700
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a2_0_a5_0_a2_2:B,8543
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a2_0_a5_0_a2_2:C,9560
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a2_0_a5_0_a2_2:Y,8543
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a3_0:A,8989
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a3_0:B,8985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a3_0:C,3407
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a3_0:D,4472
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a3_0:Y,3407
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_285:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[8]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[8]:CLK,-477
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[8]:D,10090
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[8]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[8]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[8]:Q,-477
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[8]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[8]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m26:A,9363
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m26:B,9301
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m26:C,7910
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m26:Y,7910
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_1_0:A,4046
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_1_0:B,4126
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_1_0:C,3583
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_1_0:D,3417
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un27_psel_1_0:Y,3417
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:A,10597
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:B,10650
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:C,9546
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:D,9314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_107_mux_i:Y,9314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:A,10490
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:B,9488
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:C,8243
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[1]:Y,8243
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[7]:CLK,1730
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[7]:D,5926
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[7]:Q,1730
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_156:A,11922
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_156:B,11711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_156:C,10534
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_156:D,10374
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_156:Y,10374
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[3]:A,5447
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[3]:B,4971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[3]:C,7217
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[3]:D,6912
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[3]:Y,4971
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_130:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:A,11922
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:B,6960
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:C,6572
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[15]:Y,5366
GPIO_OUT_obuf[1]/U0/U_IOPAD:D,
GPIO_OUT_obuf[1]/U0/U_IOPAD:E,
GPIO_OUT_obuf[1]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:B,10658
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:C,9351
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:D,9176
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[1]:Y,9176
SPISCLK0_obuf/U0/U_IOENFF:A,
SPISCLK0_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_o2_0_o5_0_a2[0]:A,8668
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_o2_0_o5_0_a2[0]:B,8597
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_o2_0_o5_0_a2[0]:C,8509
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_o2_0_o5_0_a2[0]:D,8376
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_o2_0_o5_0_a2[0]:Y,8376
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:CLK,9213
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:D,8243
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:Q,9213
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:CLK,8317
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:D,11379
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:EN,8073
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:Q,8317
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:CLK,9408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:D,9521
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:Q,9408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_first:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_284:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[3]:SLn,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0:An,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0:YWn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:CLK,10601
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:D,8376
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:Q,10601
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:CLK,10507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:D,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:EN,11717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:Q,10507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:A,2788
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPA,2788
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_125:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_un361_fixed_config:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_un361_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_un361_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_un229_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_un229_fixed_config:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_un229_fixed_config:Y,10654
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:DEVRST_N,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:FF_TO_START,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:POWER_ON_RESET_N,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TCK,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TDI,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TMS,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:TRSTB,
SF2_MSS_sys_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:UTDO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_3:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_3:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:CLK,3073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:D,11470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:Q,3073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[48]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0:A,3098
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0:B,3544
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_0:Y,3098
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un25_fixed_config:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un25_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un25_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m46:A,9384
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m46:B,7230
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m46:C,9504
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m46:D,9393
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m46:Y,7230
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[0]:EN,6711
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:CLK,2644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:D,11462
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:Q,2644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[43]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2_1[2]:A,9457
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2_1[2]:B,9354
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2_1[2]:C,7764
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2_1[2]:Y,7764
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:B,11685
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:C,11804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:D,11701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt_62:Y,11685
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_un397_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_un397_fixed_config:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_un397_fixed_config:Y,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[11]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[11]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[11]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[11]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[11]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[11]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[11]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[11]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[11]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_31:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:CLK,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:D,11399
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:EN,7036
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:Q,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[0]:A,10622
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[0]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[0]:C,5681
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[0]:D,9989
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[0]:Y,5681
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_0:A,8621
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_0:B,8169
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_0:C,8585
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_0_0:Y,8169
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:B,11631
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:C,8720
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:D,11274
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI1APE5[7]:S,8686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:CLK,9435
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:EN,10523
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:Q,9435
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:CLK,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:Q,3025
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[30]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[30]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[30]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[30]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[30]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a5_0_a2_2:A,10869
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a5_0_a2_2:B,10819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a5_0_a2_2:C,10722
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a5_0_a2_2:D,10604
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a5_0_a2_2:Y,10604
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[7]:A,5085
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[7]:B,4891
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[7]:C,2715
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[7]:D,3182
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[7]:Y,2715
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[16]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[16]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[16]:C,8409
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[16]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_GPOUT_GPIO_OUT_i_15[7]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_GPOUT_GPIO_OUT_i_15[7]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_GPOUT_GPIO_OUT_i_15[7]:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:CLK,7836
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:D,11685
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:Q,7836
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAInt:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_189:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_2:C,13122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_2:IPC,13122
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:C,11337
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_18:IPC,11337
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_o2_2[2]:A,7203
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_o2_2[2]:B,9451
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_o2_2[2]:Y,7203
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:A,11875
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:B,8274
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:C,11747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:D,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[2]:Y,8274
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:CLK,10748
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:Q,10748
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q2:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31_0:A,8368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31_0:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31_0:C,9393
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31_0:D,9261
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31_0:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[15]:A,6330
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[15]:B,7373
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[15]:C,9591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[15]:D,9286
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[15]:Y,6330
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:CLK,8998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:D,8635
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:Q,8998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[4]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[4]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[4]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[4]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[4]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_3[8]:A,771
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_3[8]:B,680
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_3[8]:C,596
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_3[8]:D,-709
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_3[8]:Y,-709
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:CLK,6834
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:D,7373
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:Q,6834
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_30:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_4:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_RNIG9UT:A,4500
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_RNIG9UT:B,3424
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_RNIG9UT:C,7650
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_RNIG9UT:D,4068
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_RNIG9UT:Y,3424
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[15]:A,6465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[15]:B,6803
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[15]:C,8621
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[15]:D,8316
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[15]:Y,6465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_3[6]:A,956
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_3[6]:B,865
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_3[6]:C,781
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_3[6]:D,-524
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_3[6]:Y,-524
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPOUT_GPIO_OUT_i_5[2]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPOUT_GPIO_OUT_i_5[2]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPOUT_GPIO_OUT_i_5[2]:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[31]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[31]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[31]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[31]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[31]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_RNO_0:A,9342
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_RNO_0:B,9367
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_RNO_0:C,3602
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_RNO_0:D,5531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_RNO_0:Y,3602
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:CLK,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:D,8652
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:Q,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[9]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:A,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:B,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:C,3058
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:D,2812
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_15:FCO,2778
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[17]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/g1:A,6127
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/g1:B,6843
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/g1:C,5216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/g1:D,5194
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/g1:Y,5194
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1:An,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL0_INST/U0_RGB1:YL,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:A,8414
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:B,8280
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:C,8167
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:FCI,8132
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:FCO,8132
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNINDJ83[2]:S,9154
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:CLK,7214
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:D,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:EN,5961
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:Q,7214
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0_RNO:A,6029
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0_RNO:B,11627
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0_RNO:Y,6029
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[6]:B,5690
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[6]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[6]:Y,5690
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:CLK,2996
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:D,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:Q,2996
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[11]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[21]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:CLK,3487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:EN,6111
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:Q,3487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:CLK,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:Q,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[8]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0_2[3]:A,8442
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0_2[3]:B,7203
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0_2[3]:C,9404
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0_2[3]:D,9302
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0_2[3]:Y,7203
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:CLK,2610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:D,11221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:EN,7087
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:Q,2610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_2[6]:A,-388
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_2[6]:B,-464
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_2[6]:C,-524
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_2[6]:Y,-524
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte_RNI6LNO2[0]:A,9526
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte_RNI6LNO2[0]:B,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte_RNI6LNO2[0]:C,9435
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte_RNI6LNO2[0]:D,9309
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte_RNI6LNO2[0]:Y,8139
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_180:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_sn_m5:A,4513
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_sn_m5:B,4185
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_sn_m5:C,4026
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_sn_m5:D,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_sn_m5:Y,3517
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_230:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa:A,9954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa:B,9746
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa:C,7993
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa:D,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa:Y,6942
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2_RNIENLL:A,3921
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2_RNIENLL:B,9533
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2_RNIENLL:Y,3921
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[23]:A,7930
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[23]:B,10365
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[23]:C,6474
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[23]:D,6556
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[23]:Y,6474
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_236:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_1:A,3511
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_1:B,3461
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa_1:Y,3461
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:D,11299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:CLK,8417
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:D,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:Q,8417
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:CLK,8160
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:D,5681
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:Q,8160
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[1]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[1]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[1]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[1]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[1]:Y,7278
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_232:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:C,13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:IPC,13069
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:CLK,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:Q,3059
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[12]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_26:C,13007
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_26:IPC,13007
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:CLK,3128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:D,11366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:Q,3128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[30]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[6]:A,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[6]:B,7964
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[6]:C,7364
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[6]:Y,7364
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[5]:A,4893
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[5]:B,5938
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[5]:C,8154
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[5]:D,7849
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[5]:Y,4893
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:CLK,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:D,11201
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:EN,7036
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:Q,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:D,11366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[13]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_CO0:A,10444
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_CO0:B,10507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_CO0:Y,10444
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_196:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[1]:A,11875
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[1]:B,8274
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[1]:C,11739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[1]:Y,8274
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[0]:A,7912
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[0]:B,7417
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[0]:Y,7417
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_141:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[16]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNIRLVE[1]:A,10552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNIRLVE[1]:B,4457
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNIRLVE[1]:C,10391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNIRLVE[1]:D,10324
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNIRLVE[1]:Y,4457
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:CLK,10846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:D,9323
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:Q,10846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_29:C,12979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_29:IPC,12979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:D,9568
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:CLK,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:Q,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[30]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i_a4_0[9]:A,745
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i_a4_0[9]:B,639
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i_a4_0[9]:C,570
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i_a4_0[9]:D,437
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i_a4_0[9]:Y,437
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:CLK,8074
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:D,7203
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:Q,8074
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[1]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[1]:B,9399
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[1]:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[1]:Y,9399
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:CLK,5896
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:D,3514
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:Q,5896
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/full_out:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:CLK,5780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:Q,5780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:C,13069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:IPC,13069
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_261:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_27:C,4141
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_27:IPC,4141
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:C,13064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:IPC,13064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:CLK,1733
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:Q,1733
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9]:A,996253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9]:B,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[9]:Y,2866
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_8_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_8_i:B,10655
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_8_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_8_i:Y,5453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:D,9579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[15]:A,6806
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[15]:B,6330
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[15]:C,8570
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[15]:D,8265
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[15]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[15]:Y,6330
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:C,10646
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:D,10149
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_pos_19_iv_i[1]:Y,10149
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_195:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_0:C,4215
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_0:IPC,4215
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:D,9585
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[22]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:A,3049
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:B,996028
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:C,995938
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:D,2654
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:FCI,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_33:FCO,2569
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_6:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_6:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un1_fsmmod_i_o5_i_o2:A,5925
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un1_fsmmod_i_o5_i_o2:B,5873
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un1_fsmmod_i_o5_i_o2:Y,5873
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:CLK,2620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:D,11221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:Q,2620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[39]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn:A,10003
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn:B,10251
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn:C,8150
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn:D,8169
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn:Y,8150
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_2:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[6]:CLK,9581
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[6]:D,11221
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[6]:EN,7209
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[6]:Q,9581
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1:A,9837
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1:B,10282
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1:C,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1:D,7893
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1:Y,7034
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_162:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte_RNI6Q9I1[2]:A,8476
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte_RNI6Q9I1[2]:B,8421
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte_RNI6Q9I1[2]:C,8276
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte_RNI6Q9I1[2]:D,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte_RNI6Q9I1[2]:Y,8139
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_21:EN,6029
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_21:IPENn,6029
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_280:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a4_2[2]:A,1067
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a4_2[2]:B,1003
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a4_2[2]:C,938
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a4_2[2]:D,813
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a4_2[2]:Y,813
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_333_i_1_0_wmux:A,9610
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_333_i_1_0_wmux:B,9605
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_333_i_1_0_wmux:C,10706
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_333_i_1_0_wmux:D,10408
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_333_i_1_0_wmux:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_333_i_1_0_wmux:FCO,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_333_i_1_0_wmux:Y,9605
GPIO_IN_ibuf[5]/U0/U_IOINFF:A,
GPIO_IN_ibuf[5]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_70:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_286:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0:A,9551
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0:B,8442
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0:C,7098
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0:D,5896
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_0:Y,5896
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11]:A,996215
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11]:B,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[11]:Y,2866
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5:CLK,5884
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5:EN,6803
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5:Q,5884
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_5:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:B,11650
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:C,8737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:D,11293
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIDUE46[8]:S,8669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a2_0[2]:A,10605
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a2_0[2]:B,10563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a2_0[2]:C,9319
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a2_0[2]:D,10340
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a2_0[2]:Y,9319
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:CLK,3047
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:D,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:Q,3047
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[14]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[11]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[11]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[11]:C,8456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[11]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:CLK,8296
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:D,8479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:EN,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:Q,8296
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:CLK,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:Q,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[15]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a2_0_a5_0_a2_1:A,10710
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a2_0_a5_0_a2_1:B,10675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a2_0_a5_0_a2_1:Y,10675
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:B,11673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:C,10630
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:D,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_98:Y,7608
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_3_0[7]:A,4882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_3_0[7]:B,5564
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_3_0[7]:C,3966
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_3_0[7]:D,3543
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_3_0[7]:Y,3543
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_282:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_a2_0[2]:A,9599
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_a2_0[2]:B,10552
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_a2_0[2]:C,7246
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_a2_0[2]:D,8370
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_a2_0[2]:Y,7246
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:CLK,3039
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:D,11430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:EN,7087
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:Q,3039
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[12]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:CLK,4437
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:D,7764
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:Q,4437
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:CLK,6996
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:D,5880
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:Q,6996
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNO:A,10589
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNO:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNO:Y,10589
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/stxp_lastframe_2_sqmuxa_i:A,11833
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/stxp_lastframe_2_sqmuxa_i:B,11642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/stxp_lastframe_2_sqmuxa_i:C,11703
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/stxp_lastframe_2_sqmuxa_i:Y,11642
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_1_0[4]:A,3271
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_1_0[4]:B,3223
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_1_0[4]:Y,3223
GPIO_OUT_obuf[2]/U0/U_IOENFF:A,
GPIO_OUT_obuf[2]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_43:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[5]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[5]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[5]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[5]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[5]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[10]:A,4899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[10]:B,5944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[10]:C,8160
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[10]:D,7855
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[10]:Y,4899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10[15]:A,7863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10[15]:B,6465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10[15]:C,6330
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10[15]:Y,6330
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0:A,6788
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0:B,7847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0:C,4216
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0:D,6253
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0:Y,4216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[1]:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[1]:B,11808
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[1]:C,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[1]:Y,11731
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:EN,7087
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[13]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[13]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[13]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[13]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[13]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_both_67_iv_i[5]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_both_67_iv_i[5]:B,11816
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_both_67_iv_i[5]:C,10638
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_both_67_iv_i[5]:D,10023
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_both_67_iv_i[5]:Y,10023
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:D,9610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[30]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_138:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_6_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_6_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_6_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_6_i:Y,5453
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_97:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:CLK,9383
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:D,8637
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:EN,8203
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:Q,9383
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:A,3056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:B,995989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:C,995899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:D,2661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_39:FCO,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:D,11379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_u_3[3]:A,758
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_u_3[3]:B,667
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_u_3[3]:C,583
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_u_3[3]:D,-722
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_u_3[3]:Y,-722
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[5]:A,10298
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[5]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[5]:C,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[5]:D,3602
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[5]:Y,3596
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_1_0[10]:A,8531
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_1_0[10]:B,8475
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_1_0[10]:C,3841
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_1_0[10]:D,3381
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_1_0[10]:Y,3381
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNIBN4R7[7]:A,3969
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNIBN4R7[7]:B,2715
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNIBN4R7[7]:C,4423
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNIBN4R7[7]:D,4781
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNIBN4R7[7]:Y,2715
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIS6DM1[4]:A,4717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIS6DM1[4]:B,8272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIS6DM1[4]:Y,4717
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:B,996155
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[8]:S,996128
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[28]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[28]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[28]:C,8462
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[28]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[6]:CLK,-485
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[6]:D,5926
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[6]:Q,-485
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2:A,8340
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2:B,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2:C,9451
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2:D,9325
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2:Y,7162
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_80:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:CLK,7559
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:D,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:EN,5961
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:Q,7559
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[6]:CLK,-573
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[6]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[6]:Q,-573
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[6]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[3]:A,5075
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[3]:B,4881
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[3]:C,2705
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[3]:D,3223
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[3]:Y,2705
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIEKP82[3]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIEKP82[3]:B,8909
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIEKP82[3]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIEKP82[3]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIEKP82[3]:FCI,8871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIEKP82[3]:FCO,8871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIEKP82[3]:S,8947
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[4]:A,9577
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[4]:B,9042
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[4]:C,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[4]:Y,9042
SPI_0_SS3_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS3_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:CLK,9554
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:D,8637
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:EN,8203
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:Q,9554
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a5_0_a2:A,5678
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a5_0_a2:B,5621
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a5_0_a2:C,5510
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a5_0_a2:D,5359
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un30_fsmsta_0_a3_0_a5_0_a2:Y,5359
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_9:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:CLK,8475
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:D,11410
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:EN,7525
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:Q,8475
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:CLK,9444
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:EN,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:Q,9444
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_9:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:A,8227
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:B,7525
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:C,8503
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_3:Y,7525
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:CLK,2979
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:D,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:Q,2979
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u_1_0:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u_1_0:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u_1_0:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u_1_0:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_6:IPENn,
SPI_0_SS0_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS0_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:B,8921
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:IPB,8921
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_2_RNI6BTR[3]:A,-632
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_2_RNI6BTR[3]:B,-692
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_2_RNI6BTR[3]:C,502
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_2_RNI6BTR[3]:Y,-692
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:A,3128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:B,996026
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:C,995977
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:D,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_39:FCO,2563
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_a2_3:A,3846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_a2_3:B,3790
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_a2_3:C,3755
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_a2_3:D,3592
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0_a2_3:Y,3592
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[9]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:C,11745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:IPC,11745
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:CLK,13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:Q,13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:A,11802
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:B,11719
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:C,8341
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:D,9226
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_RNO:Y,8341
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_COMB_PROC_un13_sclscl:A,9767
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_COMB_PROC_un13_sclscl:B,9747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_COMB_PROC_un13_sclscl:Y,9747
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:CLK,8443
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:D,5770
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:Q,8443
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe:A,8435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe:C,8296
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe:D,8170
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe:Y,7278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o2[1]:A,9366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o2[1]:B,9310
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o2[1]:Y,9310
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[0]:A,6862
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[0]:B,5774
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[0]:C,6799
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[0]:D,6640
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[0]:Y,5774
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:CLK,8139
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:D,3276
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:Q,8139
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:A,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:B,996007
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:C,995958
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:D,2658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_33:FCO,2563
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[11]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[11]:CLK,8512
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[11]:D,11430
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[11]:EN,7209
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[11]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[11]:Q,8512
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[11]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[11]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_6_0_0_0:A,10560
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_6_0_0_0:B,10604
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_6_0_0_0:C,4866
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_6_0_0_0:D,5772
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_6_0_0_0:Y,4866
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:D,11492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[23]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[23]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[23]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[23]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[23]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:C,11418
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_17:IPC,11418
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_48:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31:A,9329
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31:C,10421
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31:D,10190
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct_RNIUQN31:Y,8253
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:CLK,7295
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:D,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:EN,5961
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:Q,7295
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:CLK,7066
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:D,11399
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:EN,6997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:Q,7066
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[30]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:A,3258
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:B,3199
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:C,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:D,2863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_33:FCO,2778
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_188:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:D,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:A,8630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:B,8574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:C,8470
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:D,8356
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_0:Y,8356
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:C,13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:IPC,13069
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[0]:A,4105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[0]:B,5480
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[0]:C,7279
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[0]:D,6974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[0]:Y,4105
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_238:IPB,
GPIO_IN_ibuf[2]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[2]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:CLK,2639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:D,11384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:Q,2639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[25]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0:A,10397
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0:B,9213
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0:C,10299
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0:D,10230
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_0:Y,9213
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_39[1]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_39[1]:B,9282
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_39[1]:C,10259
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_39[1]:D,5383
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_INTR_reg_39[1]:Y,5383
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:C,10554
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[2]:Y,10554
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:CLK,3071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:D,11201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:Q,3071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[40]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i:A,7142
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i:B,10429
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i:C,7017
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i:D,6986
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_i:Y,6986
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_10:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[10]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[10]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[10]:C,8458
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[10]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO:A,10876
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO:B,10785
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO:C,10716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO:D,10581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO:Y,10581
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI1D4R7[2]:A,4037
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI1D4R7[2]:B,2791
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI1D4R7[2]:C,4499
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI1D4R7[2]:D,4857
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI1D4R7[2]:Y,2791
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_267:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_171:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:D,9606
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[27]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_4_a2:A,8444
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_4_a2:B,8388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_4_a2:C,8300
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_4_a2:D,6960
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un13_adrcompen_0_a2_4_a2:Y,6960
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:CLK,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:D,11201
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:EN,7036
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:Q,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:A,3073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:B,996006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:C,995916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:D,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21:FCO,2559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:CLK,8352
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:D,4959
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:Q,8352
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[10]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[10]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[10]:CLK,768
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[10]:D,10188
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[10]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[10]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[10]:Q,768
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[10]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[10]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:CLK,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:D,11299
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:EN,7036
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:Q,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:A,3147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:B,996045
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:C,995996
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:D,2696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21:FCO,2563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[3]:A,5362
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[3]:B,6407
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[3]:C,8639
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[3]:D,8326
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[3]:Y,5362
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_both_127_iv_i[10]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_both_127_iv_i[10]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_both_127_iv_i[10]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_both_127_iv_i[10]:D,10188
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_both_127_iv_i[10]:Y,10188
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_a2_0_0[3]:A,9720
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_a2_0_0[3]:B,10815
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_a2_0_0[3]:Y,9720
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_2[7]:A,4896
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_2[7]:B,4721
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_2[7]:C,3182
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_2[7]:D,3288
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_2[7]:Y,3182
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[3]:B,5926
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[3]:C,11734
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[3]:Y,5926
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIE7IP[0]:A,8227
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIE7IP[0]:B,6802
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIE7IP[0]:C,8009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIE7IP[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIE7IP[0]:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIE7IP[0]:FCO,6802
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIE7IP[0]:Y,7154
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_8_iv_i:A,11752
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_8_iv_i:B,8039
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_8_iv_i:C,10051
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_tmp_8_iv_i:Y,8039
SF2_MSS_sys_sb_0/CCC_0/GL2_INST/U0:An,
SF2_MSS_sys_sb_0/CCC_0/GL2_INST/U0:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL2_INST/U0:YWn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:CLK,13006
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:D,11410
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:EN,8150
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:Q,13006
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:C,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:IPC,13070
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[10]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[10]:CLK,8531
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[10]:D,11462
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[10]:EN,7209
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[10]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[10]:Q,8531
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[10]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_27:C,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_27:IPC,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:CLK,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:Q,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[24]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:A,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:B,995950
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:C,995901
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:D,2601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_15:FCO,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:D,11407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[9]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_u_0[10]:A,-268
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_u_0[10]:B,-390
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_u_0[10]:C,-389
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_u_0[10]:D,-531
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_u_0[10]:Y,-531
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_65:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m52_ns:A,10003
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m52_ns:B,11640
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m52_ns:C,7230
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m52_ns:D,9356
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m52_ns:Y,7230
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[3]:A,9738
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[3]:B,8479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[3]:C,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[3]:Y,8479
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_GPOUT_GPIO_OUT_i_13[6]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_GPOUT_GPIO_OUT_i_13[6]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_GPOUT_GPIO_OUT_i_13[6]:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:CLK,6163
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:D,5574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:Q,6163
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[29]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[6]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[6]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[6]:C,8435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[6]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m4_1:A,9321
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m4_1:B,6980
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m4_1:C,3313
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m4_1:D,3223
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m4_1:Y,3223
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:B,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:C,11585
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:D,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_97:Y,7608
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[3]:A,9492
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[3]:B,4881
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[3]:C,9563
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[3]:D,9444
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[3]:Y,4881
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_0:A,7608
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_0:B,7100
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_0:C,7415
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_0:Y,7100
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:A,1904
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:B,2996
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_11:FCO,1695
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_61:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m78:A,9513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m78:B,9543
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m78:C,10609
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m78:D,10499
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m78:Y,9513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:A,4648
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:B,3514
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:C,6552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:D,6142
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_write:Y,3514
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_8:A,8483
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_8:B,6893
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_8:C,6815
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_8:Y,6815
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOOUTFF:A,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:A,10237
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:B,3106
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_1:FCO,3081
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[6]:CLK,-277
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[6]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[6]:Q,-277
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:A,2791
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:B,3413
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPA,2791
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_4:IPB,3413
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:A,1698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:B,4469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:C,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:D,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[2]:Y,1698
SPI_0_SS4_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS4_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS4_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un40_pwm_enable_reg:A,3487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un40_pwm_enable_reg:B,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un40_pwm_enable_reg:Y,1695
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_9:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[11]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[11]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[11]:CLK,774
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[11]:D,10128
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[11]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[11]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[11]:Q,774
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[11]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[11]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:CLK,8247
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:D,11201
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:EN,7080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:Q,8247
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:CLK,786
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:Q,786
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:A,9397
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:B,9500
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:C,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:D,9353
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[4]:Y,9353
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2_1[1]:A,7908
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2_1[1]:B,9354
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2_1[1]:Y,7908
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:SLn,
RX_ibuf/U0/U_IOINFF:A,
RX_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a5_0_o2_0:A,7053
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a5_0_o2_0:B,6970
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a5_0_o2_0:Y,6970
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIOHEE:A,5926
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIOHEE:B,7285
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIOHEE:Y,5926
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:CLK,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:D,11582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:EN,7087
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:Q,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[15]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_temp_xhdl6_1:A,6938
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_temp_xhdl6_1:B,6889
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_temp_xhdl6_1:Y,6889
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_3:A,8270
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_3:B,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_3:C,10550
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_3:D,9250
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_3:Y,7162
ip_interface_inst:A,
ip_interface_inst:B,
ip_interface_inst:C,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[1]:A,10399
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[1]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[1]:C,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[1]:D,3602
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[1]:Y,3596
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:A,3071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:B,995969
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:C,995920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:D,2620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_27:FCO,2563
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:B,8292
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:C,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[3]:Y,8292
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[7]:CLK,9610
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[7]:D,5591
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[7]:Q,9610
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:CLK,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:D,10681
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:Q,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:CLK,3128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:D,11366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:Q,3128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[14]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[10]:A,5233
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[10]:B,6456
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[10]:C,5193
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[10]:D,4899
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[10]:Y,4899
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[3]:A,8258
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[3]:B,9312
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[3]:C,5756
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[3]:D,6436
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[3]:Y,5756
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[1]:A,10698
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[1]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[1]:Y,10698
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:D,11299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[22]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[1]:A,9577
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[1]:B,9042
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[1]:C,10710
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[1]:Y,9042
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:C,12982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:IPC,12982
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:CLK,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:D,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:Q,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[12]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[4]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[4]:CLK,868
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[4]:D,10106
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[4]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[4]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[4]:Q,868
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[4]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[6]:CLK,-388
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[6]:D,5926
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[6]:Q,-388
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:CLK,7676
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:D,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:Q,7676
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_strobe:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_14:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[0]:A,5184
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[0]:B,3964
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[0]:C,9586
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[0]:D,8385
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[0]:Y,3964
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[3]:CLK,-789
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[3]:D,5690
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[3]:Q,-789
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_a2:A,8238
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_a2:B,6893
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_a2:C,5756
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0_a2:Y,5756
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_2[7]:A,-499
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_2[7]:B,-548
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_2[7]:C,-660
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_2[7]:D,-789
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_2[7]:Y,-789
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:A,11852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:B,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:C,9386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:D,10254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[1]:Y,9386
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_2:A,8485
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_2:B,6873
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_2:C,6797
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_2:Y,6797
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:B,8208
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:FCI,7707
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:FCO,8885
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI0OC73[4]:S,7707
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_62:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:CLK,9393
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:D,10374
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:Q,9393
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_direct:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_17:A,7611
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_17:B,7506
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_17:C,4238
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_17:D,3932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_17:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_17:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_17:Y,3932
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[0]:A,9042
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[0]:B,8637
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[0]:C,9859
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[0]:D,9350
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[0]:Y,8637
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/N_66_i:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/N_66_i:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/N_66_i:C,9408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/N_66_i:D,11553
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/N_66_i:Y,9408
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_RNO:A,11937
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_RNO:B,8274
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_RNO:C,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_RNO:D,11708
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov_RNO:Y,8274
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_PWM_int_7_f0[1]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_PWM_int_7_f0[1]:B,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_PWM_int_7_f0[1]:C,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_PWM_int_7_f0[1]:D,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_PWM_int_7_f0[1]:Y,1695
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_31:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:CLK,10796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:D,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:Q,10796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_first_2_sqmuxa_0_RNO:A,10407
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_first_2_sqmuxa_0_RNO:B,9252
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_first_2_sqmuxa_0_RNO:C,9159
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_first_2_sqmuxa_0_RNO:Y,9159
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[9]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[9]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[9]:CLK,794
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[9]:D,10101
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[9]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[9]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[9]:Q,794
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[9]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[9]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable:A,3223
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable:B,5190
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un1_penable:Y,3223
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:CLK,6889
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:D,8176
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:Q,6889
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:CLK,4737
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:D,11400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:EN,6844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:Q,4737
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:B,996079
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[4]:S,996302
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:A,10297
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:B,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:C,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:D,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:FCI,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:FCO,9851
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1_RNI906A:Y,8601
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:CLK,992
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:D,10135
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:Q,992
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:D,9571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[21]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_26:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_26:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_a4[1]:A,10798
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_a4[1]:B,5009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_a4[1]:C,10614
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_a4[1]:D,10488
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_a4[1]:Y,5009
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_2[7]:A,9609
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_2[7]:B,10567
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_2[7]:C,7882
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_2[7]:D,8981
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_2[7]:Y,7882
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:CLK,2877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:D,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:Q,2877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[1]:A,11852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[1]:B,10552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[1]:C,9198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[1]:Y,9198
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_8:A,584
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_8:B,486
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_8:C,-682
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_8:D,-672
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_8:Y,-682
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:CLK,2875
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:Q,2875
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_0_a5_i_1[9]:A,7214
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_0_a5_i_1[9]:B,6812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_0_a5_i_1[9]:C,8154
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_0_a5_i_1[9]:Y,6812
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:D,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:EN,1698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_i_0_o2[9]:A,8163
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_i_0_o2[9]:B,7762
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_i_0_o2[9]:C,6935
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_i_0_o2[9]:D,6749
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_i_0_o2[9]:Y,6749
SPISDO0_obuf/U0/U_IOOUTFF:A,
SPISDO0_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[26]:A,10742
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[26]:B,8025
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[26]:C,6828
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[26]:D,5359
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[26]:Y,5359
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1_1:A,10789
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1_1:B,9661
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1_1:C,9499
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1_1:D,8364
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1_1:Y,8364
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:B,996212
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[11]:S,996071
TX_obuf/U0/U_IOPAD:D,
TX_obuf/U0/U_IOPAD:E,
TX_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_pos_91_iv_i[7]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_pos_91_iv_i[7]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_pos_91_iv_i[7]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_pos_91_iv_i[7]:D,9906
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_pos_91_iv_i[7]:Y,9906
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:D,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:EN,1698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_i_0_o2_0:A,5531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_i_0_o2_0:B,7958
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_i_0_o2_0:Y,5531
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[0],8208
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[1],8134
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[2],8108
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[3],8129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[4],7952
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[0],7952
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[0],13122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[1],13119
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[2],13136
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[3],13118
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[4],13002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[0],7261
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WEN,6029
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_21:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_0:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[16]:A,10787
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[16]:B,6947
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[16]:C,5874
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[16]:D,4216
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[16]:Y,4216
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_164:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_6:A,6023
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_6:B,4480
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_6:C,8306
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_6:D,6749
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_6:Y,4480
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:CLK,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:Q,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_firstrx:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:A,11852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:B,10467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:C,9386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[0]:Y,9386
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:CLK,7103
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:D,11399
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:EN,6844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:Q,7103
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_1[1]:A,9647
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_1[1]:B,9579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_1[1]:C,9557
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_1[1]:Y,9557
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_1:A,10807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_1:B,10640
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_1:C,10648
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_1:D,10507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_1:Y,10507
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNIT84R7[0]:A,3964
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNIT84R7[0]:B,2698
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNIT84R7[0]:C,4406
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNIT84R7[0]:D,4764
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNIT84R7[0]:Y,2698
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[7]:CLK,661
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[7]:D,9906
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[7]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[7]:Q,661
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[2]:A,5630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[2]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[2]:C,7747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[2]:Y,5630
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_74:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIG7P01:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIG7P01:B,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIG7P01:C,11708
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIG7P01:Y,11708
GPIO_IN_ibuf[8]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[8]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s0_0_a2:A,10632
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s0_0_a2:B,10582
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s0_0_a2:Y,10582
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:A,6011
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:C,4480
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:D,5376
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[9]:Y,4480
GPIO_OUT_obuf[6]/U0/U_IOPAD:D,
GPIO_OUT_obuf[6]/U0/U_IOPAD:E,
GPIO_OUT_obuf[6]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_32:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81:A,11922
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81:B,11673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81:C,11780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_81:Y,11673
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[26]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[26]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[26]:C,8458
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[26]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2_1[23]:A,6957
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2_1[23]:B,6556
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2_1[23]:C,6961
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2_1[23]:D,6729
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2_1[23]:Y,6556
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:B,996261
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[6]:S,996212
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72_ns:A,4929
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72_ns:B,3223
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72_ns:C,5565
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72_ns:D,4726
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72_ns:Y,3223
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:D,11299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[38]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:CLK,2962
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:D,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:Q,2962
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[9]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_35:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[2]:A,5330
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[2]:B,6709
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[2]:C,8512
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[2]:D,8207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[2]:Y,5330
GPIO_OUT_obuf[0]/U0/U_IOENFF:A,
GPIO_OUT_obuf[0]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_8:A,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_8:B,4935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_8:C,5994
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_8:D,10442
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_8:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_8:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_8:Y,3944
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:CLK,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:Q,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[33]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_a4_2[5]:A,-141
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_a4_2[5]:B,-174
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_a4_2[5]:C,-277
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_a4_2[5]:D,-387
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_a4_2[5]:Y,-387
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10:A,7283
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10:B,7083
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10:C,8724
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10:D,8495
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_temp_xhdl10:Y,7083
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_pos_139_iv_i[11]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_pos_139_iv_i[11]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_pos_139_iv_i[11]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_pos_139_iv_i[11]:D,10128
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_pos_139_iv_i[11]:Y,10128
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_7_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_7_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_7_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_7_i:Y,5453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_21:EN,11642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_21:IPENn,11642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:CLK,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:D,10507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:Q,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[0]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[0]:B,10705
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[0]:C,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[0]:D,11604
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[0]:Y,10705
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_GPIN_GPIN_reg_27[3]:A,8452
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_GPIN_GPIN_reg_27[3]:B,8392
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_GPIN_GPIN_reg_27[3]:Y,8392
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i[3]:A,9720
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i[3]:B,9543
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i[3]:C,6979
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i[3]:D,9331
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i[3]:Y,6979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_28:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[9]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[9]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[9]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[9]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[9]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[9]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[9]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[9]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[9]:SLn,
GPIO_OUT_obuf[2]/U0/U_IOPAD:D,
GPIO_OUT_obuf[2]/U0/U_IOPAD:E,
GPIO_OUT_obuf[2]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:A,3008
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:B,995887
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_9:FCO,2837
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_0_a5_i_o2[9]:A,5873
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_0_a5_i_o2[9]:B,5359
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_0_a5_i_o2[9]:C,6861
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_0_a5_i_o2[9]:D,6694
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_0_a5_i_o2[9]:Y,5359
SPISCLK1_obuf/U0/U_IOENFF:A,
SPISCLK1_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_3_1[5]:A,6086
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_3_1[5]:B,3429
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_3_1[5]:C,8213
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_3_1[5]:D,4706
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_3_1[5]:Y,3429
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2]:A,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2]:B,996288
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[2]:Y,2964
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0:A,10548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0:B,11615
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0:C,9433
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0:D,9297
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0:Y,9297
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[0]:A,7559
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[0]:B,5727
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[0]:C,7439
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[0]:Y,5727
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:A,2894
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:B,995785
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_3:FCO,2837
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[7]:A,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[7]:B,7964
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[7]:C,7364
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[7]:Y,7364
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[20]:A,5707
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[20]:B,7776
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[20]:Y,5707
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_84:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[6]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[6]:C,11773
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[6]:Y,5782
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[9]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[9]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[9]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[9]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[9]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[19]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[19]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[19]:C,8429
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[19]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:D,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync_i_0_0_a2:A,8370
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync_i_0_0_a2:B,9366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync_i_0_0_a2:Y,8370
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[5]:CLK,9515
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[5]:D,11299
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[5]:EN,7209
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[5]:Q,9515
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[5]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:ALn,12821
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:CLK,11758
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:D,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:EN,12856
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:Q,11758
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_state:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10[12]:A,7696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10[12]:B,6294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10[12]:C,6154
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10[12]:Y,6154
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNILN2O1[4]:A,9177
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNILN2O1[4]:B,9104
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNILN2O1[4]:C,9007
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNILN2O1[4]:D,8889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNILN2O1[4]:Y,8889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[7]:A,5028
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[7]:B,9490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[7]:C,4712
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[7]:D,4676
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2[7]:Y,4676
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21_FCINST1:CO,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21_FCINST1:FCI,2778
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIGQHI:A,8575
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIGQHI:B,9578
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIGQHI:Y,8575
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:A,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:B,3165
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:C,3075
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:D,2829
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_27:FCO,2778
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:A,1771
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:B,2877
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_4:FCO,1695
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2_1:A,8608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2_1:B,8538
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2_1:C,8450
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2_1:D,8340
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_109_2_1:Y,8340
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:A,3258
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:B,3199
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:C,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:D,2863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_33:FCO,2778
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNI9D5L:A,7411
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNI9D5L:B,7624
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNI9D5L:C,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNI9D5L:Y,5782
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_RNIA1KG:A,8841
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_RNIA1KG:B,8203
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_RNIA1KG:C,11435
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_RNIA1KG:D,10006
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0_RNIA1KG:Y,8203
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_4_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_4_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_4_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_4_i:Y,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_4_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_4_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_4_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_4_i:Y,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[3]:CLK,667
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[3]:D,10240
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[3]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[3]:Q,667
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_o2_1:A,7164
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_o2_1:B,7082
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_o2_1:C,7031
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_o2_1:Y,7031
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_13:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3_RNIKRUI:A,4839
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3_RNIKRUI:B,3976
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3_RNIKRUI:C,6980
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3_RNIKRUI:D,5109
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3_RNIKRUI:Y,3976
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_69:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_clear_parity_en_xhdl3_0_sqmuxa:A,9522
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_clear_parity_en_xhdl3_0_sqmuxa:B,9558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_clear_parity_en_xhdl3_0_sqmuxa:C,9476
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_clear_parity_en_xhdl3_0_sqmuxa:D,8022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_clear_parity_en_xhdl3_0_sqmuxa:Y,8022
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_22:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega9_2:A,7608
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega9_2:B,7669
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega9_2:Y,7608
SPISCLK1_obuf/U0/U_IOOUTFF:A,
SPISCLK1_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[14]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:CLK,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:D,9513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:Q,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_strobetx:SLn,
SPI_0_SS0_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS0_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS0_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_PWM_int_31_f0[3]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_PWM_int_31_f0[3]:B,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_PWM_int_31_f0[3]:C,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_PWM_int_31_f0[3]:D,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_PWM_int_31_f0[3]:Y,1695
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_23:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:A,3014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:B,995904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:C,995863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:D,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_1:FCO,2563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_0_o5_0_o2:A,6935
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_0_o5_0_o2:B,7928
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_0_o5_0_o2:C,6436
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_0_o5_0_o2:D,6571
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_ss3_0_o5_0_o2:Y,6436
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[7]:A,5313
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[7]:B,6538
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[7]:C,5275
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[7]:D,4981
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[7]:Y,4981
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:A,10685
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:B,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:C,10549
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_rx_bit_cnt_1_1_CO1:Y,8272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_6:A,4010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_6:B,8625
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_6:C,5337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_6:D,4987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_6:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_6:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_6:Y,4010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:B,11465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:C,11541
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:IPB,11465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:IPC,11541
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:D,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:EN,10479
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:Q,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[1]:A,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[1]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[1]:C,10259
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[1]:D,5770
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[1]:Y,5770
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:CLK,10570
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:Q,10570
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[19]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:CLK,2627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:D,11384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:Q,2627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[25]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_0[0]:A,10669
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_0[0]:B,8376
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_0[0]:C,10689
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_0[0]:D,10601
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0_0[0]:Y,8376
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:CLK,7179
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:D,11221
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:EN,7085
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:Q,7179
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[6]:SLn,
GPIO_OUT_obuf[0]/U0/U_IOPAD:D,
GPIO_OUT_obuf[0]/U0/U_IOPAD:E,
GPIO_OUT_obuf[0]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_209:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:A,11875
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:B,11819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:C,11724
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:D,11646
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[2]:Y,11646
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:CLK,2932
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:Q,2932
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:CLK,2576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:D,11410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:EN,7087
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:Q,2576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:A,10434
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:B,3293
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_12:FCO,3081
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1:A,5690
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1:B,5759
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1:Y,5690
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_0[4]:A,-259
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_0[4]:B,-381
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_0[4]:C,-380
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_0[4]:D,-522
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_0[4]:Y,-522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/STARTO_EN_WRITE_PROC_un10_busfree_0:A,8224
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/STARTO_EN_WRITE_PROC_un10_busfree_0:B,8186
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/STARTO_EN_WRITE_PROC_un10_busfree_0:Y,8186
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m4_1_1:A,3765
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m4_1_1:B,3573
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m4_1_1:C,3313
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m4_1_1:Y,3313
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_167:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:B,996251
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[14]:S,996014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:A,3275
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:B,3216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:C,3126
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:D,2880
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_39:FCO,2778
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:B,9041
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:C,6572
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[8]:Y,5366
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_19:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_first_2_sqmuxa_0:A,11771
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_first_2_sqmuxa_0:B,11703
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_first_2_sqmuxa_0:C,9350
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_first_2_sqmuxa_0:D,9159
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_mtx_first_2_sqmuxa_0:Y,9159
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:A,5823
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:B,5774
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:C,5685
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:D,5567
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa:Y,5567
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:CLK,5753
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:D,5359
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:Q,5753
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[26]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_0_wmux:A,8619
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_0_wmux:B,8482
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_0_wmux:C,8576
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_0_wmux:D,8271
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_0_wmux:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_0_wmux:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_0_wmux:Y,8271
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_0:A,8500
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_0:B,6888
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_0:C,6812
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_0:Y,6812
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_11:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNI2MRT[3]:A,9712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNI2MRT[3]:B,9628
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNI2MRT[3]:C,9605
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNI2MRT[3]:Y,9605
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_12:A,4810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_12:B,9427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_12:C,6191
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_12:D,5934
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_12:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_12:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_12:Y,4810
SPISS0_obuf/U0/U_IOPAD:D,
SPISS0_obuf/U0/U_IOPAD:E,
SPISS0_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_sn_m15:A,3263
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_sn_m15:B,3233
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_sn_m15:C,3482
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_sn_m15:D,3103
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_sn_m15:Y,3103
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0:A,10745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0:B,9594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0:C,10650
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0:Y,9594
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0:An,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0:YWn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_14_535_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_14_535_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_14_535_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_14_535_a2:Y,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_22:IPENn,
GPIO_OUT_obuf[7]/U0/U_IOENFF:A,
GPIO_OUT_obuf[7]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:CLK,7104
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:D,10592
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:Q,7104
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:A,10819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:B,10763
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:C,10576
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:D,9053
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_103_mux_i:Y,9053
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[8]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[8]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[8]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[8]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[8]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[8]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[8]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_0[2]:A,941
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_0[2]:B,874
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_0[2]:C,774
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_0[2]:D,603
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_0[2]:Y,603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_27_376_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_27_376_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_27_376_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_27_376_a2:Y,11517
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_1[6]:A,4746
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_1[6]:B,4923
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_1[6]:C,6096
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_1[6]:D,5828
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_1[6]:Y,4746
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[5]:CLK,-649
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[5]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[5]:Q,-649
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[0]:A,9544
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[0]:B,8926
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[0]:C,11765
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[0]:D,11552
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[0]:Y,8926
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_39:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_5:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:CLK,9605
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:D,9334
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:Q,9605
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_GPOUT_GPIO_OUT_i_7[3]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_GPOUT_GPIO_OUT_i_7[3]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_GPOUT_GPIO_OUT_i_7[3]:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:CLK,10297
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:D,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:Q,10297
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[21]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[21]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[21]:C,8421
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[21]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIDN1V6:A,4440
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIDN1V6:B,9600
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIDN1V6:C,2705
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIDN1V6:D,3221
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIDN1V6:Y,2705
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:A,10485
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:B,3344
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15:FCO,3081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[4]:A,4672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[4]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[4]:Y,4672
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[3]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[3]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[3]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un99_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un99_fixed_config:B,10605
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un99_fixed_config:Y,10605
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0:A,5194
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0:B,4860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0:C,4442
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0:D,4480
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/g0:Y,4442
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1_RNO:A,11691
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1_RNO:B,11642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1_RNO:Y,11642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[26]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_31:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_1_sqmuxa:A,10283
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_1_sqmuxa:B,10382
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_1_sqmuxa:C,6111
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_1_sqmuxa:D,8539
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_1_sqmuxa:Y,6111
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIH2H4:A,10521
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIH2H4:B,10513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIH2H4:C,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIH2H4:Y,10453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:D,11492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:A,7227
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:B,11593
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:C,10545
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty_1_sqmuxa_i:Y,7227
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_14:A,4857
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_14:B,9480
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_14:C,6242
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_14:D,5985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_14:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_14:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_14:Y,4857
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:A,996321
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:B,3018
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[3]:Y,2815
GPIO_IN_ibuf[9]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[9]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:CLK,3093
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:Q,3093
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[14]:SLn,
PWM_obuf[1]/U0/U_IOPAD:D,
PWM_obuf[1]/U0/U_IOPAD:E,
PWM_obuf[1]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:CLK,8213
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:D,11299
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:EN,7080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:Q,8213
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:CLK,7634
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:D,11410
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:EN,7085
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:Q,7634
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_i_0:A,10108
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_i_0:B,10391
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_i_0:C,8255
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_i_0:D,8256
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/reg_write_un1_csn_i_0:Y,8255
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:B,11670
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:C,11562
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:D,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt_64:Y,10343
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[6]:B,5690
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[6]:C,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[6]:Y,5690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:CLK,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:D,10698
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:Q,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO_0[4]:A,10784
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO_0[4]:B,10723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO_0[4]:C,9427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO_0[4]:Y,9427
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[12]:A,6294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[12]:B,7669
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[12]:C,9468
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[12]:D,9163
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[12]:Y,6294
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_28:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0:A,3505
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0:B,3407
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0:C,11695
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0:D,3364
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0:Y,3364
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[3]:CLK,-490
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[3]:D,10240
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[3]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[3]:Q,-490
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_77:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_18_487_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_18_487_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_18_487_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_18_487_a2:Y,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:CLK,3139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:D,11606
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:Q,3139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:A,1828
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:B,2928
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_7:FCO,1695
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:CLK,9195
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:D,8737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:Q,9195
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:A,10381
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:B,8845
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:C,8204
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:D,7525
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa:Y,7525
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m68:A,9596
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m68:B,9513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m68:C,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m68:D,11539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m68:Y,9513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[3]:A,11790
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[3]:B,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[3]:C,11693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[3]:D,4457
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[3]:Y,4457
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa:A,3255
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa:B,4494
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg_0_sqmuxa:Y,3255
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_1[6]:A,10667
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_1[6]:B,8074
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_1[6]:C,10666
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_1[6]:Y,8074
PWM_obuf[1]/U0/U_IOENFF:A,
PWM_obuf[1]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:A,9534
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:B,9488
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:C,11731
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:D,9319
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[5]:Y,9319
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_29:C,12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_29:IPC,12987
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:C,10646
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:D,10135
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_both_31_iv_i[2]:Y,10135
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[11]:A,4880
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[11]:B,5925
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[11]:C,8141
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[11]:D,7836
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[11]:Y,4880
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_233:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_56:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_3_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_3_i:B,10605
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_3_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_3_i:Y,5453
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2_RNO:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2_RNO:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2_RNO:C,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2_RNO:D,10468
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2_RNO:Y,8139
SPI_0_CLK_F2M_ibuf/U0/U_IOPAD:PAD,
SPI_0_CLK_F2M_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:CLK,9551
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:D,7364
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:EN,8203
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:Q,9551
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a3_1:A,9136
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a3_1:B,9383
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a3_1:C,3505
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a3_1:D,4570
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un5_counter_d_0_a3_1:Y,3505
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[9]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[9]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[9]:C,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[9]:Y,7278
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_7:A,8420
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_7:B,6875
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_7:C,6799
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_7:Y,6799
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3_1_0[1]:A,6904
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3_1_0[1]:B,6848
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3_1_0[1]:C,4900
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3_1_0[1]:D,6527
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_3_1_0[1]:Y,4900
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:D,9608
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:Q,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[31]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[2]:A,3939
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[2]:B,2791
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[2]:C,3517
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[2]:D,4872
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[2]:Y,2791
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_205:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:CLK,13063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:D,11299
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:EN,8150
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:Q,13063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[5]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:A,6830
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:B,6797
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPA,6830
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_16:IPB,6797
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:A,6724
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:B,5574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:C,11773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:D,7921
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[24]:Y,5574
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:D,11462
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[13]:A,4939
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[13]:B,5984
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[13]:C,8200
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[13]:D,7895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[13]:Y,4939
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:B,996242
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[5]:S,996231
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_23:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_87:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa:A,9560
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa:B,9476
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa:Y,9476
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:A,1847
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:B,2945
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_8:FCO,1695
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:A,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:B,995904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:C,995814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:D,2576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_9:FCO,2559
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:B,996299
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[8]:S,996272
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[0]:A,3915
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[0]:B,4960
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[0]:C,7176
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[0]:D,6871
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[0]:Y,3915
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:CLK,10406
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:D,10602
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:EN,11593
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:Q,10406
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[5]:CLK,-141
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[5]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[5]:Q,-141
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[5]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_204:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:CLK,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:D,9674
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:EN,10329
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:Q,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:A,11937
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:B,11658
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:C,9450
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:D,9331
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[3]:Y,9331
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:A,3090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:B,995988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:C,995939
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:D,2639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_45:FCO,2563
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un4_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un4_fixed_config:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un4_fixed_config:Y,10654
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:A,10589
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:B,8926
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:C,7246
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:D,7261
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[4]:Y,7246
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147[10]:A,10442
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147[10]:B,5591
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147[10]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147[10]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_INTR_reg_147[10]:Y,5591
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:A,7467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:B,7404
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:C,7292
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:D,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIMH261[0]:Y,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[5]:B,5926
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[5]:Y,5926
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:D,12938
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:CLK,3071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:D,11201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:Q,3071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega11_1:A,3732
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega11_1:B,4147
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega11_1:Y,3732
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_8_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_8_i:B,10605
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_8_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_8_i:Y,5453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:CLK,10624
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:D,8330
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:Q,10624
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[1]:CLK,8314
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[1]:EN,6803
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[1]:Q,8314
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:CLK,9504
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:Q,9504
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:CLK,3064
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:D,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:Q,3064
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[15]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:CLK,8125
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:D,5486
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:Q,8125
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[13]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[13]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[13]:C,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[13]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:CLK,9184
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:D,8947
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:Q,9184
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:CLK,9119
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:D,10071
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:Q,9119
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:CLK,717
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:D,10135
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:Q,717
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:B,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:C,8618
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:D,11160
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBEAJ1[1]:S,8764
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:A,3093
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:B,995972
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_14:FCO,2837
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:A,2698
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_2:IPA,2698
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_GPOUT_GPIO_OUT_i_21[10]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_GPOUT_GPIO_OUT_i_21[10]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_GPOUT_GPIO_OUT_i_21[10]:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_34:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[0]:A,9876
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[0]:B,9577
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[0]:C,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[0]:Y,9577
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[6]:CLK,956
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[6]:D,9928
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[6]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[6]:Q,956
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[1]:CLK,8402
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[1]:EN,6711
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[1]:Q,8402
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_un173_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_un173_fixed_config:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_un173_fixed_config:Y,10654
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_109:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m52_ns_1_1:A,9719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m52_ns_1_1:B,7358
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m52_ns_1_1:C,9588
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m52_ns_1_1:Y,7358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_par_calc_tx_parity_4:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_par_calc_tx_parity_4:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_par_calc_tx_parity_4:C,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_par_calc_tx_parity_4:Y,8139
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:C,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[7]:Y,5782
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:A,11860
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:B,10467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:C,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[2]:Y,8272
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:A,11937
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:B,7835
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:C,6616
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[19]:Y,5366
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe_RNI7SV9:A,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe_RNI7SV9:B,10180
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un53_clock_rx_fe_RNI7SV9:Y,8122
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a5_0_a2_0:A,9452
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a5_0_a2_0:B,10573
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m57_0_a5_0_a2_0:Y,9452
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[5]:CLK,-759
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[5]:D,5690
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[5]:Q,-759
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[20]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[20]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[20]:C,8438
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[20]:Y,7278
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_283:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[19]:A,6858
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[19]:B,6779
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[19]:C,9389
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[19]:D,6616
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[19]:Y,6616
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[7]:A,5313
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[7]:B,6690
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[7]:C,8489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[7]:D,8184
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[7]:Y,5313
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a5_0_a2_4:A,10608
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a5_0_a2_4:B,9466
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a5_0_a2_4:C,10461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a5_0_a2_4:Y,9466
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:CLK,10652
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:D,8378
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:Q,10652
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[1]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:ALn,12821
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:CLK,11855
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:D,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:EN,11758
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:Q,11855
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/mss_ready_select:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:A,10741
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:B,9609
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:C,11716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:D,11503
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[0]:Y,9609
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_22_436_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_22_436_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_22_436_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_22_436_a2:Y,11517
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_2[5]:A,3652
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_2[5]:B,3435
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_2[5]:C,3637
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_2[5]:D,3098
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_2[5]:Y,3098
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_22:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_o2_0[7]:A,5936
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_o2_0[7]:B,5838
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_o2_0[7]:C,5780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_o2_0[7]:Y,5780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI844N1[3]:A,9113
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI844N1[3]:B,10406
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI844N1[3]:Y,9113
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_4:A,8579
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_4:B,6971
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_4:C,6895
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_4:Y,6895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:D,11514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[12]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:CLK,10666
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:Q,10666
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[21]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:A,2741
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:B,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:C,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_RNI6H0E:Y,2569
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[7]:A,4995
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[7]:B,4891
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[7]:C,4981
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[7]:D,5673
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[7]:Y,4891
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[13]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:CLK,8248
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:D,4664
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:Q,8248
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNIJJI11[1]:A,9490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNIJJI11[1]:B,9485
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNIJJI11[1]:C,9426
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNIJJI11[1]:Y,9426
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[3]:A,9876
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[3]:B,9577
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[3]:C,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[3]:Y,9577
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:CLK,8040
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:D,11221
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:EN,6997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:Q,8040
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[11]:A,5214
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[11]:B,5547
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[11]:C,7373
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[11]:D,7068
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[11]:Y,5214
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[26]:A,8333
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[26]:B,7915
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[26]:C,6792
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[26]:Y,6792
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0:A,11756
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0:B,10417
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0:C,10062
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0:D,7892
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0:Y,7892
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0:A,10601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0:B,10545
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0:Y,10545
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:CLK,9438
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:D,11379
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:EN,7080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:Q,9438
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[4]:SLn,
SPISDO0_obuf/U0/U_IOENFF:A,
SPISDO0_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIPRT9:A,8341
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIPRT9:B,9450
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIPRT9:C,9281
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1_RNIPRT9:Y,8341
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_0[6]:A,-171
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_0[6]:B,-293
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_0[6]:C,-292
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_0[6]:D,-434
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_0[6]:Y,-434
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_5_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_5_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_5_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_5_i:Y,5453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:CLK,3014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:Q,3014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[34]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_8:C,13136
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_8:IPC,13136
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_i_0_0:A,6985
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_i_0_0:B,5961
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_i_0_0:C,7859
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_i_0_0:Y,5961
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[3]:A,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[3]:B,10779
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[3]:C,8878
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[3]:D,8637
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[3]:Y,8637
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:A,9540
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:B,8341
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:C,10553
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:D,10363
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy_0_sqmuxa_1:Y,8341
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:CLK,11945
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:D,12954
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:Q,11945
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_100:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_20:A,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_20:B,4857
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_20:C,4810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_20:D,10340
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_20:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_20:Y,3847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[9]:A,5407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[9]:B,4931
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[9]:C,7177
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[9]:D,6872
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[9]:Y,4931
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_0:A,4920
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_0:B,7125
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_0:C,5690
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_0:Y,4920
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:C,11826
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:IPC,11826
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_32:C,12957
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_32:IPC,12957
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:CLK,7382
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:D,6035
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:Q,7382
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:CLK,9177
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:D,8504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:Q,9177
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_4[0]:A,11706
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_4[0]:B,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLINT_WRITE_PROC_SCLI_ff_reg_4[0]:Y,11706
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:CLK,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:Q,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[19]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2_RNIN1I5[11]:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2_RNIN1I5[11]:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2_RNIN1I5[11]:Y,10613
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_251:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[5]:Y,5782
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_0_sqmuxa:A,11783
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_0_sqmuxa:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_0_sqmuxa:Y,11783
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_8:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:CLK,3969
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:D,5769
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:Q,3969
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[0]:EN,6978
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:CLK,6676
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:D,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:Q,6676
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLInt:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un71_fsmsta_0_o5_0:A,7389
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un71_fsmsta_0_o5_0:B,6188
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un71_fsmsta_0_o5_0:C,7230
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un71_fsmsta_0_o5_0:Y,6188
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:B,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:C,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:D,11338
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIBSSQ8[11]:S,8618
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_211:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_7:IPC,
TX_obuf/U0/U_IOENFF:A,
TX_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:CLK,7520
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:D,10502
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:EN,9290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:Q,7520
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:CLK,1885
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:Q,1885
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[16]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_152:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:C,11749
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[3]:Y,5782
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:B,11574
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:C,8669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:D,11217
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNITI1H3[4]:S,8737
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:CLK,8474
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:EN,10523
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:Q,8474
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:CLK,4920
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:D,4216
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:Q,4920
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[16]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_163:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[5]:A,7364
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[5]:B,9947
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[5]:Y,7364
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_6:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_6:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:CLK,5359
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:D,5896
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:Q,5359
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_136:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[3]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[3]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[3]:C,8429
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[3]:Y,7278
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_10:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_112:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIAK1V6:A,4406
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIAK1V6:B,9593
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIAK1V6:C,2698
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIAK1V6:D,3212
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIAK1V6:Y,2698
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_0:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_0:IPC,
GPIO_IN_ibuf[7]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[7]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[5]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[5]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[5]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:A,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:B,3114
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:C,3024
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:D,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_1:FCO,2778
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:D,9595
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[18]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0[7]:A,-466
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0[7]:B,-588
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0[7]:C,-587
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0[7]:D,-729
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_0[7]:Y,-729
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:A,11891
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:B,10624
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:C,8186
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[3]:Y,8186
SPISDI1_ibuf/U0/U_IOPAD:PAD,
SPISDI1_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:D,9548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:CLK,6353
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:D,11410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:EN,6997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:Q,6353
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:A,3241
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:B,3182
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:C,3092
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:D,2846
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_45:FCO,2778
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI5NNN[0]:A,10575
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI5NNN[0]:B,10492
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI5NNN[0]:Y,10492
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a2_0_a5_0_a2_0:A,10600
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a2_0_a5_0_a2_0:B,10565
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a2_0_a5_0_a2_0:Y,10565
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_6:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:CLK,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:Q,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[16]:SLn,
SPI_0_CLK_F2M_ibuf/U0/U_IOINFF:A,
SPI_0_CLK_F2M_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[5]:A,10785
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[5]:B,11793
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[5]:C,7373
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[5]:D,8728
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[5]:Y,7373
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_29:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_29:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m19_1:A,9237
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m19_1:B,8917
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m19_1:C,8747
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m19_1:D,8206
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m19_1:Y,8206
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_221:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:C,11511
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_20:IPC,11511
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:C,13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:IPC,13060
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_11:A,8579
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_11:B,6996
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_11:C,6920
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_11:Y,6920
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:B,6677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:C,6572
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[22]:Y,5366
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_135:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:A,2875
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:B,995768
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_2:FCO,2837
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o:A,4545
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o:B,4998
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o:C,4093
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o:D,3478
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o:Y,3478
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_31:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_249:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_200:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:B,11499
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:C,11686
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:IPB,11499
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:IPC,11686
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1_i_0_o2:A,3851
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1_i_0_o2:B,9515
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_1_i_0_o2:Y,3851
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_206:IPB,
GPIO_OUT_obuf[9]/U0/U_IOENFF:A,
GPIO_OUT_obuf[9]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[5]:A,9682
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[5]:B,8041
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[5]:C,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[5]:D,9691
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[5]:Y,8041
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[3]:A,5305
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[3]:B,5638
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[3]:C,7464
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[3]:D,7159
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[3]:Y,5305
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:B,7264
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[3]:Y,7264
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI7J4R7[5]:A,3893
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI7J4R7[5]:B,2627
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI7J4R7[5]:C,4335
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI7J4R7[5]:D,4693
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI7J4R7[5]:Y,2627
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_122:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_2:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_2:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff_RNIVRP6:A,8372
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff_RNIVRP6:B,8278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff_RNIVRP6:Y,8278
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[3]:B,5690
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[3]:C,11749
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[3]:Y,5690
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[17]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[17]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[17]:C,8418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[17]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:A,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:B,995950
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:C,995901
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:D,2601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_15:FCO,2563
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_202:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:CLK,9386
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:D,9073
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:Q,9386
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[12]:A,6294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[12]:B,6627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[12]:C,8453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[12]:D,8148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[12]:Y,6294
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_n0_0_715_i_m2:A,11875
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_n0_0_715_i_m2:B,11723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_n0_0_715_i_m2:C,9508
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_n0_0_715_i_m2:Y,9508
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_GPOUT_GPIO_OUT_i_9[4]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_GPOUT_GPIO_OUT_i_9[4]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_GPOUT_GPIO_OUT_i_9[4]:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:B,996174
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[9]:S,996109
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:CLK,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:D,6064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:Q,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:CLK,9460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:D,10550
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:Q,9460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:CLK,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:Q,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[2]:A,5198
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[2]:B,6238
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[2]:C,8459
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[2]:D,8154
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[2]:Y,5198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:CLK,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:Q,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:D,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:Q,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:CLK,8570
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:D,11379
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:EN,6997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:Q,8570
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:A,10722
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:B,8575
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:C,11677
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:D,11662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[3]:Y,8575
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:D,9571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:C,11712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_13:IPC,11712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:A,11906
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:B,9531
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:C,11757
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2_i:Y,9531
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m76:A,9662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m76:B,9603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m76:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m76:D,9408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m76:Y,9408
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:B,11612
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:C,8703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:D,11255
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIJL6Q4[6]:S,8703
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[0]:A,10573
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[0]:B,11831
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[0]:Y,10573
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82:A,11922
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82:B,11824
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82:C,11585
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_82:Y,11585
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_186:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:CLK,4989
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:D,12938
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:Q,4989
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[7]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[7]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[7]:C,8398
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[7]:Y,7278
PWM_obuf[0]/U0/U_IOPAD:D,
PWM_obuf[0]/U0/U_IOPAD:E,
PWM_obuf[0]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m5:A,3961
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m5:B,4057
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m5:C,3939
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m5:Y,3939
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:CLK,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:D,10673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:Q,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:B,996395
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s[15]:S,996139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:CLK,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:D,11513
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:Q,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:CLK,9272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:D,9116
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:EN,9290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:Q,9272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:CLK,9563
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:D,8637
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:EN,8203
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:Q,9563
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:C,11798
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_16:IPC,11798
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:D,11410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[1]:A,4395
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[1]:B,3919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[1]:C,6165
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[1]:D,5860
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[1]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[1]:Y,3919
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:CLK,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:Q,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[9]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_24:C,4497
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_24:IPC,4497
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow:A,7227
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow:B,9445
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un9_clear_overflow:Y,7227
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[2]:A,5674
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[2]:B,5198
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[2]:C,7435
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[2]:D,7130
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[2]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[2]:Y,5198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_c2:A,9738
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_c2:B,10761
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_c2:Y,9738
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:D,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[0]:SLn,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOINFF:A,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3:A,4672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3:B,4594
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3:C,3444
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3:D,3276
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3:Y,3276
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_data_out_u:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_2:A,6745
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_2:B,7912
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_2:C,4216
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_2:D,5403
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_2:Y,4216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:A,11898
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:C,9456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:D,9323
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_alldone_8_sqmuxa:Y,9323
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_s[1]:A,4194
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_s[1]:B,5309
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_s[1]:Y,4194
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:CLK,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:D,8355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:Q,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:D,9579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[19]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:CLK,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:D,11221
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:EN,7036
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:Q,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_19:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:D,11430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[11]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_8:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_8:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIHR1V6:A,4393
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIHR1V6:B,9610
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIHR1V6:C,2715
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIHR1V6:D,3211
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIHR1V6:Y,2715
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_185:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI9L4R7[6]:A,3947
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI9L4R7[6]:B,2693
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI9L4R7[6]:C,4401
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI9L4R7[6]:D,4759
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI9L4R7[6]:Y,2693
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_1:A,10633
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_1:B,9417
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_1:C,10566
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_1:Y,9417
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_2:A,4935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_2:B,9582
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_2:C,6319
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_2:D,6011
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_2:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_2:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_2:Y,4935
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[4]:A,9465
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[4]:B,4872
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[4]:C,9554
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[4]:D,9435
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[4]:Y,4872
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_257:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:B,996098
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[5]:S,996283
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:B,11688
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:C,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:D,11331
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIINGQ7[10]:S,8635
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO0:A,9518
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO0:B,9461
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO0:C,9297
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO0:Y,9297
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_1_0[11]:A,8512
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_1_0[11]:B,8456
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_1_0[11]:C,3822
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_1_0[11]:D,3362
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_1_0[11]:Y,3362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:D,11462
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[10]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0:A,7036
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0:B,5822
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0:C,6970
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0:Y,5822
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_29:C,13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_29:IPC,13010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[29]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[29]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[29]:C,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[29]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:CLK,8326
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:D,11492
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:EN,8073
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:Q,8326
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[3]:SLn,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOINFF:A,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10_RNIFATU[13]:A,6380
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10_RNIFATU[13]:B,4939
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10_RNIFATU[13]:C,5567
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10_RNIFATU[13]:Y,4939
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:CLK,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:D,11430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:Q,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[44]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:A,8390
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:B,8214
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:C,8139
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:FCI,8132
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:FCO,9267
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6BE5[4]:S,8132
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO_0[2]:A,10790
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO_0[2]:B,10732
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO_0[2]:C,8329
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO_0[2]:Y,8329
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_217:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO1:A,10789
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO1:B,7264
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO1:C,10652
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_CO1:Y,7264
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[10]:A,5233
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[10]:B,6608
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[10]:C,8407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[10]:D,8102
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[10]:Y,5233
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_245:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_7:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_7:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_7:CLK,4504
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_7:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_7:EN,6711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_7:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_7:Q,4504
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_7:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_7:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_1_0:A,9311
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_1_0:B,8726
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_1_0:C,8261
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_1_0:Y,8261
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_29:C,13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_29:IPC,13010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out_RNI8PC5:A,11806
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out_RNI8PC5:Y,11806
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_40:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:CLK,7157
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:D,11399
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:EN,7080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:Q,7157
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:CLK,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:Q,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3[7]:A,4960
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3[7]:B,4834
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3[7]:C,9460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3[7]:D,4755
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3[7]:Y,4755
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:CLK,8317
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:D,11221
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:EN,7080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:Q,8317
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15_FCINST1:CO,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_15_FCINST1:FCI,2837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_1[7]:A,3288
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_1[7]:B,3461
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_1[7]:C,4589
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_1[7]:D,4366
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_1[7]:Y,3288
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0_0[4]:A,8570
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0_0[4]:B,6229
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0_0[4]:C,3554
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0_0[4]:Y,3554
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_108:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:A,10378
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:B,6035
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:C,10543
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:D,9326
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[4]:Y,6035
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:CLK,7053
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:Q,7053
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[11]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_5_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_5_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_5_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_5_i:Y,5453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_24:C,4244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_24:IPC,4244
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[10]:A,5827
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[10]:B,3381
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[10]:C,4899
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[10]:D,5779
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[10]:Y,3381
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2_0[0]:A,9677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2_0[0]:B,8465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2_0[0]:C,7373
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2_0[0]:Y,7373
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:CLK,10842
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:Q,10842
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:D,9631
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[8]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:CLK,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:Q,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[17]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_244:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:A,7156
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:B,9268
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:C,4216
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:D,6812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[16]:Y,4216
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_6_RNINP59:A,-682
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_6_RNINP59:B,-722
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_6_RNINP59:C,-819
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_6_RNINP59:Y,-819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1JR32[0]:A,7154
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1JR32[0]:B,3755
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1JR32[0]:C,6929
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI1JR32[0]:Y,3755
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_RNO[0]:A,8558
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_RNO[0]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_RNO[0]:Y,8253
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[5]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[5]:C,11773
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[5]:Y,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_GPOUT_GPIO_OUT_i_11[5]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_GPOUT_GPIO_OUT_i_11[5]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_GPOUT_GPIO_OUT_i_11[5]:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:A,3022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:B,995955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:C,995865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:D,2627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_45:FCO,2559
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_u_0[3]:A,-369
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_u_0[3]:B,-491
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_u_0[3]:C,-490
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_u_0[3]:D,-632
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_u_0[3]:Y,-632
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[3]:A,10491
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[3]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[3]:C,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[3]:D,3602
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[3]:Y,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a5_0_a2_6:A,10615
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a5_0_a2_6:B,10558
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a5_0_a2_6:C,10461
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a5_0_a2_6:D,9314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a5_0_a2_6:Y,9314
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17:A,9151
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17:B,8020
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17:C,9214
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl17:Y,8020
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_10_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_10_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_10_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_10_i:Y,5453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_2_sqmuxa_i_0_o2:A,5772
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_2_sqmuxa_i_0_o2:B,9238
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_2_sqmuxa_i_0_o2:Y,5772
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_pos_79_iv_i[6]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_pos_79_iv_i[6]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_pos_79_iv_i[6]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_pos_79_iv_i[6]:D,9928
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_pos_79_iv_i[6]:Y,9928
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[4]:A,10378
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[4]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[4]:C,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[4]:D,3602
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[4]:Y,3596
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_5_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_5_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_5_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_5_i:Y,5453
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_227:IPB,
GPIO_OUT_obuf[9]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[9]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2_0[2]:A,9543
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2_0[2]:B,10658
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2_0[2]:C,9534
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2_0[2]:Y,9534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_1:A,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_1:B,8713
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa_1:Y,6011
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_149:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_7_i_1_0_a2_RNIGT0A:A,6792
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_7_i_1_0_a2_RNIGT0A:B,7219
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_7_i_1_0_a2_RNIGT0A:Y,6792
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_16_511_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_16_511_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_16_511_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_16_511_a2:Y,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_192:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[14]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[14]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[14]:C,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[14]:Y,7278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv_i_0:A,9542
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv_i_0:B,8022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv_i_0:C,11585
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv_i_0:D,10445
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv_i_0:Y,8022
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0:A,8879
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0:B,8946
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0:C,8841
SF2_MSS_sys_sb_0/CoreUARTapb_0/un1_nxtprdata_xhdl722_0:Y,8841
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:CLK,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:D,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:Q,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[11]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[11]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[11]:CLK,-522
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[11]:D,10128
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[11]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[11]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[11]:Q,-522
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[11]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[11]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:C,11462
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_14:IPC,11462
GPIO_IN_ibuf[9]/U0/U_IOINFF:A,
GPIO_IN_ibuf[9]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIK8EO1[2]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIK8EO1[2]:B,8890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIK8EO1[2]:C,11582
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIK8EO1[2]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIK8EO1[2]:FCI,8871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIK8EO1[2]:FCO,8871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIK8EO1[2]:S,8948
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_279:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:CLK,10455
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:D,11706
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:Q,10455
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2:A,9638
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2:B,9594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s2_0_a2:Y,9594
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNITF4J1[1]:A,8169
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNITF4J1[1]:B,6744
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNITF4J1[1]:C,7964
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNITF4J1[1]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNITF4J1[1]:FCI,6802
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNITF4J1[1]:FCO,6876
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNITF4J1[1]:S,6744
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[2]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[2]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[2]:C,8445
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[2]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:CLK,2696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:D,11582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:Q,2696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[15]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:CLK,10788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:D,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:Q,10788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9:CLK,5701
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9:EN,6803
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9:Q,5701
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_9:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_11:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[3]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[3]:B,10551
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[3]:C,8838
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[3]:D,7203
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0[3]:Y,7203
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_neg_43_iv_i[3]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_neg_43_iv_i[3]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_neg_43_iv_i[3]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_neg_43_iv_i[3]:D,10240
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_neg_43_iv_i[3]:Y,10240
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_16:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_28:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_o2_1[2]:A,7281
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_o2_1[2]:B,7127
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_o2_1[2]:C,7042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_o2_1[2]:D,5490
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_o2_1[2]:Y,5490
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_neg_91_iv_i[7]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_neg_91_iv_i[7]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_neg_91_iv_i[7]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_neg_91_iv_i[7]:D,9906
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_neg_91_iv_i[7]:Y,9906
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_140:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[5]:A,11929
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[5]:B,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[5]:C,7683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[5]:D,6790
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[5]:Y,6790
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_208:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_1[7]:A,9647
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_1[7]:B,9604
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_1[7]:C,7882
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_1[7]:D,8138
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_1[7]:Y,7882
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[7]:CLK,570
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[7]:D,9906
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[7]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[7]:Q,570
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[1]:A,5731
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[1]:B,4982
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[1]:C,6620
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[1]:D,6525
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[1]:Y,4982
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[14]:A,7416
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[14]:B,5804
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[14]:C,5728
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[14]:Y,5728
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:B,11497
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:C,11337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:IPB,11497
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:IPC,11337
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:CLK,7158
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:D,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:EN,5961
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:Q,7158
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega5_2:A,4053
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega5_2:B,4096
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega5_2:Y,4053
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[4]:A,11798
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[4]:B,11938
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[4]:Y,11798
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_1_i:Y,5453
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:CLK,11679
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:D,10572
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:Q,11679
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:A,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:B,2801
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_0:FCO,1695
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[6]:CLK,437
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[6]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[6]:Q,437
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:B,13002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:C,13118
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:IPB,13002
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:IPC,13118
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:CLK,10157
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:Q,10157
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q2:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_10:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[28]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_1:A,4135
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_1:B,3661
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_1:C,3453
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_1:D,2933
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config_1:Y,2933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:A,3090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:B,995988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:C,995939
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:D,2639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_45:FCO,2563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:CLK,6702
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:D,7417
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:Q,6702
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:CLK,9287
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:D,9198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:Q,9287
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[7]:A,5192
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[7]:B,3969
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[7]:C,9603
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[7]:D,8402
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[7]:Y,3969
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:CLK,3022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:D,11407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:Q,3022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[42]:SLn,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOPAD:D,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOPAD:E,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_154:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:CLK,9485
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:D,5009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:Q,9485
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:B,10704
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:C,11739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:D,11621
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[3]:Y,10704
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO:A,10670
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO:B,9594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO:C,11749
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO:D,11669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO:Y,9594
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:CLK,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:Q,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[21]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:D,11221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:CLK,3276
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:Q,3276
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[11]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[3]:A,4985
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[3]:B,4881
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[3]:C,4971
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[3]:D,5663
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[3]:Y,4881
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:D,10147
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_both_7_iv_i[0]:Y,10147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_9:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_26:C,11115
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_26:IPC,11115
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:CLK,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:Q,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPOUT_GPIO_OUT_i_3[1]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPOUT_GPIO_OUT_i_3[1]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPOUT_GPIO_OUT_i_3[1]:Y,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata46:A,4625
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata46:B,4584
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata46:C,4500
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata46:Y,4500
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:B,4354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:IPB,4354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_9:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_114:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_10_583_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_10_583_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_10_583_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_10_583_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:CLK,3090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:D,11407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:Q,3090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[26]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2:A,4998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2:B,4889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2:C,4801
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2:D,3514
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2:Y,3514
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:A,2970
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:B,995853
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_7:FCO,2837
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[0]:A,5717
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[0]:B,7188
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[0]:C,3346
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[0]:D,5417
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_0[0]:Y,3346
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:CLK,11581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:D,10440
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:Q,11581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21_FCINST1:CO,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_21_FCINST1:FCI,2563
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_INTR_reg_159[11]:A,10382
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_INTR_reg_159[11]:B,5591
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_INTR_reg_159[11]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_INTR_reg_159[11]:D,8050
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_INTR_reg_159[11]:Y,5591
SPI_0_SS1_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS1_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:A,9898
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:B,9912
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:C,8054
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:D,6844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa:Y,6844
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:C,11634
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:D,11513
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[1]:Y,11513
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:A,7156
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:B,5574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:C,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:D,7707
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[4]:Y,5574
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0_i:A,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0_i:B,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg3_0_i:Y,11656
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:CLK,8368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:D,12938
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:Q,8368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q3:SLn,
ADC_RST_obuf/U0/U_IOPAD:D,
ADC_RST_obuf/U0/U_IOPAD:E,
ADC_RST_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_7:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:CLK,-536
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:Q,-536
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[1]:A,4664
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[1]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[1]:Y,4664
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:A,10468
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:B,3327
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_14:FCO,3081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[7]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[7]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[7]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[7]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[7]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIU3963[3]:A,8358
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIU3963[3]:B,6933
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIU3963[3]:C,8140
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIU3963[3]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIU3963[3]:FCI,6876
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIU3963[3]:FCO,6876
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIU3963[3]:S,7129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:CLK,7443
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:D,11400
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:EN,7085
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:Q,7443
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:CLK,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:Q,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_parity_reg:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:CLK,8208
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:D,4672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:Q,8208
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_2:A,9401
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_2:B,10531
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_2:Y,9401
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:CLK,4213
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:D,4457
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:Q,4213
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_275:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:CLK,9294
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:D,8928
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:Q,9294
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[6]:A,11914
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[6]:B,10122
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[6]:C,7683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[6]:D,6790
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[6]:Y,6790
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_6_i_0_0_a2_RNIEFIA:A,5759
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_6_i_0_0_a2_RNIEFIA:B,6163
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_6_i_0_0_a2_RNIEFIA:Y,5759
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m69_1:A,4608
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m69_1:B,4903
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m69_1:C,4464
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m69_1:Y,4464
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_2:A,8465
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_2:B,8804
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_2:C,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_2:D,7608
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_2:Y,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:C,11541
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_12:IPC,11541
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10[14]:A,7873
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10[14]:B,6471
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10[14]:C,6331
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10[14]:Y,6331
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:B,8080
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:C,7747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[11]:Y,5366
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[5]:A,10799
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[5]:B,8355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[5]:C,8357
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[5]:Y,8355
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[11]:A,7009
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[11]:B,8434
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[11]:C,3362
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[11]:D,6750
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[11]:Y,3362
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL_1_sqmuxa_i:A,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL_1_sqmuxa_i:B,11680
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL_1_sqmuxa_i:Y,11680
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_240:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:B,11498
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:C,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:D,11141
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:FCI,9851
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI96OU[0]:S,8764
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[7]:A,4981
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[7]:B,6026
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[7]:C,8242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[7]:D,7937
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[7]:Y,4981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[23]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[23]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[23]:C,8398
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[23]:Y,7278
SPISS1_obuf/U0/U_IOPAD:D,
SPISS1_obuf/U0/U_IOPAD:E,
SPISS1_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3_0:A,4587
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3_0:B,3364
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3_0:C,9234
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3_0:D,8687
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3_0:Y,3364
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13]:A,996177
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13]:B,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[13]:Y,2866
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:CLK,9139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:D,8754
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:Q,9139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_246:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_124:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:A,11810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:B,11711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:C,9440
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:D,9205
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy_RNO:Y,9205
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1_1[0]:A,6488
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1_1[0]:B,4937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1_1[0]:C,3969
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1_1[0]:Y,3969
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:CLK,6323
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:D,6035
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:Q,6323
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[5]:CLK,627
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[5]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[5]:Q,627
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_a4_0[1]:A,794
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_a4_0[1]:B,688
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_a4_0[1]:C,619
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_a4_0[1]:D,486
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_a4_0[1]:Y,486
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:CLK,8160
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:Q,8160
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1_m2:A,8126
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1_m2:B,6913
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1_m2:C,10705
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1_m2:D,10531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1_m2:Y,6913
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_18:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[3]:A,5955
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[3]:B,5362
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[3]:C,7477
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[3]:D,7295
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[3]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[3]:FCO,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[3]:Y,5362
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_274:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_un435_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_un435_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_un435_fixed_config:Y,10613
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_242:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:CLK,2658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:D,11462
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:Q,2658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[27]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:CLK,3014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:Q,3014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[24]:A,10538
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[24]:B,7921
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[24]:C,10528
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[24]:Y,7921
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[12]:A,9129
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[12]:B,10675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[12]:C,6762
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[12]:D,7791
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[12]:Y,6762
GPIO_OUT_obuf[4]/U0/U_IOENFF:A,
GPIO_OUT_obuf[4]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:A,10842
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:B,11839
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:C,5880
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:D,10240
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_39[3]:Y,5880
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[2]:A,11891
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[2]:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[2]:C,11716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[2]:D,11638
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[2]:Y,11638
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:D,11514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[12]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_s[1]:A,3417
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_s[1]:B,3478
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_s[1]:C,2933
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_s[1]:Y,2933
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa:A,10581
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa:B,10507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa:C,11747
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa:D,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa:Y,10507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:CLK,2644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:D,11462
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:Q,2644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[27]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[18]:A,10787
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[18]:B,6947
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[18]:C,5874
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[18]:D,4216
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_1[18]:Y,4216
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[6]:CLK,572
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[6]:D,5690
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[6]:Q,572
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIDPMC2[2]:A,8331
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIDPMC2[2]:B,6914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIDPMC2[2]:C,8123
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIDPMC2[2]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIDPMC2[2]:FCI,6876
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIDPMC2[2]:FCO,6876
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIDPMC2[2]:S,7073
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:CLK,-440
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:D,10147
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:Q,-440
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_1:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:CLK,9416
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:D,9319
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:Q,9416
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_neg_115_iv_i[9]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_neg_115_iv_i[9]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_neg_115_iv_i[9]:C,10658
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_neg_115_iv_i[9]:D,10101
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_neg_115_iv_i[9]:Y,10101
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_179:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[7]:CLK,-174
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[7]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[7]:Q,-174
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:D,9608
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[10]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[5]:A,5284
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[5]:B,6329
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[5]:C,8561
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[5]:D,8248
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[5]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[5]:Y,5284
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[8]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_RNO:A,11833
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_RNO:B,11680
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_RNO:C,10528
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_RNO:D,10329
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_pktsel_RNO:Y,10329
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_u_3[10]:A,859
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_u_3[10]:B,768
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_u_3[10]:C,684
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_u_3[10]:D,-621
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_u_3[10]:Y,-621
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:A,3083
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:B,996062
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:C,995972
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:D,2688
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:FCI,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21:FCO,2569
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:D,9608
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[26]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_m2[6]:A,8453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_m2[6]:B,8354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_m2[6]:C,8201
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_m2[6]:D,6288
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_m2[6]:Y,6288
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_11_571_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_11_571_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_11_571_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_11_571_a2:Y,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:D,9548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[23]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_9_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_9_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_9_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_9_i:Y,5453
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:A,11860
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:B,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:C,11749
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:D,10364
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_117:Y,10364
GPIO_OUT_obuf[8]/U0/U_IOENFF:A,
GPIO_OUT_obuf[8]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:C,11493
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_16:IPC,11493
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIAT351[0]:A,8396
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIAT351[0]:B,8359
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIAT351[0]:C,6929
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIAT351[0]:D,8063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIAT351[0]:Y,6929
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK1_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK2_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK3_PAD,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL1,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL2,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD0_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD1_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD2_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GPD3_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:LOCK,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX0_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX1_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX2_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_HOLD_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:NGMUX3_SEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[2],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[3],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[4],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[5],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[6],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PADDR[7],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PCLK,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PENABLE,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_ARST_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_BYPASS_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PLL_POWERDOWN_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PRESET_N,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PSEL,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[0],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[1],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[2],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[3],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[4],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[5],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[6],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWDATA[7],
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:PWRITE,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_1MHZ,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:RCOSC_25_50MHZ,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/INST_CCC_IP:XTLOSC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:C,10658
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:D,10135
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_edge_neg_31_iv_i[2]:Y,10135
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_157:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_un453_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_un453_fixed_config:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_un453_fixed_config:Y,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_5:A,9691
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_5:B,10776
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_5:C,6011
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_5:D,6834
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0_5:Y,6011
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_250_a2_0_a5_0_a2:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_250_a2_0_a5_0_a2:B,11658
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_250_a2_0_a5_0_a2:C,11773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_250_a2_0_a5_0_a2:D,11693
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_1_sqmuxa_0_250_a2_0_a5_0_a2:Y,11658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:A,3014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:B,995904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:C,995863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:D,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_1:FCO,2563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un71_fsmsta_0_o5_0_o2_0:A,4521
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un71_fsmsta_0_o5_0_o2_0:B,4437
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_un71_fsmsta_0_o5_0_o2_0:Y,4437
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[12]:A,9526
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[12]:B,6833
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[12]:C,6762
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[12]:Y,6762
SPI_0_SS0_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS0_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_117:IPB,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOOUTFF:A,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:CLK,8629
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:D,9595
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:EN,9340
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:Q,8629
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un61_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un61_fixed_config:B,10646
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un61_fixed_config:Y,10646
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_170:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel:A,9478
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel:B,7036
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel:C,9871
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel:D,9615
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un5_psel:Y,7036
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[14]:A,6471
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[14]:B,7846
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[14]:C,9645
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[14]:D,9340
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[14]:Y,6471
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:CLK,9387
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:D,8637
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:EN,8203
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:Q,9387
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_0_0_a2:A,9592
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_0_0_a2:B,9558
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_0_0_a2:C,8329
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_0_0_a2:D,9327
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_0_0_a2:Y,8329
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[1]:A,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[1]:B,8274
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[1]:C,11747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[1]:D,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[1]:Y,8274
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[7]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[7]:Y,5782
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:A,8524
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:B,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:C,8419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:D,8268
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNIRE352[1]:Y,7162
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_63:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:CLK,9687
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:D,7230
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:EN,8203
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:Q,9687
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:A,3116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:B,997488
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[0]:Y,2815
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:A,11844
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:B,11673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:C,8226
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:D,7612
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_96:Y,7612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:A,10722
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:B,8355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:C,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:D,11567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns[5]:Y,8355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[1]:A,7563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[1]:B,5731
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[1]:C,7443
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[1]:Y,5731
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[9]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[9]:CLK,8507
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[9]:D,5383
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[9]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[9]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[9]:Q,8507
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[9]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[9]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_44:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[7]:CLK,1739
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[7]:D,6790
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[7]:Q,1739
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[4]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[4]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[4]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[4]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[4]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[4]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[4]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:EN,6803
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[8]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[8]:CLK,771
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[8]:D,10090
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[8]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[8]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[8]:Q,771
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[8]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config:A,4860
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config:B,5147
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config:C,3988
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config:D,2933
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un15_fixed_config:Y,2933
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:CLK,8649
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:D,9452
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:Q,8649
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[4]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_148:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:CLK,9086
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:D,8618
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:Q,9086
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[11]:SLn,
GPIO_OUT_obuf[2]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[2]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:A,3015
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:B,995994
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:C,995904
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:D,2620
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:FCI,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_27:FCO,2569
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[18]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:A,10313
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:B,3174
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_5:FCO,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:CLK,2661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:D,11514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:Q,2661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[45]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:CLK,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:D,8953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:EN,9348
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:Q,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastframe:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:CLK,8385
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:EN,6803
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:Q,8385
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[1]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[4]:A,4293
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[4]:B,3223
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[4]:C,4227
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[4]:D,4071
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[4]:Y,3223
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:CLK,9588
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:D,11410
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:EN,7036
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:Q,9588
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8]:A,996272
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8]:B,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[8]:Y,2866
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_2[1]:A,4357
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_2[1]:B,3107
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_2[1]:C,4109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_2[1]:D,3919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_2[1]:Y,3107
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[0]:A,10630
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[0]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[0]:C,5880
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[0]:D,10147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[0]:Y,5880
GPIO_IN_ibuf[10]/U0/U_IOINFF:A,
GPIO_IN_ibuf[10]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:CLK,8314
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:D,11221
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:EN,8073
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:Q,8314
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[7]:CLK,1629
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[7]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[7]:Q,1629
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_127:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:B,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:C,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:D,11338
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNO[12]:S,8601
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_u_3_RNI1F3M1[3]:A,-722
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_u_3_RNI1F3M1[3]:B,-692
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_u_3_RNI1F3M1[3]:C,1629
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_u_3_RNI1F3M1[3]:D,1455
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_REG_INT_intr_7_u_3_RNI1F3M1[3]:Y,-722
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4:A,10399
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4:B,10126
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4:C,7544
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4:D,7009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo_4:Y,7009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3[6]:A,4953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3[6]:B,6288
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3[6]:C,4690
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3[6]:D,4406
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3[6]:Y,4406
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_55:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_194:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:A,1698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:B,4469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:C,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:D,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[1]:Y,1698
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNIIJ7D2[7]:A,1933
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNIIJ7D2[7]:B,1795
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNIIJ7D2[7]:C,620
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNIIJ7D2[7]:D,-682
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNIIJ7D2[7]:Y,-682
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[7]:B,5926
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[7]:Y,5926
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[8]:A,7024
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[8]:B,8499
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[8]:C,3377
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[8]:D,6765
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[8]:Y,3377
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:CLK,8354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:D,11784
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:Q,8354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_ssel_pos:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:CLK,5951
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:D,11299
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:EN,6844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:Q,5951
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[5]:CLK,-464
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[5]:D,5926
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[5]:Q,-464
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:CLK,9104
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:D,8504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:Q,9104
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[15]:A,10806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[15]:B,10659
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[15]:C,9041
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[15]:D,6960
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0[15]:Y,6960
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:CLK,5609
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:EN,6803
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:Q,5609
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_13:A,8570
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_13:B,8433
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_13:C,5163
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_13:D,4857
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_13:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_13:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_13:Y,4857
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg_1_sqmuxa_0:A,8586
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg_1_sqmuxa_0:B,8106
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg_1_sqmuxa_0:C,8421
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg_1_sqmuxa_0:Y,8106
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_51:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[11]:A,5214
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[11]:B,6589
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[11]:C,8388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[11]:D,8083
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[11]:Y,5214
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_RNO:A,11833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_RNO:B,11750
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_RNO:C,7083
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_RNO:D,11443
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i_RNO:Y,7083
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_33:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[13]:A,5079
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[13]:B,5412
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[13]:C,7238
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[13]:D,6933
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[13]:Y,5079
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[27]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[27]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[27]:C,8456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[27]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:A,6724
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:B,5574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:C,11773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:D,7870
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[25]:Y,5574
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_un341_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_un341_fixed_config:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_un341_fixed_config:Y,10654
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:CLK,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:D,12899
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:Q,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/read_n_hold:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:A,6897
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:B,6857
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPA,6897
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_15:IPB,6857
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:D,9610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[25]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[3]:A,11883
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[3]:B,10393
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[3]:C,7683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[3]:D,6790
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4_RNO[3]:Y,6790
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[7]:CLK,1827
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[7]:D,5926
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[7]:Q,1827
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0_RNO:A,11691
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0_RNO:B,11642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0_RNO:Y,11642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:CLK,9518
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:D,9286
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:Q,9518
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:IPC,
GPIO_OUT_obuf[5]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[5]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_68:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_270:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:CLK,9426
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:D,6064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:Q,9426
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:A,3173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:B,3114
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:C,3024
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:D,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_1:FCO,2778
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:A,6845
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPA,6845
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_20:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_3[6]:A,9369
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_3[6]:B,4649
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_3[6]:C,3335
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_3[6]:D,3350
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_3[6]:Y,3335
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:B,6823
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_11:IPB,6823
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_276:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_3:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_9:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_9:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_9:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_9:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_9:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_9:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:A,2856
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:B,995751
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_1:FCO,2837
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1_o2:A,9646
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1_o2:B,9583
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1_o2:C,9448
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1_o2:D,6913
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1_o2:Y,6913
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:CLK,9427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:D,5673
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:Q,9427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:A,11806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:B,11816
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:C,9437
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:D,9419
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[2]:Y,9419
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_25:IPC,
SPISS0_obuf/U0/U_IOENFF:A,
SPISS0_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_272:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:A,2951
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:B,995836
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_6:FCO,2837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGFRV3[4]:A,8315
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGFRV3[4]:B,6875
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGFRV3[4]:C,8095
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGFRV3[4]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGFRV3[4]:FCI,6876
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGFRV3[4]:FCO,7041
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIGFRV3[4]:S,6875
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:C,11428
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_13:IPC,11428
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_248:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNIP8751[1]:A,10641
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNIP8751[1]:B,11672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNIP8751[1]:C,9325
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNIP8751[1]:D,9290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNIP8751[1]:Y,9290
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[14]:A,6471
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[14]:B,6804
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[14]:C,8630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[14]:D,8325
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[14]:Y,6471
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_29:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:CLK,10784
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:D,8274
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:Q,10784
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:A,3275
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:B,3216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:C,3126
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:D,2880
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_39:FCO,2778
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:C,8020
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:D,6889
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[3]:Y,6889
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:CLK,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:D,11492
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:EN,7036
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:Q,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[3]:CLK,-494
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[3]:D,5926
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[3]:Q,-494
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[3]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_52:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:CLK,8508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:D,8106
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:Q,8508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_2:A,9334
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_2:B,10426
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_2:C,7892
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_2:D,8061
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_2:Y,7892
GPIO_IN_ibuf[6]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[6]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:B,8139
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:C,7995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:D,7676
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/full_out_RNIUSNO:FCO,7676
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNI9C362[1]:A,9596
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNI9C362[1]:B,10815
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNI9C362[1]:Y,9596
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:B,11418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:C,11617
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:IPB,11418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:IPC,11617
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:CLK,1771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:Q,1771
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:CLK,7404
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:D,11757
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:EN,9335
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:Q,7404
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[0]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[14]:A,6331
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[14]:B,7590
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[14]:C,5728
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[14]:D,6776
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[14]:Y,5728
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_26:C,12991
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_26:IPC,12991
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:A,6765
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_12:IPA,6765
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[1]:A,4982
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[1]:B,5805
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[1]:C,3107
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[1]:D,4705
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[1]:Y,3107
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_6:A,437
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_6:B,-621
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_6:C,-709
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_6:D,-819
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_6:Y,-819
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un137_fixed_config_0_a4:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un137_fixed_config_0_a4:B,10605
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un137_fixed_config_0_a4:Y,10605
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:B,11593
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:C,8686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:D,11236
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNI73K54[5]:S,8720
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:B,996251
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s[15]:S,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:B,996250
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[13]:S,996033
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNIKN1H1[0]:A,-672
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNIKN1H1[0]:B,-642
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNIKN1H1[0]:C,1679
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNIKN1H1[0]:D,1505
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3_RNIKN1H1[0]:Y,-672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:B,11410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:C,11493
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:IPB,11410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:IPC,11493
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:CLK,11833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:D,10573
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:Q,11833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_34:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_sn_m7:A,6853
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_sn_m7:B,6450
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_sn_m7:C,6753
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_sn_m7:Y,6450
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:D,11221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:B,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:C,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:IPB,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_12:IPC,13081
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_38:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:A,9545
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:B,9461
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:C,9401
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_filtered_i_o2:Y,9401
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:A,3116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:B,996033
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[13]:Y,2815
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:D,9612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[12]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_2[3]:A,7203
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_2[3]:B,6188
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_2[3]:C,9438
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_2[3]:D,8274
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_2[3]:Y,6188
SPISDI0_ibuf/U0/U_IOPAD:PAD,
SPISDI0_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:B,8229
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:FCI,7707
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:FCO,7707
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI9TT72[2]:S,8907
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa:A,3700
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa:B,3602
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa:Y,3602
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_0_o2_0[0]:A,5490
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_0_o2_0[0]:B,7004
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_0_o2_0[0]:Y,5490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/data_rx_q1:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[12]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:A,2696
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:B,3362
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPA,2696
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_6:IPB,3362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:A,8866
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:B,8816
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:C,8719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:D,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_8:Y,8601
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[25]:A,10456
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[25]:B,7870
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[25]:C,10457
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[25]:Y,7870
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:CLK,6404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:D,5880
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:Q,6404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_a2:A,10543
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_a2:B,10322
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_a2:C,9297
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_a2:Y,9297
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[5]:A,5113
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[5]:B,3893
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[5]:C,9515
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[5]:D,8314
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[5]:Y,3893
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:CLK,1961
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:Q,1961
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[14]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a5_0_a2_5:A,10806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a5_0_a2_5:B,10763
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a5_0_a2_5:C,10659
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a5_0_a2_5:D,10541
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a5_0_a2_5:Y,10541
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNIDVMK[6]:A,6880
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNIDVMK[6]:B,6797
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNIDVMK[6]:Y,6797
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:CLK,9614
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:D,8039
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:EN,4579
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:Q,9614
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_RNO:A,9563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_RNO:B,4920
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_RNO:C,3700
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_2_sqmuxa_RNO:Y,3700
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116:A,11860
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116:B,11800
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116:C,10484
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_116:Y,10484
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[6]:A,5943
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[6]:B,5350
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[6]:C,7419
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[6]:D,7283
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[6]:Y,5350
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_10_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_10_i:B,10605
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_10_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_10_i:Y,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[5]:A,3098
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[5]:B,4442
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[5]:C,3429
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[5]:Y,3098
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_c1:A,7368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_c1:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_c1:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[7]:CLK,1642
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[7]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[7]:Q,1642
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:A,1733
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:B,2843
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_2:FCO,1695
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un117_fixed_config_0_a4:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un117_fixed_config_0_a4:B,10646
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un117_fixed_config_0_a4:Y,10646
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_47:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_203:IPB,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOPAD:D,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOPAD:E,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:CLK,2582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:D,11410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:Q,2582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[35]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:CLK,9677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:D,10512
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:Q,9677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[7]:B,5690
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[7]:Y,5690
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:CLK,5925
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:D,8260
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:EN,6986
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:Q,5925
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_197:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_5:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:A,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:B,995904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:C,995814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:D,2576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_9:FCO,2559
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_178:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a3_0[3]:A,10610
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a3_0[3]:B,10627
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a3_0[3]:C,7892
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a3_0[3]:D,9287
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a3_0[3]:Y,7892
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_157:A,10699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_157:B,11723
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_157:C,10592
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_157:Y,10592
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_0[8]:A,-356
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_0[8]:B,-478
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_0[8]:C,-477
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_0[8]:D,-619
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_0[8]:Y,-619
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_0:A,9417
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_0:B,11742
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_0:C,9101
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_0:D,9009
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO_0:Y,9009
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_o2:A,6755
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_o2:B,6676
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_o2:C,6711
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_o2:Y,6676
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:CLK,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:Q,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[25]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:CLK,6960
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:D,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:EN,5961
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:Q,6960
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:CLK,10591
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:D,11706
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:Q,10591
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_18:A,3932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_18:B,8523
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_18:C,5257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_18:D,4956
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_18:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_18:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_18:Y,3932
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_o2_0:A,7017
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_o2_0:B,8098
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_o2_0:Y,7017
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_8:C,13128
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_8:IPC,13128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_1[1]:A,5180
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_1[1]:B,7389
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_1[1]:C,3107
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_1[1]:D,4183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_1[1]:Y,3107
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_153:IPB,
SPISDO1_obuf/U0/U_IOOUTFF:A,
SPISDO1_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_2:C,13122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_2:IPC,13122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m58:A,9453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m58:B,9362
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m58:C,9294
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m58:D,9116
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m58:Y,9116
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[24]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[24]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[24]:C,8481
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[24]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[4]:A,5438
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[4]:B,4962
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[4]:C,7206
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[4]:D,6901
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[4]:Y,4962
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_17:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_23:B,
PWM_obuf[2]/U0/U_IOPAD:D,
PWM_obuf[2]/U0/U_IOPAD:E,
PWM_obuf[2]/U0/U_IOPAD:PAD,
SPISDO1_obuf/U0/U_IOENFF:A,
SPISDO1_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:CLK,9432
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:EN,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:Q,9432
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[7]:A,7364
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[7]:B,9947
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[7]:Y,7364
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2_0[3]:A,7373
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2_0[3]:B,8447
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2_0[3]:Y,7373
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[5]:CLK,-387
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[5]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[5]:Q,-387
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_21:EN,12736
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_21:IPENn,12736
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int_RNO:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int_RNO:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int_RNO:C,11724
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int_RNO:D,11606
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/txrdy_int_RNO:Y,11606
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_2[4]:A,4674
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_2[4]:B,3411
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_2[4]:C,4364
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_2[4]:D,3424
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_2[4]:Y,3411
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[15]:A,7419
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[15]:B,5803
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[15]:C,5727
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[15]:Y,5727
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_113:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:A,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:B,995879
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:C,995797
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:D,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_1:FCO,2559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:D,9559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:A,3033
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:B,995931
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:C,995882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:D,2582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_9:FCO,2563
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_GPOUT_GPIO_OUT_i_23[11]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_GPOUT_GPIO_OUT_i_23[11]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_REG_GPOUT_GPIO_OUT_i_23[11]:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[6]:B,5926
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[6]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6_RNO[6]:Y,5926
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:D,9631
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[24]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO1:A,10796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO1:B,8292
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO1:C,10660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_CO1:Y,8292
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_35:IPENn,
SPI_0_SS0_F2M_ibuf/U0/U_IOPAD:PAD,
SPI_0_SS0_F2M_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:A,2394
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:B,3377
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPA,2394
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_3:IPB,3377
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:CLK,6848
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:D,5825
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:Q,6848
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[5]:A,5877
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[5]:B,5284
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[5]:C,7522
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[5]:D,7217
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[5]:Y,5284
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[8]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[8]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[8]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[8]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[8]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[8]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[8]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[8]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:A,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[3]:Y,10726
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[4],4354
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[5],4244
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[6],3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[7],3924
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[8],3914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[0],4228
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[10],4238
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[11],3932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[12],5166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[13],4863
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[14],5257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[15],4956
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[1],3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[2],4344
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[3],4010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[4],5257
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[5],4932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[6],5337
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[7],4987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[8],4196
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[9],3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[4],12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[5],13007
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[6],12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[7],12965
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[8],12993
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[0],11686
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[10],11490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[11],11522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[12],11575
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[13],11456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[14],11377
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[15],11418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[1],11550
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[2],11624
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[3],11518
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[4],11684
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[5],11571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[6],11617
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[7],11898
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[8],11708
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[9],11499
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WEN,6029
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:CLK,2826
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:D,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:Q,2826
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m22:A,4989
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m22:B,4956
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m22:C,4737
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m22:D,4717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m22:Y,4717
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[6]:A,4746
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[6]:B,4406
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[6]:C,3389
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[6]:D,3335
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[6]:Y,3335
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_2:IPC,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_8:IPC,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:CLK,12821
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:D,12954
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:Q,12821
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_clk_base:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_neg_103_iv_i[8]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_neg_103_iv_i[8]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_neg_103_iv_i[8]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_neg_103_iv_i[8]:D,10090
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_neg_103_iv_i[8]:Y,10090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_1[0]:A,5176
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_1[0]:B,7385
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_1[0]:C,3103
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_1[0]:D,4179
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_1[0]:Y,3103
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_15:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_1_i:Y,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:CLK,3344
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:Q,3344
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[15]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_un79_baud_clock:A,9300
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_un79_baud_clock:B,10446
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_par_calc_un79_baud_clock:Y,9300
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:B,996041
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[2]:S,996340
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_59:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[3]:B,5690
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[3]:C,11734
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[3]:Y,5690
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:C,12986
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:IPC,12986
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[10]:A,7028
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[10]:B,8454
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[10]:C,3381
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[10]:D,6769
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[10]:Y,3381
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[6]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[6]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[6]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[6]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[6]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_0_a2[1]:A,9686
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_0_a2[1]:B,10771
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_0_a2[1]:Y,9686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:A,9195
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:B,9139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:C,9051
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:D,8941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_1:Y,8941
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:CLK,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:D,8186
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:Q,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_123:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[0]:A,8330
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[0]:B,11819
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_RNO[0]:Y,8330
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2[8]:A,5194
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2[8]:B,3377
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2[8]:C,9487
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2[8]:D,9353
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2[8]:Y,3377
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[3]:CLK,-722
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[3]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[3]:Q,-722
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:B,10655
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_i:Y,5453
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:C,13015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_15:IPC,13015
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[6]:CLK,865
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[6]:D,9928
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[6]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[6]:Q,865
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:A,996283
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:B,3018
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[5]:Y,2815
SPI_0_CLK_M2F_obuf/U0/U_IOPAD:D,
SPI_0_CLK_M2F_obuf/U0/U_IOPAD:E,
SPI_0_CLK_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_278:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:CLK,6503
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:D,11379
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:EN,6844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:Q,6503
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:CLK,7281
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:D,10441
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:Q,7281
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:A,6895
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:B,6791
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPA,6895
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_19:IPB,6791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa:A,8698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa:B,7087
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa:C,8053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa:Y,7087
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIS6KB1[0]:A,11833
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIS6KB1[0]:B,10479
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIS6KB1[0]:C,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIS6KB1[0]:D,11581
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIS6KB1[0]:Y,10479
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_INTR_reg_111[7]:A,10160
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_INTR_reg_111[7]:B,5591
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_INTR_reg_111[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_INTR_reg_111[7]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_INTR_reg_111[7]:Y,5591
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[12]:A,6154
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[12]:B,7199
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[12]:C,9415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[12]:D,9110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[12]:Y,6154
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i[2]:A,813
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i[2]:B,794
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i[2]:C,603
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i[2]:D,584
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i[2]:Y,584
GPIO_OUT_obuf[7]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[7]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2:A,7250
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2:B,10543
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2:C,5490
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2:D,5822
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2:Y,5490
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2[0]:A,9663
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2[0]:B,7812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2[0]:C,10621
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2[0]:D,10399
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2[0]:Y,7812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[3]:A,9482
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[3]:B,10572
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[3]:C,11780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[3]:D,11616
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[3]:Y,9482
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:D,9568
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[17]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:CLK,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:D,9386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:Q,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[7]:A,4755
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[7]:B,4676
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[7]:C,3182
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[7]:D,3319
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[7]:Y,3182
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:CLK,9369
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:D,5880
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:Q,9369
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[0]:A,11898
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[0]:B,11673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[0]:C,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO[0]:Y,7162
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a2_0_a5_0_a2_3:A,10813
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a2_0_a5_0_a2_3:B,8543
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a2_0_a5_0_a2_3:C,10666
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a2_0_a5_0_a2_3:D,10548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m47_0_a2_0_a5_0_a2_3:Y,8543
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_0[6]:A,10846
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_0[6]:B,10777
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_0[6]:C,10576
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_0[6]:D,10490
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_0[6]:Y,10490
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:CLK,3073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:D,11470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:Q,3073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[32]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[6]:CLK,-586
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[6]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[6]:Q,-586
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:C,10646
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:D,10149
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_both_19_iv_i[1]:Y,10149
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[2]:A,11790
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[2]:B,11781
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[2]:C,4567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[2]:Y,4567
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[4]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[4]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[4]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[4]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[4]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[4]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[4]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:C,13006
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:IPC,13006
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:CLK,8146
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:D,6889
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:Q,8146
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[15]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[15]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[15]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[15]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[15]:Y,7278
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_96:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_0:C,8208
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_0:IPC,8208
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_2_sqmuxa:A,10836
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_2_sqmuxa:B,10799
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_2_sqmuxa:Y,10799
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:CLK,7467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:D,11769
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:EN,9335
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:Q,7467
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[25]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10_RNIK6G46:A,3976
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10_RNIK6G46:B,2394
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10_RNIK6G46:C,3238
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10_RNIK6G46:D,3146
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10_RNIK6G46:Y,2394
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_3_RNII70S[7]:A,-819
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_3_RNII70S[7]:B,-789
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_3_RNII70S[7]:C,1532
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_3_RNII70S[7]:D,1358
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_3_RNII70S[7]:Y,-819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:B,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:C,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:IPB,13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_12:IPC,13081
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[9]:A,5265
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[9]:B,6488
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[9]:C,5225
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[9]:D,4931
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[9]:Y,4931
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[4]:A,9876
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[4]:B,9577
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[4]:C,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[4]:Y,9577
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:A,2981
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:B,995960
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:C,995870
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:D,2586
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:FCI,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_9:FCO,2569
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:A,1809
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:B,2911
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_6:FCO,1695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:A,10604
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:B,10627
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:C,9543
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:D,9452
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_105_mux_i:Y,9452
GPIO_OUT_obuf[6]/U0/U_IOENFF:A,
GPIO_OUT_obuf[6]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIH6I02:A,10573
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIH6I02:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIH6I02:Y,10573
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:CLK,9113
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:D,11399
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:EN,7036
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:Q,9113
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[0]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_106:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:D,9446
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:CLK,6732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:D,8926
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:Q,6732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m76:A,10717
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m76:B,10646
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m76:C,10558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m76:D,10440
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m76:Y,10440
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3:CLK,6980
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3:EN,6803
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3:Q,6980
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_3:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_21:EN,10352
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_21:IPENn,10352
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:CLK,11750
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:D,9594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:EN,12694
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:Q,11750
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_int:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0[6]:A,3543
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0[6]:B,3414
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0[6]:C,8040
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0[6]:D,3335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0[6]:Y,3335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_27:C,8420
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_27:IPC,8420
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[0]:A,9747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[0]:B,7417
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[0]:C,10658
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[0]:D,10537
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[0]:Y,7417
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:CLK,9573
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:D,7364
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:EN,8203
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:Q,9573
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/iPRDATA[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:CLK,2837
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:Q,2837
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2_RNISMTG:A,6762
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2_RNISMTG:B,7116
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2_RNISMTG:Y,6762
GPIO_OUT_obuf[1]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[1]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:A,996349
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:B,3018
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[1]:Y,2815
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_neg_79_iv_i[6]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_neg_79_iv_i[6]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_neg_79_iv_i[6]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_neg_79_iv_i[6]:D,9928
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_neg_79_iv_i[6]:Y,9928
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1_RNIIRUI:A,3469
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1_RNIIRUI:B,2606
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1_RNIIRUI:C,5610
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1_RNIIRUI:D,3686
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1_RNIIRUI:Y,2606
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:B,11616
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:C,11418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:IPB,11616
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:IPC,11418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:CLK,7196
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:D,4959
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:Q,7196
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:CLK,7217
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:D,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:EN,5961
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:Q,7217
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[5]:SLn,
SPI_0_SS4_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS4_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:CLK,8499
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:D,11400
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:EN,7080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:Q,8499
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:CLK,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:D,11514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:Q,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[45]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_24:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:CLK,8336
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:D,11201
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:EN,8073
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:Q,8336
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[7]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:A,11914
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:B,9686
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:C,11731
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:D,11614
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay_RNO[1]:Y,9686
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:CLK,9238
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:D,11673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:Q,9238
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[0]:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[0]:B,9286
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[0]:C,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[0]:D,11529
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[0]:Y,9286
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[3]:A,11745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[3]:B,11899
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[3]:Y,11745
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_0_a2_RNID2KA:A,5707
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_0_a2_RNID2KA:B,5921
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_0_a2_RNID2KA:Y,5707
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[10]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[10]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[10]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[10]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[10]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[10]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[10]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[10]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[10]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[3],4414
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[4],4719
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[5],4497
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[6],4141
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[0],4406
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[1],4141
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[2],4509
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[3],4440
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[4],4413
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[5],4347
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[6],4404
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT[7],4393
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[3],10824
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[4],11214
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[5],11115
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[6],11113
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[0],11541
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[1],11428
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[2],11462
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[3],11553
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[4],11493
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[5],11418
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[6],11337
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[7],11324
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WEN,8055
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[29]:A,8018
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[29]:B,9554
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[29]:C,8201
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[29]:Y,8018
GPIO_OUT_obuf[11]/U0/U_IOENFF:A,
GPIO_OUT_obuf[11]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:CLK,2644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:D,11462
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:EN,7087
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:Q,2644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[11]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_105:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0[5]:A,3860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0[5]:B,3731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0[5]:C,8357
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0[5]:D,3652
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_0[5]:Y,3652
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[4]:A,11868
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[4]:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[4]:C,9297
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[4]:D,9073
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[4]:Y,9073
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:A,6887
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:B,5574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:C,7024
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[0]:Y,5574
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[25]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[25]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[25]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[25]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[25]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:CLK,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:EN,7087
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:Q,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[3]:CLK,9600
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[3]:D,5591
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[3]:Q,9600
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:C,8552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:IPC,8552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[5]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[5]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[5]:C,8421
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[5]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5FG93[5]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5FG93[5]:B,8947
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5FG93[5]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5FG93[5]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5FG93[5]:FCI,8871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5FG93[5]:FCO,8871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI5FG93[5]:S,8909
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0:A,10714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0:B,10624
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0:C,8474
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0:D,9213
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0:Y,8474
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[10]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[10]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[10]:CLK,859
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[10]:D,10188
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[10]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[10]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[10]:Q,859
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[10]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[10]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIGMLG1_0:A,10853
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIGMLG1_0:B,10754
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIGMLG1_0:C,10693
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIGMLG1_0:D,10573
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIGMLG1_0:Y,10573
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un10_spi_clk_tick_i_o3:A,8357
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un10_spi_clk_tick_i_o3:B,9460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un10_spi_clk_tick_i_o3:Y,8357
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_2[4]:A,-476
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_2[4]:B,-552
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_2[4]:C,-612
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_2[4]:Y,-612
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[4]:A,4959
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[4]:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[4]:Y,4959
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[9]:A,5265
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[9]:B,5598
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[9]:C,7423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[9]:D,7118
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[9]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[9]:Y,5265
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:CLK,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:D,11513
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:Q,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[4]:A,5294
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[4]:B,6519
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[4]:C,5256
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[4]:D,4962
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[4]:Y,4962
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:A,11883
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:C,8391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[1]:Y,8391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_3:A,10620
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_3:B,10624
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_3:C,10550
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_tick_3:Y,10550
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:CLK,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:Q,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:B,12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:C,13110
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:IPB,12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_11:IPC,13110
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:EN,6803
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:CLK,6046
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:D,11492
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:EN,6844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:Q,6046
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:C,13063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:IPC,13063
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:A,3292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:B,3233
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:C,3143
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:D,2897
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21:FCO,2778
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_2_1:A,9774
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_2_1:B,9696
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_2_1:C,9608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_2_1:D,9522
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_2_1:Y,9522
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:CLK,-672
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:Q,-672
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[0]:SLn,
GPIO_IN_ibuf[10]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[10]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_10_0_a2:A,8333
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_10_0_a2:B,8329
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_10_0_a2:Y,8329
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:CLK,3487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:EN,6111
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:Q,3487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m19:A,8206
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m19:B,6997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m19:C,9759
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m19:D,9775
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m19:Y,6997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:A,9438
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:B,9382
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:C,9294
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:D,9184
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4:Y,9184
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:CLK,774
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:Q,774
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:D,9606
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[11]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_161:IPB,
GPIO_OUT_obuf[3]/U0/U_IOENFF:A,
GPIO_OUT_obuf[3]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:CLK,3033
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:D,11492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:Q,3033
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:A,9690
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:B,8543
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:C,10675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:D,10565
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_104_mux_i:Y,8543
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_193:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_26:C,13022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_26:IPC,13022
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:CLK,8291
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:D,11646
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:Q,8291
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_both_43_iv_i[3]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_both_43_iv_i[3]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_both_43_iv_i[3]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_both_43_iv_i[3]:D,10240
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_both_43_iv_i[3]:Y,10240
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i[9]:A,666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i[9]:B,647
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i[9]:C,456
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i[9]:D,437
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i[9]:Y,437
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:A,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:B,995921
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:C,995831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:D,2593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_15:FCO,2559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_11:A,8517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_11:B,8380
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_11:C,5159
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_11:D,4810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_11:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_11:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_11:Y,4810
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2_0_2[1]:A,10828
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2_0_2[1]:B,9696
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2_0_2[1]:C,10748
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2_0_2[1]:D,10572
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2_0_2[1]:Y,9696
MONITOR_MISO_obuf/U0/U_IOOUTFF:A,
MONITOR_MISO_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:CLK,6219
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:D,5574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:Q,6219
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[28]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_1:A,8491
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_1:B,6877
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_1:C,6801
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_1:Y,6801
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:CLK,7368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:D,9508
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:EN,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:Q,7368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:CLK,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:Q,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[10]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:A,3056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:B,995989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:C,995899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:D,2661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_39:FCO,2559
MONITOR_MISO_obuf/U0/U_IOENFF:A,
MONITOR_MISO_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_i_o2_i_o2[4]:A,9526
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_i_o2_i_o2[4]:B,10542
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_i_o2_i_o2[4]:C,9340
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_o2_i_o2_i_o2[4]:Y,9340
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[8]:A,9587
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[8]:B,9022
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[8]:C,6572
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[8]:Y,6572
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv:A,9572
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv:B,8095
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv:C,11634
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv:D,10519
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_full_indicator_fifo_write_xhdl6_7_iv:Y,8095
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:D,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_q1:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_11:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_24:C,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_24:IPC,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[5]:A,11803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[5]:B,11941
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[5]:Y,11803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:B,11456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:C,11684
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:IPB,11456
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:IPC,11684
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO_0[1]:A,10814
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO_0[1]:B,4719
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO_0[1]:C,10647
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO_0[1]:D,10513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO_0[1]:Y,4719
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_231:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:A,11898
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:C,10484
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:D,10492
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_118:Y,10484
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[8]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[8]:CLK,680
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[8]:D,10090
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[8]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[8]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[8]:Q,680
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[8]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[8]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIN47H6[5]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIN47H6[5]:B,9453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIN47H6[5]:C,9316
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIN47H6[5]:D,8985
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIN47H6[5]:FCI,9267
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIN47H6[5]:S,8985
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:B,13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:C,13133
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:IPB,13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:IPC,13133
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_22:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:CLK,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:D,7320
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:Q,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[2]:SLn,
GPIO_IN_ibuf[4]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[4]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[20]:A,10718
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[20]:B,10594
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[20]:C,7897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[20]:D,5707
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[20]:Y,5707
GPIO_OUT_obuf[9]/U0/U_IOPAD:D,
GPIO_OUT_obuf[9]/U0/U_IOPAD:E,
GPIO_OUT_obuf[9]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:A,8271
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:B,8172
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:C,8119
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:D,8020
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un2_temp_xhdl5:Y,8020
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:A,9633
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:B,9577
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:C,9473
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:D,9359
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_2:Y,9359
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_243:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_21:B,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[1]:A,7001
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[1]:B,8681
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[1]:C,5731
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[1]:D,6187
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[1]:Y,5731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_fe:A,8404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_fe:B,8368
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_fe:Y,8368
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_132:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:CLK,10717
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:D,10491
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:Q,10717
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_1:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_pos_103_iv_i[8]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_pos_103_iv_i[8]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_pos_103_iv_i[8]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_pos_103_iv_i[8]:D,10090
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_pos_103_iv_i[8]:Y,10090
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first_1:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first_1:B,11727
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first_1:C,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first_1:Y,11727
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a5_0_a2_2:A,9372
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a5_0_a2_2:B,9314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a5_0_a2_2:C,9210
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a5_0_a2_2:D,9053
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a5_0_a2_2:Y,9053
GPIO_IN_ibuf[6]/U0/U_IOINFF:A,
GPIO_IN_ibuf[6]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:A,11860
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:C,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:D,10254
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_bit_cnt_4[3]:Y,8272
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:CLK,9603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:D,11806
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:Q,9603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_davailable:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:A,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:B,3131
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:C,3041
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:D,2795
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_9:FCO,2778
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_16:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:B,12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:IPB,12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:A,10366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:B,3225
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_8:FCO,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:CLK,2576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:D,11410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:Q,2576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[35]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_un323_fixed_config_0_x2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_un323_fixed_config_0_x2:B,10597
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_un323_fixed_config_0_x2:Y,10597
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_20:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5:A,10398
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5:B,10126
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5:C,7544
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5:D,7009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo_5:Y,7009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[12]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[12]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[12]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[12]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[12]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[27]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_5[0]:A,6008
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_5[0]:B,5134
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_5[0]:C,3401
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_5[0]:D,3346
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_5[0]:Y,3346
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[4]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[4]:CLK,-380
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[4]:D,10106
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[4]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[4]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[4]:Q,-380
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[4]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3_0_0:A,8907
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3_0_0:B,9154
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3_0_0:C,3276
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3_0_0:D,4341
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un3_counter_d_0_a3_0_0:Y,3276
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[1]:CLK,8383
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[1]:EN,6978
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[1]:Q,8383
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:A,1885
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:B,2979
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_10:FCO,1695
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_both_91_iv_i[7]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_both_91_iv_i[7]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_both_91_iv_i[7]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_both_91_iv_i[7]:D,9906
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_edge_both_91_iv_i[7]:Y,9906
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2[3]:A,9723
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2[3]:B,9544
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2[3]:C,9595
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_o2[3]:Y,9544
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_14:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:CLK,8063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:D,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:EN,7227
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:Q,8063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg_empty:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_6:C,4123
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_6:IPC,4123
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:CLK,6729
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:D,8403
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:Q,6729
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff:SLn,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOENFF:A,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:C,12993
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_35:IPC,12993
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_9:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_1:A,10792
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_1:B,10748
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_1:Y,10748
GPIO_OUT_obuf[8]/U0/U_IOPAD:D,
GPIO_OUT_obuf[8]/U0/U_IOPAD:E,
GPIO_OUT_obuf[8]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un3_psel:A,9228
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un3_psel:B,8798
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un3_psel:C,7036
SF2_MSS_sys_sb_0/CoreUARTapb_0/p_CtrlReg1Seq_un3_psel:Y,7036
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[5]:CLK,-271
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[5]:D,10023
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[5]:EN,4527
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[5]:Q,-271
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:CLK,10688
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:D,8329
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:Q,10688
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:CLK,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:D,11492
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:EN,7036
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:Q,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un2_penable:A,3732
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un2_penable:B,5463
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un2_penable:C,3514
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un2_penable:D,3770
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un2_penable:Y,3514
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:CLK,7634
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:D,11201
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:EN,7085
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:Q,7634
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:CLK,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:Q,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i_a4[9]:A,845
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i_a4[9]:B,793
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i_a4[9]:C,727
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i_a4[9]:D,647
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i_a4[9]:Y,647
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_1_0:A,4583
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_1_0:B,4280
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_1_0:C,4090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_1_0:D,3552
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_1_0:Y,3552
GPIO_IN_ibuf[11]/U0/U_IOINFF:A,
GPIO_IN_ibuf[11]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_33:IPENn,
GPIO_OUT_obuf[10]/U0/U_IOPAD:D,
GPIO_OUT_obuf[10]/U0/U_IOPAD:E,
GPIO_OUT_obuf[10]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_1:A,9085
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_1:B,8782
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_1:C,7100
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa_1:Y,7100
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:A,6188
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:B,6035
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:C,7892
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:D,10223
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[3]:Y,6035
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:CLK,3157
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:Q,3157
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[4]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_281:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:CLK,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:D,12899
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:Q,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_out_xhdl0:SLn,
SF2_MSS_sys_sb_0/OR2_1_RNIFPO2:A,
SF2_MSS_sys_sb_0/OR2_1_RNIFPO2:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_2[0]:A,4349
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_2[0]:B,3103
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_2[0]:C,4105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_2[0]:D,3915
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_2[0]:Y,3103
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[15]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[15]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[15]:C,8458
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[15]:Y,7278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:A,9142
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:B,9086
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:C,8998
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:D,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/UG10_make_baud_cntr2_un2_baud_cntr_7:Y,8888
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO:A,9328
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO:B,9230
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO:D,9401
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2_RNO:Y,9230
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:A,9355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:B,9285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:C,9197
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:D,9119
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_5:Y,9119
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[11]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[1]:A,4109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[1]:B,4442
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[1]:C,6268
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[1]:D,5963
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[1]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[1]:Y,4109
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:CLK,4218
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:D,4719
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:Q,4218
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[3]:A,4664
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[3]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNO[3]:Y,4664
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIB4O13[1]:A,6744
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIB4O13[1]:B,3514
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIB4O13[1]:C,9209
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIB4O13[1]:D,6547
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIB4O13[1]:Y,3514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[2]:A,5330
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[2]:B,5671
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[2]:C,7486
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[2]:D,7181
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[2]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[2]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[2]:Y,5330
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_27:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_3[4]:A,3554
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_3[4]:B,3379
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_3[4]:C,4877
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_3[4]:D,4645
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_3[4]:Y,3379
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[5]:A,9791
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[5]:B,7964
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[5]:C,7364
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO_0[5]:Y,7364
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:CLK,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:Q,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_5_0_0:A,10591
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_5_0_0:B,10394
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_5_0_0:C,10455
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_5_0_0:D,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_5_0_0:Y,10343
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_182:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[3]:A,11806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[3]:B,7260
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[3]:C,5979
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[3]:D,5490
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8[3]:Y,5490
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:D,11379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[3]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[3]:C,11734
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[3]:Y,5782
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[1]:A,9876
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[1]:B,9577
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[1]:C,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2_1_1[1]:Y,9577
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:CLK,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:Q,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:CLK,9393
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:EN,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:Q,9393
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[22]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[22]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[22]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[22]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[22]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n3:A,10693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n3:B,8504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n3:C,11716
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n3:Y,8504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[2]:A,10685
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[2]:B,6064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[2]:C,11608
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[2]:D,11614
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[2]:Y,6064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_1_sqmuxa_1:A,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_1_sqmuxa_1:B,8200
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_1_sqmuxa_1:Y,6011
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_1_sqmuxa_i_0_o2:A,10784
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_1_sqmuxa_i_0_o2:B,10720
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_1_sqmuxa_i_0_o2:C,10624
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_1_sqmuxa_i_0_o2:Y,10624
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_27:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_27:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:A,3241
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:B,3182
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:C,3092
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:D,2846
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_45:FCO,2778
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_un603_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_un603_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_un603_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[2]:A,8124
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[2]:B,7036
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[2]:C,8061
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[2]:D,7955
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[2]:Y,7036
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:CLK,5823
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:D,7009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:Q,5823
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_txfifo:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[0]:EN,6711
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:CLK,2593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:D,11379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:Q,2593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[21]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:A,3022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:B,995955
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:C,995865
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:D,2627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_45:FCO,2559
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:CLK,11899
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:D,8274
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:Q,11899
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_ov:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[13]:A,8616
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[13]:B,7002
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[13]:C,6925
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[13]:D,4939
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[13]:Y,4939
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_23:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_msrxp_strobe:A,11717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_msrxp_strobe:B,11745
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_msrxp_strobe:Y,11717
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:A,10417
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:B,3276
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_11:FCO,3081
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:CLK,10720
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:D,8274
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:Q,10720
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:D,11366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[13]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2:A,3424
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2:B,3485
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_sn_m2:Y,3424
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_RNIEQ4S:A,10557
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_RNIEQ4S:B,11595
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_RNIEQ4S:C,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_state_RNIEQ4S:Y,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_24:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_24:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11:CLK,4595
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11:EN,6711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11:Q,4595
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[17]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[17]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[17]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[17]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[17]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[9]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[9]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[9]:CLK,570
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[9]:D,10101
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[9]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[9]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[9]:Q,570
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[9]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[9]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:CLK,4123
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:D,4567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:Q,4123
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2_RNIS3J51:A,6391
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2_RNIS3J51:B,6293
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2_RNIS3J51:C,5046
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2_RNIS3J51:D,4920
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2_RNIS3J51:Y,4920
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_3:A,9780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_3:B,9708
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_3:C,8356
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un26_adrcompen_NE_3:Y,8356
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[0]:A,7125
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[0]:B,7103
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[0]:C,5182
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[0]:D,3969
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_0[0]:Y,3969
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15_FCINST1:CO,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_15_FCINST1:FCI,3081
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_3_sqmuxa_0_a5_0_a2:A,3921
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_3_sqmuxa_0_a5_0_a2:B,5937
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_3_sqmuxa_0_a5_0_a2:Y,3921
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_both_79_iv_i[6]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_both_79_iv_i[6]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_both_79_iv_i[6]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_both_79_iv_i[6]:D,9928
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_edge_both_79_iv_i[6]:Y,9928
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_33:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:CLK,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:Q,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[4]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_237:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_16:A,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_16:B,8432
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_16:C,5166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_16:D,4863
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_16:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_16:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_16:Y,3847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[0]:A,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[0]:B,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_xmit_cntr_3_1_SUM[0]:Y,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:CLK,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:D,10771
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:Q,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[3]:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[3]:B,11812
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[3]:C,4906
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[3]:Y,4906
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:CLK,6694
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:D,11658
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:EN,11565
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:Q,6694
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:D,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[0]:A,5047
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[0]:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[0]:Y,5047
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:CLK,9611
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:D,3851
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:Q,9611
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:CLK,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:D,12907
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:Q,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_pktsel:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:CLK,3147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:D,11470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:Q,3147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[16]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:B,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:C,11078
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:IPB,10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:IPC,11078
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:CLK,9211
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:D,9073
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:Q,9211
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1]:A,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1]:B,996297
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[1]:Y,2964
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_u_2[10]:A,-485
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_u_2[10]:B,-561
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_u_2[10]:C,-621
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_u_2[10]:Y,-621
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:A,1942
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:B,3030
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_13:FCO,1695
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:CLK,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:D,9531
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:Q,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/read_n_hold:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[6]:A,8041
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[6]:B,7364
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[6]:C,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[6]:D,8355
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[6]:Y,7364
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:A,8434
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:C,9348
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[0]:Y,8434
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:CLK,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:D,4803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:Q,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_o4[5]:A,942
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_o4[5]:B,867
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_o4[5]:C,816
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_o4[5]:Y,816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIET9P8[4]:A,8132
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIET9P8[4]:B,7707
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIET9P8[4]:C,3364
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIET9P8[4]:Y,3364
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_RXBUS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_RXBUS_USBA_DATA1_MGPIO3A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TXBUS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TXBUS_USBA_DATA0_MGPIO2A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TX_EBL_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_BASE,2394
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_MDDR_APB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:COLF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CONFIG_PRESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CRSF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DM_IN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQS_IN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_DQ_IN[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_FIFO_WE_IN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:DRAM_FIFO_WE_IN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2HCALIB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[0],2788
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[1],-819
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2H_INTERRUPT[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2_DMAREADY[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F2_DMAREADY[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_AVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_HOSTDISCON,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_IDDIG,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_LINESTATE[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_LINESTATE[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_M3_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_PLL_LOCK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXACTIVE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXERROR,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_RXVALIDH,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_SESSEND,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_TXREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VBUSVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_VSTATUS[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FAB_XDATAIN[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FPGA_MDDR_ARESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:FPGA_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARADDR_HADDR1[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARBURST_HTRANS1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARBURST_HTRANS1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARID_HSEL1[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLEN_HBURST1[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLOCK_HMASTLOCK1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARLOCK_HMASTLOCK1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARSIZE_HSIZE1[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARSIZE_HSIZE1[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_ARVALID_HWRITE1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWADDR_HADDR0[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWBURST_HTRANS0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWBURST_HTRANS0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWID_HSEL0[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLEN_HBURST0[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLOCK_HMASTLOCK0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWLOCK_HMASTLOCK0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWSIZE_HSIZE0[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWSIZE_HSIZE0[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_AWVALID_HWRITE0,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_BREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_DMAREADY[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_DMAREADY[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ADDR[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_ENABLE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_MASTLOCK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_READY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SEL,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SIZE[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_SIZE[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_TRANS1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WDATA[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_FM0_WRITE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[0],3988
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[12],3271
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[13],4071
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[14],3223
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[15],3496
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[1],4014
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[2],2394
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[3],2837
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[4],2534
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[5],2674
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[6],3482
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[7],4126
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ADDR[8],5805
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_ENABLE,4594
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[0],2698
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[10],3381
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[11],3362
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[12],5551
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[13],4939
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[14],5728
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[15],5727
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[16],6823
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[17],6765
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[18],6766
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[19],6920
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[1],2394
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[20],6897
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[21],6830
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[22],6815
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[23],6799
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[24],6895
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[25],6845
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[26],6895
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[27],6857
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[28],6797
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[29],6801
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[2],2791
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[30],6812
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[31],6791
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[3],2705
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[4],2696
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[5],2627
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[6],2693
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[7],2715
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[8],3377
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RDATA[9],3413
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_READY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_RESP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_SEL,4293
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[0],10147
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[10],10188
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[11],10128
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[12],11514
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[13],11366
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[14],11582
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[15],11470
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[16],11686
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[17],11550
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[18],11624
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[19],11518
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[1],10149
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[20],11684
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[21],11571
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[22],11617
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[23],11898
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[24],11708
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[25],11499
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[26],11490
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[27],11522
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[28],11575
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[29],11456
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[2],10135
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[30],11377
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[31],11418
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[3],10223
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[4],10106
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[5],10023
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[6],9928
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[7],9140
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[8],10090
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WDATA[9],10101
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_HM0_WRITE,4992
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_RMW_AXI,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_RREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[32],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[33],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[34],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[35],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[36],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[37],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[38],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[39],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[40],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[41],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[42],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[43],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[44],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[45],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[46],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[47],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[48],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[49],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[50],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[51],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[52],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[53],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[54],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[55],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[56],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[57],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[58],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[59],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[60],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[61],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[62],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[63],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WDATA_HWDATA01[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WID_HREADY01[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WLAST,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WSTRB[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:F_WVALID,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:GTX_CLKPF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_BCLK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SCL_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SCL_USBC_DATA1_MGPIO31B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SDA_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C0_SDA_USBC_DATA0_MGPIO30B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_BCLK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SCL_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SCL_USBA_DATA4_MGPIO1A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SDA_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:I2C1_SDA_USBA_DATA3_MGPIO0A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PADDR[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PENABLE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PSEL,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWDATA[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDDR_FABRIC_PWRITE,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MDIF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO0A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO10A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO11A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO11B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO12A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO13A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO14A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO15A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO16A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO17B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO18B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO19B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO1A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO20B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO21B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO22B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO24B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO25A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO25B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO26A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO26B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO27B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO28B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO29B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO2A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO30B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO31B_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO3A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO4A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO5A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO6A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO7A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO8A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MGPIO9A_F2H_GPIN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_CTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_CTS_USBC_DATA7_MGPIO19B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DCD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DCD_MGPIO22B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DSR_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DSR_MGPIO20B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DTR_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_DTR_USBC_DATA6_MGPIO18B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RI_MGPIO21B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RTS_USBC_DATA5_MGPIO17B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_RXD_USBC_STP_MGPIO28B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_SCK_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_SCK_USBC_NXT_MGPIO29B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_TXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART0_TXD_USBC_DIR_MGPIO27B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_CTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_CTS_MGPIO13B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DCD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DCD_MGPIO16B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DSR_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DSR_MGPIO14B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_DTR_MGPIO12B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RI_MGPIO15B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RTS_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RTS_MGPIO11B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_RXD_USBC_DATA3_MGPIO26B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_SCK_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_SCK_USBC_DATA4_MGPIO25B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_TXD_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:MMUART1_TXD_USBC_DATA2_MGPIO24B_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[10],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[11],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[12],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[13],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[14],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[15],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[16],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[17],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[18],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[19],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[20],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[21],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[22],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[23],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[24],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[25],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[26],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[27],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[28],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[29],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[30],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[31],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PRDATA[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PREADY,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PER2_FABRIC_PSLVERR,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:PRESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[8],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RCGF[9],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_MDC_RMII_MDC_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RXD3_USBB_DATA4_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RX_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD0_RMII_TXD0_USBB_DIR_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD1_RMII_TXD1_USBB_STP_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD2_USBB_DATA5_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TXD3_USBB_DATA6_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TX_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[0],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[1],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[2],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[3],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[4],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[5],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[6],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RXDF[7],
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_CLKPF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_DVF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_ERRF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:RX_EV,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SLEEPHOLDREQ,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBALERT_NI0,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBALERT_NI1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBSUS_NI0,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SMBSUS_NI1,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_CLK_OUT,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SCK_USBA_XCLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDI_USBA_DIR_MGPIO5A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_MGPIO6A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SDO_USBA_STP_MGPIO6A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_MGPIO7A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_MGPIO7A_H2F_B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS0_USBA_NXT_MGPIO7A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_MGPIO8A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS1_USBA_DATA5_MGPIO8A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_MGPIO9A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS2_USBA_DATA6_MGPIO9A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_MGPIO10A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS3_USBA_DATA7_MGPIO10A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS4_MGPIO19A_H2F_A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS4_MGPIO19A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS5_MGPIO20A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS6_MGPIO21A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI0_SS7_MGPIO22A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_CLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SCK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDI_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDI_MGPIO11A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDO_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SDO_MGPIO12A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS0_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS0_MGPIO13A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS1_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS1_MGPIO14A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS2_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS2_MGPIO15A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS3_F2H_SCP,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS3_MGPIO16A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS4_MGPIO17A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS5_MGPIO18A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS6_MGPIO23A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:SPI1_SS7_MGPIO24A_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:TX_CLKPF,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USBC_XCLK_IN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USER_MSS_GPIO_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:USER_MSS_RESET_N,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:XCLK_FAB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[18]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[18]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[18]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[18]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[18]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:A,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:B,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:C,3058
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:D,2812
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_15:FCO,2778
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPIN_GPIN_reg_21[0]:A,8445
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPIN_GPIN_reg_21[0]:B,8385
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPIN_GPIN_reg_21[0]:Y,8385
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_INTR_reg_123[8]:A,10344
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_INTR_reg_123[8]:B,5591
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_INTR_reg_123[8]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_INTR_reg_123[8]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_INTR_reg_123[8]:Y,5591
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:CLK,7325
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:D,5047
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:Q,7325
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:CLK,8478
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:EN,6803
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:Q,8478
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:C,3914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_33:IPC,3914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:B,9427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:FCI,8885
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIT64N3[5]:S,8885
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:CLK,6293
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:Q,6293
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[20]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:C,12993
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:IPC,12993
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_o2_2:A,10665
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_o2_2:B,10580
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_o2_2:C,10542
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_o2_2:D,10417
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_o2_2:Y,10417
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNIDQD91[6]:A,655
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNIDQD91[6]:B,572
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNIDQD91[6]:C,-682
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNIDQD91[6]:D,384
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNIDQD91[6]:Y,-682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[3]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[3]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[3]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[3]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[3]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_tz_3:A,8005
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_tz_3:B,6986
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_tz_3:C,10365
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_tz_3:Y,6986
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_146:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[0]:A,10398
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[0]:B,11777
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[0]:C,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[0]:D,3602
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[0]:Y,3596
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_7:A,-387
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_7:B,-524
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_7:C,-612
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_7:D,-722
SF2_MSS_sys_sb_0/CoreGPIO_0/INT_BUS_GEN_int_or_7:Y,-722
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_i_0_0_RNO:A,7239
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_i_0_0_RNO:B,6985
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_i_0_0_RNO:C,10557
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_i_0_0_RNO:D,9203
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_3_sqmuxa_i_0_0_RNO:Y,6985
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:CLK,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:D,11582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:Q,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[47]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:CLK,9662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:D,9408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:Q,9662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_dataerr:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe_1:A,9603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe_1:B,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe_1:C,9427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un27_clock_rx_fe_1:Y,9427
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:CLK,7522
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:D,5976
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:Q,7522
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_1:A,9173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_1:B,8974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_1:C,8531
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_1:D,8053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_1:Y,8053
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_273:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_23_424_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_23_424_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_23_424_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_23_424_a2:Y,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_17:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:B,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:C,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:IPB,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_18:IPC,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:CLK,5046
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:D,4216
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:Q,5046
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[18]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:CLK,9309
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:EN,10523
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:Q,9309
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:B,11377
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:C,11571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:IPB,11377
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:IPC,11571
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[4]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[4]:CLK,9591
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[4]:D,5591
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[4]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[4]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[4]:Q,9591
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[4]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_2[6]:A,-204
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_2[6]:B,-253
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_2[6]:C,-365
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_2[6]:D,-494
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_2[6]:Y,-494
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:CLK,4216
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:D,11513
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:Q,4216
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_un529_fixed_config_0_a4:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_un529_fixed_config_0_a4:B,10605
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_un529_fixed_config_0_a4:Y,10605
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_145:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[27]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[27]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[27]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[27]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[27]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_32:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:A,2998
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:B,995977
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:C,995887
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:D,2603
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:FCI,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_15:FCO,2569
SPI_0_DI_F2M_ibuf/U0/U_IOPAD:PAD,
SPI_0_DI_F2M_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m32:A,10796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m32:B,10681
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m32:Y,10681
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[11]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[11]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[11]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[11]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[11]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[11]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[11]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[11]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[11]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[4]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[4]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[4]:C,8438
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[4]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/g0_1:A,5370
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/g0_1:B,5325
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/g0_1:C,5587
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/g0_1:D,5216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/g0_1:Y,5216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:CLK,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:Q,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[17]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_18:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_14:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:A,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:B,3165
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:C,3075
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:D,2829
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_27:FCO,2778
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_i_0[5]:A,9212
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_i_0[5]:B,10725
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_i_0[5]:C,4672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_i_0[5]:D,8885
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_d_i_0[5]:Y,4672
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[4]:A,4976
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[4]:B,4872
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[4]:C,4962
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[4]:D,5654
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[4]:Y,4872
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:CLK,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:D,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:EN,11717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:Q,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_a2_0_3:A,8474
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_a2_0_3:B,9372
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_a2_0_3:C,9368
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_a2_0_3:Y,8474
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_287:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:CLK,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:D,10123
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:Q,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_clock_int:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[5]:CLK,-561
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[5]:D,5926
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[5]:Q,-561
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:A,9238
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:B,9140
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:C,9087
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:D,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a4[3]:Y,7608
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:A,10451
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:B,3310
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_13:FCO,3081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_RNO:A,9600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_RNO:B,11816
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_RNO:Y,9600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[28]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[28]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[28]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[28]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[28]:Y,7278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_27:C,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_27:IPC,10967
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:A,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:B,996007
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:C,995958
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:D,2658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_33:FCO,2563
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:CLK,8677
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:D,11399
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:EN,8073
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:Q,8677
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa_i_o2_i_o2_RNO_0:A,5799
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa_i_o2_i_o2_RNO_0:B,8264
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa_i_o2_i_o2_RNO_0:C,3655
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa_i_o2_i_o2_RNO_0:D,5623
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa_i_o2_i_o2_RNO_0:Y,3655
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_9[2]:A,7318
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_9[2]:B,9527
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_9[2]:C,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_9[2]:D,6276
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_9[2]:Y,3517
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[0]:EN,6803
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[0]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:CLK,12954
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:D,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:Q,12954
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_q1:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:A,10694
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:B,10638
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:C,8276
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:D,8020
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter_0_sqmuxa:Y,8020
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_5:A,7713
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_5:B,7608
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_5:C,4344
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_5:D,4010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_5:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_5:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_5:Y,4010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[1]:CLK,8380
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[1]:EN,6947
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[1]:Q,8380
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:CLK,2601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:D,11379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:Q,2601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[21]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_2_RNI1C6H[8]:A,-619
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_2_RNI1C6H[8]:B,-679
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_2_RNI1C6H[8]:C,515
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_2_RNI1C6H[8]:Y,-679
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_6[0]:A,6226
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_6[0]:B,3637
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_6[0]:C,8398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_6[0]:D,8295
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_6[0]:Y,3637
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:A,10594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:B,10496
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:C,8024
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:D,6889
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_CO1:Y,6889
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_70:A,11899
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_70:B,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_70:C,8254
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_70:Y,8254
SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:A,11841
SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:B,11758
SF2_MSS_sys_sb_0/CORERESETP_0/un6_fic_2_apb_m_preset_n_clk_base:Y,11758
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS[0]:A,4637
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS[0]:B,3511
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS[0]:C,4558
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS[0]:Y,3511
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:CLK,9007
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:D,8334
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:Q,9007
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:CLK,3208
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:Q,3208
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[3]:CLK,1795
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[3]:D,5690
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[3]:Q,1795
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[4]:A,5946
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[4]:B,5353
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[4]:C,7568
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[4]:D,7286
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[4]:Y,5353
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:D,11299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[3]:CLK,456
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[3]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[3]:Q,456
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:A,3224
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:B,3165
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:C,3075
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:D,2829
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_27:FCO,2778
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:CLK,11701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:D,11760
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:Q,11701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[6]:CLK,9588
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[6]:D,5591
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[6]:Q,9588
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:CLK,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:D,11706
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:Q,10343
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[29]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[12]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[12]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[12]:C,8462
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[12]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_16:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:A,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[5]:Y,10726
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_134:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:C,4877
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:IPC,4877
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_48[6]:A,11806
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_48[6]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_48[6]:C,5880
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_48[6]:D,9928
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_48[6]:Y,5880
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_76:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable:A,8463
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable:B,9093
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable:C,8700
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable:D,8073
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable:Y,8073
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:CLK,13064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:D,11221
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:EN,8150
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:Q,13064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m56:A,7952
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m56:B,10741
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m56:Y,7952
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:C,11734
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[3]:Y,5782
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:CLK,8061
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:D,5770
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:Q,8061
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:A,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:B,995921
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:C,995831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:D,2593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_15:FCO,2559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:CLK,10746
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:D,8575
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:Q,10746
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_un565_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_un565_fixed_config:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_un565_fixed_config:Y,10654
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_60:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:A,1923
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:B,3013
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_12:FCO,1695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[7]:A,10200
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[7]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[7]:C,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[7]:D,3602
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[7]:Y,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNI4MMP:A,9509
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNI4MMP:B,9465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNI4MMP:C,9241
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNI4MMP:D,8186
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int_RNI4MMP:Y,8186
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[1]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[1]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[1]:C,8418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[1]:Y,7278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:A,3116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:B,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[15]:Y,2815
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[4]:A,5173
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[4]:B,3950
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[4]:C,9584
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[4]:D,8383
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[4]:Y,3950
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m8:A,3939
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m8:B,4856
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m8:C,6131
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m8:D,4490
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m8:Y,3939
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m3_i_m3:A,4242
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m3_i_m3:B,3765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m3_i_m3:C,6996
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m3_i_m3:D,4965
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m3_i_m3:Y,3765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:CLK,8272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:D,4959
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:Q,8272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:A,8390
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:B,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_SUM[2]:Y,8390
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m39:A,11806
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m39:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m39:C,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m39:D,10280
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m39:Y,10280
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:A,10383
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:B,3242
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_9:FCO,3081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:CLK,7876
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:D,7162
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:Q,7876
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:CLK,5796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:D,5359
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:Q,5796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[27]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:B,12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:IPB,12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:CLK,7415
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:D,10404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:EN,9290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:Q,7415
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[0]:A,11829
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[0]:B,5769
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[0]:C,11662
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[0]:D,11521
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[0]:Y,5769
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_o2_3[3]:A,8375
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_o2_3[3]:B,8291
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_o2_3[3]:C,7137
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_o2_3[3]:D,8058
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_o2_3[3]:Y,7137
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:A,1961
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:B,3047
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_14:FCO,1695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:CLK,8169
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:D,7246
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:Q,8169
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_5:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_5:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:A,6816
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:B,5574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:C,11773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:D,6929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[29]:Y,5574
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_86:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli:A,5805
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli:B,5174
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli:C,5572
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli:D,5305
SF2_MSS_sys_sb_0/COREI2C_0/G0b_0_un7_pseli:Y,5174
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4_RNO:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4_RNO:Y,11891
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_176:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:CLK,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:Q,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[29]:SLn,
ADC_CLK_obuf/U0/U_IOPAD:D,
ADC_CLK_obuf/U0/U_IOPAD:E,
ADC_CLK_obuf/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[0]/U0/U_IOINFF:A,
GPIO_IN_ibuf[0]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2[10]:A,5198
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2[10]:B,3381
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2[10]:C,9491
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2[10]:D,9357
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2[10]:Y,3381
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:CLK,7096
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:D,4959
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:Q,7096
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[1]:A,11712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[1]:B,11867
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[1]:Y,11712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:CLK,8529
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:EN,10523
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:Q,8529
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:CLK,4215
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:D,5769
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:Q,4215
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:A,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:B,995879
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:C,995797
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:D,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_1:FCO,2559
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[5]:CLK,-662
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[5]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[5]:Q,-662
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[5]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_0:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_a2_1_0:A,5720
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_a2_1_0:B,5581
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_a2_1_0:C,4437
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_a2_1_0:D,4216
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_a2_1_0:Y,4216
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:CLK,5838
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:Q,5838
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[8]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:CLK,9264
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:EN,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:Q,9264
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[2]:A,11806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[2]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[2]:C,11619
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[2]:D,11475
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[2]:Y,11475
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_17:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:A,7156
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:B,9273
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:C,4216
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:D,6812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[18]:Y,4216
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un81_fixed_config:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un81_fixed_config:B,10605
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_un81_fixed_config:Y,10605
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[2]:A,5198
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[2]:B,6457
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[2]:C,3517
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[2]:D,5601
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m[2]:Y,3517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:CLK,8364
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:D,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:Q,8364
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[6]:A,11929
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[6]:B,11824
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[6]:C,10440
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[6]:D,10441
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNO[6]:Y,10440
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:CLK,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:Q,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[18]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:CLK,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:D,11475
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:Q,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:CLK,1752
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:Q,1752
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21_FCINST1:CO,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_21_FCINST1:FCI,2559
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0[1]:A,9696
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0[1]:B,11708
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0[1]:C,7908
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0[1]:D,8739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0[1]:Y,7908
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[1]:CLK,9487
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[1]:EN,6803
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[1]:Q,9487
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_184:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_0_a2_0:A,9614
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_0_a2_0:B,9367
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_0_a2_0:C,9282
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_0_a2_0:D,6695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_bsd7_10_iv_0_0_a2_0:Y,6695
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO_0:A,10591
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO_0:B,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_cmdsize_0_sqmuxa_RNO_0:Y,10515
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:B,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:C,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:IPB,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_18:IPC,13064
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0]:A,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0]:B,997534
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[0]:Y,2964
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_30:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_21:EN,8055
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_21:IPENn,8055
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[1]:A,9316
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[1]:B,4705
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[1]:C,9387
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[1]:D,9268
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[1]:Y,4705
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:CLK,6744
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:EN,6803
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:Q,6744
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:CLK,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:D,8390
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:Q,11827
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_7:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:C,11807
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_19:IPC,11807
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_175:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[0]:A,11883
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[0]:B,8274
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[0]:C,11739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2_RNO[0]:Y,8274
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:CLK,10507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:D,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:Q,10507
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_cntr[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:CLK,8031
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:D,5574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:Q,8031
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m70:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m70:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m70:C,10599
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m70:D,11592
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m70:Y,10599
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:A,3071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:B,995969
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:C,995920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:D,2620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_27:FCO,2563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[28]:A,8018
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[28]:B,9554
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[28]:C,8201
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns_1[28]:Y,8018
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_14:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:CLK,6417
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:D,11410
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:EN,7080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:Q,6417
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPOUT_GPIO_OUT_i_1[0]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPOUT_GPIO_OUT_i_1[0]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GPOUT_GPIO_OUT_i_1[0]:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:CLK,9465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:D,8474
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:Q,9465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLO_int:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_0_o2[1]:A,9569
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_0_o2[1]:B,9526
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/INDELAY_WRITE_PROC_indelay_5_i_0_0_o2[1]:Y,9526
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_7:A,4010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_7:B,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_7:C,9679
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_7:D,9374
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_7:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_7:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_7:Y,3944
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[7]:A,5372
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[7]:B,6417
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[7]:C,8649
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[7]:D,8336
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[7]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[7]:Y,5372
RX_ibuf/U0/U_IOPAD:PAD,
RX_ibuf/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:A,5063
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:B,4869
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:C,2693
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:D,3335
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[6]:Y,2693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:CLK,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:Q,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[26]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:CLK,8058
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:D,6979
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:Q,8058
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:CLK,9558
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:D,9370
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:EN,9290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:Q,9558
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[5]:A,5369
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[5]:B,4893
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[5]:C,7139
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[5]:D,6834
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[5]:Y,4893
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:CLK,8357
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:D,11299
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:EN,6997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:Q,8357
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[2]:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[2]:B,10404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[2]:C,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[2]:D,11544
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[2]:Y,10404
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg_1_sqmuxa:A,10183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg_1_sqmuxa:B,10282
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg_1_sqmuxa:C,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg_1_sqmuxa:D,8106
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg_1_sqmuxa:Y,6011
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_9:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3_0:A,10717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3_0:B,10688
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3_0:Y,10688
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI5H4R7[4]:A,3950
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI5H4R7[4]:B,2696
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI5H4R7[4]:C,4404
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI5H4R7[4]:D,4762
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI5H4R7[4]:Y,2696
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:CLK,12982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:D,11400
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:EN,8150
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:Q,12982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_3:A,3729
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_3:B,3659
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_3:C,10378
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_3:D,3514
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un3_counter_d_0_a2_3:Y,3514
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_5:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_5:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:A,9213
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:B,6889
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:C,9069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_read_rx_0_sqmuxa_0_a2:Y,6889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_pktsel:A,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_pktsel:B,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_pktsel:Y,11855
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[3]:CLK,-679
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[3]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[3]:Q,-679
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:B,8948
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:FCI,8871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNO[7]:S,8871
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples7_1_0:A,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples7_1_0:B,10320
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/un1_samples7_1_0:Y,9418
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_137:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:CLK,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:D,11299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:Q,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_29:C,12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_29:IPC,12987
SPI_0_SS1_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS1_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS1_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i_a4_2[9]:A,920
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i_a4_2[9]:B,856
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i_a4_2[9]:C,791
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i_a4_2[9]:D,666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i_a4_2[9]:Y,666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_pos_127_iv_i[10]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_pos_127_iv_i[10]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_pos_127_iv_i[10]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_pos_127_iv_i[10]:D,10188
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_pos_127_iv_i[10]:Y,10188
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:CLK,13015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:D,11492
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:EN,8150
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:Q,13015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:CLK,11758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:D,10576
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:Q,11758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_midbit:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_INTR_reg_87_0[5]:A,5738
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_INTR_reg_87_0[5]:B,3255
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_INTR_reg_87_0[5]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_INTR_reg_87_0[5]:D,10023
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_INTR_reg_87_0[5]:Y,3255
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:C,11773
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[6]:Y,5782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:A,11860
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:B,11812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:C,10441
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:D,11448
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66:Y,10441
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_30_340_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_30_340_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_30_340_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_30_340_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:CLK,2843
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:D,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:Q,2843
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:CLK,8546
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:EN,7525
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:Q,8546
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:B,8074
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:C,7747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[6]:Y,5366
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[0]:A,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[0]:B,10779
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[0]:C,8878
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[0]:D,8637
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[0]:Y,8637
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_9_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_9_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_9_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_9_i:Y,5453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI2URP3[6]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI2URP3[6]:B,8948
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI2URP3[6]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI2URP3[6]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI2URP3[6]:FCI,8871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI2URP3[6]:FCO,8871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI2URP3[6]:S,8890
ADC_CLK_obuf/U0/U_IOOUTFF:A,
ADC_CLK_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:C,11800
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_18:IPC,11800
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIQ7DJ1:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIQ7DJ1:B,10673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIQ7DJ1:C,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIQ7DJ1:Y,10673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte_RNIE2AI1[6]:A,8529
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte_RNIE2AI1[6]:B,8474
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte_RNIE2AI1[6]:C,8329
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte_RNIE2AI1[6]:D,8192
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte_RNIE2AI1[6]:Y,8192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:CLK,2576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:D,11410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:Q,2576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[19]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_17:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:CLK,4956
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:D,9448
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:Q,4956
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:CLK,3022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:D,11407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:EN,7087
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:Q,3022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[10]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_9_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_9_i:B,10605
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_9_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_9_i:Y,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_11_i:A,4527
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_11_i:B,10597
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_11_i:Y,4527
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:A,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:B,995935
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:C,995853
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:D,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_1:FCO,2569
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[11]:A,5214
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[11]:B,6437
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[11]:C,5174
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[11]:D,4880
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[11]:Y,4880
PWM_obuf[1]/U0/U_IOOUTFF:A,
PWM_obuf[1]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[0]:A,5727
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[0]:B,4978
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[0]:C,6616
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[0]:D,6521
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[0]:Y,4978
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3[7]:A,10812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3[7]:B,10749
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3[7]:C,9502
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3[7]:D,9464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3[7]:Y,9464
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:C,11553
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_15:IPC,11553
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:A,1752
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:B,2860
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_3:FCO,1695
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:CLK,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:D,8453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:Q,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_a4[1]:A,894
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_a4[1]:B,842
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_a4[1]:C,776
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_a4[1]:D,696
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_a4[1]:Y,696
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_31:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_31:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_2[0]:A,-536
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_2[0]:B,-612
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_2[0]:C,-672
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_2[0]:Y,-672
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:D,8095
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:CLK,3030
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:D,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:Q,3030
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[13]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIGMLG1:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIGMLG1:B,11804
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIGMLG1:C,11708
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIGMLG1:D,11586
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIGMLG1:Y,11586
SPISDI1_ibuf/U0/U_IOINFF:A,
SPISDI1_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[6]:A,7364
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[6]:B,9947
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[6]:Y,7364
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:A,10294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:B,3157
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_4:FCO,3081
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[11]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[11]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[11]:CLK,384
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[11]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[11]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[11]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[11]:Q,384
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[11]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[11]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10:CLK,7033
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10:EN,6947
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10:Q,7033
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15]:A,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15]:B,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[15]:Y,2866
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_53:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[1]:A,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[1]:B,10779
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[1]:C,8878
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[1]:D,8637
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[1]:Y,8637
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_4:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_187:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m71_2:A,4418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m71_2:B,4373
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m71_2:C,4635
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m71_2:D,4264
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m71_2:Y,4264
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_91:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14_1:A,8010
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14_1:B,7707
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14_1:C,7499
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14_1:D,7039
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14_1:Y,7039
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_un193_fixed_config:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_un193_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_un193_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[8]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[8]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[8]:C,8481
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[8]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNINUJ8[4]:A,9328
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNINUJ8[4]:B,9252
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNINUJ8[4]:Y,9252
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2_0[26]:A,10538
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2_0[26]:B,7882
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2_0[26]:C,10535
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2_0[26]:Y,7882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[25]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[25]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[25]:C,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[25]:Y,7278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_a2[6]:A,10854
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_a2[6]:B,9544
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_a2[6]:C,10707
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_a2[6]:Y,9544
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[2]:A,4959
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[2]:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[2]:Y,4959
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:B,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:C,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:IPB,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_16:IPC,13060
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a5_0_a2_0:A,9308
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a5_0_a2_0:B,9406
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a5_0_a2_0:Y,9308
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO_1[4]:A,9641
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO_1[4]:B,9579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO_1[4]:C,9519
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO_1[4]:D,9427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO_1[4]:Y,9427
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_1_0[8]:A,8527
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_1_0[8]:B,8471
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_1_0[8]:C,3837
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_1_0[8]:D,3377
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_1_0[8]:Y,3377
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:CLK,486
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:Q,486
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:A,6766
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_13:IPA,6766
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_sync2_msrxp_pktsel:A,11852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_sync2_msrxp_pktsel:B,11855
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un8_sync2_msrxp_pktsel:Y,11852
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10[2]:A,6728
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10[2]:B,5330
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10[2]:C,5198
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10[2]:Y,5198
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[6]:CLK,-524
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[6]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[6]:Q,-524
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIJ1DL[4]:A,10523
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIJ1DL[4]:B,11679
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_RNIJ1DL[4]:Y,10523
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:D,10147
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_pos_7_iv_i[0]:Y,10147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last:A,8661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last:B,7261
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last:C,10369
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last:D,10039
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/tx_fifo_last:Y,7261
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:CLK,2860
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:D,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:Q,2860
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:CLK,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:Q,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:CLK,3033
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:D,11492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:Q,3033
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[36]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a2_1_i_0[3]:A,6797
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a2_1_i_0[3]:B,6253
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a2_1_i_0[3]:C,7729
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a2_1_i_0[3]:Y,6253
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:CLK,2913
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:Q,2913
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[4]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[5]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[5]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[5]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNI4C9G1[3]:A,8194
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNI4C9G1[3]:B,5623
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNI4C9G1[3]:C,8099
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNI4C9G1[3]:Y,5623
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:CLK,3048
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:D,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:Q,3048
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rxrdy_xhdl4:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_26:C,12991
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_26:IPC,12991
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:CLK,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:Q,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_24:C,8826
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_24:IPC,8826
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_8_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_8_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_8_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_8_i:Y,5453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[28]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:CLK,5119
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:Q,5119
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[17]:SLn,
SF2_MSS_sys_sb_0/CCC_0/GL2_INST/U0_RGB1:An,
SF2_MSS_sys_sb_0/CCC_0/GL2_INST/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL2_INST/U0_RGB1:YL,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[10]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[10]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[10]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[10]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[10]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:B,11509
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:C,11462
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:IPB,11509
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:IPC,11462
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:CLK,7070
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:D,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:EN,5961
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:Q,7070
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[21]:A,6931
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[21]:B,9421
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[21]:C,6810
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[21]:Y,6810
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[0]:A,5068
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[0]:B,3103
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[0]:C,2698
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[0]:D,3346
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[0]:Y,2698
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3[5]:A,3677
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3[5]:B,5110
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3[5]:C,3414
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3[5]:D,3098
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3[5]:Y,3098
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNO:A,11691
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNO:B,11642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0_RNO:Y,11642
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:A,6887
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:B,5574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:C,7024
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[10]:Y,5574
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:CLK,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:Q,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[13]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_92:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m9_0:A,3805
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m9_0:B,3335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m9_0:C,3640
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m9_0:Y,3335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_2:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_2:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_29:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_29:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[5]:CLK,9522
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[5]:D,3255
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[5]:Q,9522
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[7]:CLK,-587
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[7]:D,9906
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[7]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[7]:Q,-587
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:CLK,10190
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:Q,10190
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re_q1:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_4_u_i_m3:A,11767
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_4_u_i_m3:B,9513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_4_u_i_m3:C,11747
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_4_u_i_m3:D,11701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun_4_u_i_m3:Y,9513
SPI_0_SS0_M2F_OE_obuf/U0/U_IOENFF:A,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m33:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m33:B,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m33:C,8020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m33:Y,8020
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_24:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:CLK,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:D,11221
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:EN,7036
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:Q,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[6]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:CLK,8630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:D,9314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:Q,8630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:CLK,8239
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:D,5770
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:Q,8239
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:CLK,7907
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:D,6913
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:EN,7892
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:Q,7907
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[11]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[11]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[11]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[11]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[11]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:CLK,9379
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:EN,7209
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:Q,9379
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_58:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_un379_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_un379_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_un379_fixed_config:Y,10613
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:A,3025
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:B,995904
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_10:FCO,2837
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:A,5630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:B,5359
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:C,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:D,7882
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[26]:Y,5359
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7]:A,996291
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7]:B,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[7]:Y,2866
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[0]:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[0]:B,6064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[0]:C,11685
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[0]:D,11483
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[0]:Y,6064
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:A,10332
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:B,3191
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_6:FCO,3081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_1:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m2_e_0_1:A,8061
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m2_e_0_1:B,6102
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m2_e_0_1:C,3424
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m2_e_0_1:Y,3424
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_1:A,5251
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_1:B,5461
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read_1:Y,5251
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[2]:A,10761
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[2]:B,8479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[2]:C,11731
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel_RNO[2]:Y,8479
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:CLK,2601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:D,11379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:Q,2601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[37]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[4]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[4]:CLK,777
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[4]:D,10106
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[4]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[4]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[4]:Q,777
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[4]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[4]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_64:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:CLK,9213
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:D,9552
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:Q,9213
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:A,10218
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:B,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_0:FCO,3081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_8:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_8:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_151:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:A,6799
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:B,6812
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPA,6799
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_18:IPB,6812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:CLK,13069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:D,11201
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:EN,8150
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:Q,13069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:CLK,3123
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:Q,3123
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[0]:A,10776
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[0]:B,8452
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[0]:C,10681
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_a3_0[0]:Y,8452
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:CLK,8248
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:D,11299
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:EN,8073
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:Q,8248
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:C,11773
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[6]:Y,5782
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_111:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_a2_2_0[3]:A,9446
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_a2_2_0[3]:B,7137
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_a2_2_0[3]:C,7031
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_a2_2_0[3]:D,6979
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_a2_2_0[3]:Y,6979
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i_0[9]:A,794
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i_0[9]:B,727
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i_0[9]:C,627
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i_0[9]:D,456
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_INT_intr_19_u_i_0[9]:Y,456
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:A,3039
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:B,995972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:C,995882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:D,2644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_33:FCO,2559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[1]:A,9042
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[1]:B,8637
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[1]:C,9859
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[1]:D,9350
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[1]:Y,8637
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:A,10350
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:B,11539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:C,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:D,8889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i:Y,8122
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a3[3]:A,7307
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a3[3]:B,6188
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a3[3]:C,8401
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a3[3]:D,8175
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a3[3]:Y,6188
SPI_0_SS2_M2F_obuf/U0/U_IOENFF:A,
SPI_0_SS2_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:A,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:B,995950
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:C,995901
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:D,2601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_15:FCO,2563
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_3_RNI3IV62[6]:A,-524
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_3_RNI3IV62[6]:B,-494
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_3_RNI3IV62[6]:C,1827
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_3_RNI3IV62[6]:D,1653
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_3_RNI3IV62[6]:Y,-524
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:CLK,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:D,8391
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:EN,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:Q,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:B,8120
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:FCI,7676
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:FCO,7707
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIFH6O1[1]:S,7676
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:CLK,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:D,11727
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:Q,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_first:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:CLK,1904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:Q,1904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[11]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_3:A,10640
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_3:B,7274
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_3:C,6676
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_3:D,5902
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2_3:Y,5902
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_31:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_31:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[6]:A,11714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[6]:Y,11714
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_51[2]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_51[2]:B,9282
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_51[2]:C,10245
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_51[2]:D,5383
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_INTR_reg_51[2]:Y,5383
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:A,7080
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:B,9912
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:C,7100
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/cfg_ssel_xhdl0_1_sqmuxa:Y,7080
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i[5]:A,922
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i[5]:B,816
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i[5]:C,-387
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i[5]:D,1858
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i[5]:Y,-387
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:A,11770
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:B,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:Y,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:A,10685
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:B,10594
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:C,8106
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:D,9310
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_0[3]:Y,8106
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:A,3033
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:B,995931
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:C,995882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:D,2582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_9:FCO,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[4]:A,5294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[4]:B,5629
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[4]:C,7450
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[4]:D,7145
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[4]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[4]:Y,5294
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[24]:A,8172
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[24]:B,8146
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[24]:C,6724
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[24]:D,6792
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[24]:Y,6724
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:CLK,584
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:Q,584
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:C,11708
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:IPC,11708
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_un585_fixed_config:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_un585_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_un585_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[20]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[20]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[20]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[20]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[20]:Y,7278
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:CLK,8295
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:EN,7525
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:Q,8295
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:A,3116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:B,996109
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[9]:Y,2815
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[0]:A,9683
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[0]:B,6887
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[0]:C,10779
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[0]:Y,6887
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2[11]:A,5176
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2[11]:B,3362
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2[11]:C,9472
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2[11]:D,9338
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2[11]:Y,3362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:CLK,3081
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:Q,3081
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_un267_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_un267_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_un267_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:CLK,2593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:D,11379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:Q,2593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[37]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[1]:A,5630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[1]:B,11839
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[1]:C,7747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[1]:Y,5630
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:CLK,5610
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:EN,6803
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:Q,5610
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_1:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2:A,8150
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2:B,8109
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2:Y,8109
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:CLK,10705
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:D,3840
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:EN,4866
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:Q,10705
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2:A,10699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2:C,11672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2:Y,10699
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_GPIN_GPIN_reg_35[7]:A,8462
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_GPIN_GPIN_reg_35[7]:B,8402
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_GPIN_GPIN_reg_35[7]:Y,8402
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[11]:A,8171
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[11]:B,8080
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[11]:C,10666
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[11]:D,10493
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[11]:Y,8080
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m52_ns_1:A,7358
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m52_ns_1:B,8893
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m52_ns_1:C,7230
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/m52_ns_1:Y,7230
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_7_619_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_7_619_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_7_619_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_7_619_a2:Y,11517
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_1_0[9]:A,8563
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_1_0[9]:B,8507
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_1_0[9]:C,3873
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_1_0[9]:D,3413
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_1_0[9]:Y,3413
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:A,10400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:B,3259
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_10:FCO,3081
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[8]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[8]:CLK,8527
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[8]:D,11384
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[8]:EN,7209
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[8]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[8]:Q,8527
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[8]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_2L1:A,3107
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_2L1:B,3588
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_2L1:C,4207
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_2L1:Y,3107
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_0[1]:A,843
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_0[1]:B,776
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_0[1]:C,676
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_0[1]:D,505
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_0[1]:Y,505
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:CLK,10491
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:D,10589
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:EN,10479
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:Q,10491
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[21]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[21]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[21]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[21]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[21]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:CLK,894
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:D,10149
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:Q,894
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_1:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_1:IPCLKn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[27]:A,10456
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[27]:B,7831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[27]:C,10457
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_m2[27]:Y,7831
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:CLK,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:D,11430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:Q,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[28]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:B,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:C,10340
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:D,9116
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[4]:Y,9116
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:B,10605
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_1_i:Y,5453
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_133:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_un249_fixed_config:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_un249_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_un249_fixed_config:Y,10613
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:CLK,2661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:D,11514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:Q,2661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[29]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:CLK,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:D,7952
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:EN,11642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:Q,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxp_lastframe:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:D,11492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[20]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_24:C,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_24:IPC,10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAJUF1_0[3]:A,9281
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAJUF1_0[3]:B,9232
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAJUF1_0[3]:C,9135
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAJUF1_0[3]:D,9009
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAJUF1_0[3]:Y,9009
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_121:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:A,2705
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:B,3381
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPA,2705
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_5:IPB,3381
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_34:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:CLK,2627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:D,11384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:EN,7087
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:Q,2627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[9]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:CLK,2951
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:Q,2951
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[6]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIRT281[1]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIRT281[1]:B,8871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIRT281[1]:C,11563
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIRT281[1]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIRT281[1]:FCI,9987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIRT281[1]:FCO,8871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNIRT281[1]:S,8948
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_2_i:Y,5453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_o2_1[2]:A,9429
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_o2_1[2]:B,9404
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_o2_1[2]:Y,9404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:C,7261
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:IPC,7261
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:CLK,6861
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:D,5486
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:Q,6861
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[23]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNO:A,11810
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNO:B,11565
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNO:C,11674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNO:D,11582
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/pedetect_RNO:Y,11565
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regror_0_1:A,4018
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regror_0_1:B,3857
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regror_0_1:C,3809
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regror_0_1:Y,3809
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:CLK,676
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:Q,676
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:CLK,9586
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:EN,7209
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:Q,9586
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:D,9610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[9]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_1:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:C,13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_12:IPC,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1[3]:A,7325
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1[3]:B,4717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1[3]:C,7196
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1[3]:D,7096
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1[3]:Y,4717
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:B,5090
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:IPB,5090
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_3:A,7622
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_3:B,7517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_3:C,4228
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_3:D,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_3:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_3:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_3:Y,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_0_sqmuxa_3:A,9386
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_0_sqmuxa_3:B,9287
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_0_sqmuxa_3:C,9232
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_0_sqmuxa_3:D,9073
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_0_sqmuxa_3:Y,9073
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m60:A,10722
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m60:B,10685
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m60:Y,10685
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:CLK,2620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:D,11221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:Q,2620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[23]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:CLK,9051
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:D,8764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:Q,9051
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m72:A,7952
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m72:B,11727
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m72:Y,7952
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[2]:A,11898
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[2]:B,7812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[2]:C,7257
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_RNO[2]:Y,7257
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_269:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:B,5317
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:IPB,5317
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_9:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:A,3066
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:B,996045
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:C,995955
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:D,2671
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:FCI,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_39:FCO,2569
GPIO_OUT_obuf[0]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[0]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:B,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:C,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:IPB,12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_16:IPC,13060
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2_0_1[2]:A,10851
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2_0_1[2]:B,10787
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2_0_1[2]:C,10741
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2_0_1[2]:D,10614
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2_0_1[2]:Y,10614
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_0[3]:A,9655
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_0[3]:B,9519
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_0[3]:C,8459
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_0[3]:D,8361
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_0[3]:Y,8361
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[0],4215
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[1],4218
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[2],4123
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[3],4213
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[4],3969
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[0],3969
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[0],13122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[1],13103
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[2],13128
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[3],13110
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[4],12995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[0],13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WEN,11642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[1]:A,8982
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[1]:B,7424
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[1]:C,11765
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[1]:D,11552
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_0[1]:Y,7424
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3SDP4[5]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3SDP4[5]:B,7062
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3SDP4[5]:C,8352
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3SDP4[5]:D,7998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3SDP4[5]:FCI,7041
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI3SDP4[5]:S,7041
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:CLK,3191
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:Q,3191
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_99:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:CLK,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:Q,12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[31]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:A,11922
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:B,6980
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:C,6572
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[17]:Y,5366
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_20_460_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_20_460_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_20_460_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_20_460_a2:Y,11517
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:CLK,9403
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:D,9331
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:Q,9403
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:CLK,3128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:D,11366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:Q,3128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[46]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[10]:A,5233
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[10]:B,5566
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[10]:C,7392
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[10]:D,7087
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[10]:Y,5233
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[22]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[22]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[22]:C,8435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[22]:Y,7278
SPI_0_SS0_M2F_OE_obuf/U0/U_IOOUTFF:A,
SPI_0_SS0_M2F_OE_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:CLK,4010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:D,11783
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:EN,7083
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:Q,4010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/framing_error_i:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[19]:A,10579
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[19]:B,10683
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[19]:C,6616
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[19]:D,7779
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[19]:Y,6616
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:CLK,10548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:D,5630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:Q,10548
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_25_400_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_25_400_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_25_400_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_25_400_a2:Y,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:CLK,10436
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:D,10553
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:Q,10436
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_lastbit:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:CLK,8186
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:D,11752
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:EN,9297
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:Q,8186
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_resetn_rx:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12]:A,996196
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12]:B,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[12]:Y,2866
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:B,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:C,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:IPB,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_17:IPC,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:D,9559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[16]:SLn,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:A,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:B,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:C,
SF2_MSS_sys_sb_0/SYSRESET_POR/IP_INTERFACE_0:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_183:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:D,9610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[13]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[5]:A,4959
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[5]:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[5]:Y,4959
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_8:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_8:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_2[8]:A,-573
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_2[8]:B,-649
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_2[8]:C,-709
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_2[8]:Y,-709
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:CLK,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:Q,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:B,6810
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:C,6572
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[21]:Y,5366
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[6]:B,5926
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[6]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[6]:Y,5926
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[3]:A,5610
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[3]:B,4522
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[3]:C,5568
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[3]:D,5441
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw[3]:Y,4522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:B,8160
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:FCI,7676
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:FCO,7676
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM6F81[0]:S,8687
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_201:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[7]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[7]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[7]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[4]:A,9042
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[4]:B,8637
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[4]:C,9859
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[4]:D,9350
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[4]:Y,8637
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_27:C,4589
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_27:IPC,4589
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:A,3292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:B,3233
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:C,3143
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:D,2897
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_21:FCO,2778
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:C,10658
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:D,10149
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_APB_32_edge_neg_19_iv_i[1]:Y,10149
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_27:C,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_27:IPC,10967
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:A,8055
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:B,8173
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNO:Y,8055
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_9:EN,12792
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_9:IPENn,12792
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_34:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_36_0_i:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_36_0_i:B,10681
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_36_0_i:C,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_36_0_i:D,11629
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_36_0_i:Y,10681
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:CLK,3056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:D,11366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:EN,7087
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:Q,3056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[14]:SLn,
GPIO_OUT_obuf[6]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[6]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNIIJJD1[3]:A,9616
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNIIJJD1[3]:B,8263
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNIIJJD1[3]:C,9495
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNIIJJD1[3]:D,9403
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNIIJJD1[3]:Y,8263
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:CLK,-612
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:Q,-612
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA:A,4811
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA:B,4900
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA:C,4495
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA:D,4225
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA:Y,4225
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[2]:A,11706
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[2]:B,11824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[2]:Y,11706
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[2]:A,7690
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[2]:B,7634
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[2]:C,5791
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_1_0[2]:Y,5791
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_67:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[0]:EN,6803
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNO[0]:A,11806
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNO[0]:B,11757
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit_RNO[0]:Y,11757
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_19_473_i_m4:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_19_473_i_m4:B,10748
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_19_473_i_m4:C,10532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_19_473_i_m4:Y,10532
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:CLK,2696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:D,11582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:Q,2696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[47]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_21_448_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_21_448_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_21_448_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_21_448_a2:Y,11517
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_102:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:A,11922
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:B,7882
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:C,7747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[7]:Y,5366
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[5]:A,5284
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[5]:B,4907
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[5]:C,6545
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[5]:D,6450
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[5]:Y,4907
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_INTR_reg_135[9]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_INTR_reg_135[9]:B,9282
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_INTR_reg_135[9]:C,10211
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_INTR_reg_135[9]:D,5383
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_INTR_reg_135[9]:Y,5383
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_23:IPENn,
SPISDO1_obuf/U0/U_IOPAD:D,
SPISDO1_obuf/U0/U_IOPAD:E,
SPISDO1_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_265:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_27[0]:A,10401
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_27[0]:B,5591
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_27[0]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_27[0]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_INTR_reg_27[0]:Y,5591
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99[6]:A,10182
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99[6]:B,5591
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99[6]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99[6]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_APB_32_INTR_reg_99[6]:Y,5591
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_15:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_underrun:A,10944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_underrun:B,10842
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_underrun:Y,10842
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[5]:A,4997
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[5]:B,4803
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[5]:C,2627
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[5]:D,3098
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[5]:Y,2627
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_30:C,8492
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_30:IPC,8492
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:CLK,13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:D,11379
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:EN,8150
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:Q,13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:A,8433
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:B,8297
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:C,8184
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:FCI,8132
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:FCO,8132
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIM9FB4[3]:S,8280
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:A,9709
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:B,9660
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:C,8270
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:D,9451
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m14:Y,8270
SPISS1_obuf/U0/U_IOENFF:A,
SPISS1_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:CLK,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:Q,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[12]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa_i_o2_i_o2:A,3897
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa_i_o2_i_o2:B,3655
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa_i_o2_i_o2:C,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_serdat_1_sqmuxa_i_o2_i_o2:Y,3596
SPISCLK0_obuf/U0/U_IOPAD:D,
SPISCLK0_obuf/U0/U_IOPAD:E,
SPISCLK0_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[23]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_3[1]:A,10845
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_3[1]:B,10746
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_3[1]:C,9557
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_3[1]:D,9397
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_ns_i_3[1]:Y,9397
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:CLK,3106
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:Q,3106
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI7UAP6[5]:A,7041
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI7UAP6[5]:B,9588
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI7UAP6[5]:C,3729
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI7UAP6[5]:D,4717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNI7UAP6[5]:Y,3729
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[7]:CLK,9603
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[7]:D,11201
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[7]:EN,7209
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[7]:Q,9603
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[7]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata48:A,5032
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata48:B,4960
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata48:C,4907
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata48:Y,4907
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:CLK,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:Q,3008
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[9]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11_RNI84NL:A,4595
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11_RNI84NL:B,4504
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11_RNI84NL:C,2534
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_11_RNI84NL:Y,2534
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_264:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:CLK,2627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:D,11384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:Q,2627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[41]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:CLK,7995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:D,7009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:Q,7995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/clr_rxfifo:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_3:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:A,11770
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:B,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1_0_sqmuxa:Y,11753
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:B,996280
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[7]:S,996291
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_9:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_9:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:A,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:B,9341
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_1_sqmuxa_0_a4:Y,8272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_2_0_a2:A,10672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_2_0_a2:B,10647
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_2_0_a2:C,9418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_2_0_a2:D,10416
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_2_0_a2:Y,9418
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:CLK,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:Q,3042
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[11]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66_1:A,10710
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66_1:B,10464
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66_1:C,10565
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66_1:D,10441
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/nedetect_66_1:Y,10441
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_5[6]:A,4597
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_5[6]:B,6102
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_5[6]:C,3541
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_5[6]:D,3389
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_5[6]:Y,3389
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:D,9588
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_29:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_0:A,8482
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_0:B,8786
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_0:C,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_0:D,7618
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_0:Y,5782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:A,8447
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:B,6887
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:C,10787
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4[10]:Y,6887
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata47:A,4839
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata47:B,4767
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata47:C,4701
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata47:Y,4701
SPI_0_SS2_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS2_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS2_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:A,1790
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:B,2894
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_5:FCO,1695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0:A,7203
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0:B,7098
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0:C,8069
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_m2s2_0_0:Y,7098
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:CLK,6081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:D,12907
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:EN,8341
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:Q,6081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_rxbusy:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_3:A,8540
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_3:B,6933
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_3:C,6857
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_3:Y,6857
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_37:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_21:EN,11642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_21:IPENn,11642
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3[0]:A,808
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3[0]:B,717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3[0]:C,633
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3[0]:D,-672
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_u_3[0]:Y,-672
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2_1[0]:A,9396
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2_1[0]:B,9305
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2_1[0]:C,9258
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_a2_1[0]:Y,9258
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:CLK,2593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:D,11379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:EN,7087
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:Q,2593
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:CLK,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:D,10484
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:Q,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg_0_sqmuxa:A,9819
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg_0_sqmuxa:B,9880
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg_0_sqmuxa:C,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg_0_sqmuxa:D,8423
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg_0_sqmuxa:Y,6011
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:CLK,9406
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:D,11708
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:EN,12694
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:Q,9406
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_clock:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIBL1V6:A,4141
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIBL1V6:B,9289
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIBL1V6:C,2394
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIBL1V6:D,2933
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIBL1V6:Y,2394
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_169:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:D,9608
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[15]:SLn,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOENFF:A,
SF2_MSS_sys_sb_0/IO_1/U0_0/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:CLK,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:D,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:EN,1698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:Q,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int[1]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO:A,8483
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO:B,6867
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO:C,6791
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO:Y,6791
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:A,3147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:B,996045
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:C,995996
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:D,2696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21:FCO,2563
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[6]:A,5350
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[6]:B,4973
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[6]:C,6611
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[6]:D,6516
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[6]:Y,4973
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[26]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:A,1714
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:B,2826
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_1:FCO,1695
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:B,12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:IPB,12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_11:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:CLK,9362
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:D,12923
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:Q,9362
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/cfg_enable_P1:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:B,11522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:C,11624
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:IPB,11522
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:IPC,11624
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[0]:A,7305
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[0]:B,4937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[0]:C,7161
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[0]:Y,4937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[1]:A,4719
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[1]:B,11734
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[1]:Y,4719
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m35:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m35:B,11788
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m35:C,11693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m35:D,9077
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m35:Y,9077
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_3:A,9390
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_3:B,9341
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_3:C,8022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_3:D,8109
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_0_sqmuxa_3:Y,8022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:CLK,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:D,7264
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:Q,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[3]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_17:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:A,3116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:B,996052
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[12]:Y,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:A,3116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:B,996071
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[11]:Y,2815
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:A,3076
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:B,995955
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_13:FCO,2837
SPI_0_DO_M2F_obuf/U0/U_IOPAD:D,
SPI_0_DO_M2F_obuf/U0/U_IOPAD:E,
SPI_0_DO_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[3]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[3]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[3]:Y,5782
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:A,9370
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:C,10340
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[3]:Y,9370
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m37:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m37:B,11781
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m37:C,9187
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m37:Y,9187
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:A,3128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:B,996026
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:C,995977
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:D,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_39:FCO,2563
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:CLK,8719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:D,8703
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:Q,8719
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_pos_67_iv_i[5]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_pos_67_iv_i[5]:B,11816
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_pos_67_iv_i[5]:C,10638
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_pos_67_iv_i[5]:D,10023
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_pos_67_iv_i[5]:Y,10023
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:CLK,8627
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:D,8543
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:Q,8627
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[3]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m11_0_s:A,5086
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m11_0_s:B,3417
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m11_0_s:C,5196
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_sn_m11_0_s:Y,3417
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:CLK,8178
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:EN,6803
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:Q,8178
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse:A,9334
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse:B,9406
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/xmit_pulse:Y,9334
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_14:A,8513
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_14:B,6899
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_14:C,6823
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_14:Y,6823
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0_RNO:A,6029
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0_RNO:B,11627
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0_RNO:Y,6029
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:CLK,840
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:Q,840
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21_FCINST1:CO,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_21_FCINST1:FCI,2778
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[2]:A,10409
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[2]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[2]:C,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[2]:D,3602
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv_0_0[2]:Y,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:CLK,11747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:D,8274
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:Q,11747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_6:C,8108
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_6:IPC,8108
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[20]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:CLK,7292
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:D,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:Q,7292
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[1]:A,6120
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[1]:B,5009
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[1]:C,11608
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[1]:D,10431
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[1]:Y,5009
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_160:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:CLK,6970
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:Q,6970
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[13]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:CLK,2894
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:Q,2894
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[3]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:CLK,8375
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:D,10705
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:Q,8375
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_2_RNI4JAL[10]:A,-531
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_2_RNI4JAL[10]:B,-591
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_2_RNI4JAL[10]:C,603
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_2_RNI4JAL[10]:Y,-591
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2_3:A,10882
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2_3:B,10826
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2_3:C,10730
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2_3:D,10699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit_2_3:Y,10699
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_2_RNIO2KO[7]:A,-729
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_2_RNIO2KO[7]:B,-789
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_2_RNIO2KO[7]:C,405
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_2_RNIO2KO[7]:Y,-789
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:CLK,9454
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:D,11839
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:EN,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:Q,9454
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[5]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[0]:A,11826
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[0]:B,11959
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[0]:Y,11826
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_25:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI3F4R7[3]:A,3971
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI3F4R7[3]:B,2705
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI3F4R7[3]:C,4413
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI3F4R7[3]:D,4771
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNI3F4R7[3]:Y,2705
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_x2_0_x2_0_o2[3]:A,9410
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_x2_0_x2_0_o2[3]:B,5490
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_x2_0_x2_0_o2[3]:C,9317
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_x2_0_x2_0_o2[3]:D,9192
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un2_framesync_1_1_SUM_0_x2_0_x2_0_o2[3]:Y,5490
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regror_1_1:A,2963
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regror_1_1:B,2483
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regror_1_1:C,2936
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regror_1_1:D,2680
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regror_1_1:Y,2483
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[7]:A,5372
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[7]:B,4995
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[7]:C,6633
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[7]:D,6538
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[7]:Y,4995
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:CLK,3073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:D,11470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:EN,7087
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:Q,3073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[16]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:ALn,12821
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:CLK,11770
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:D,11796
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:Q,11770
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_4:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_4:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:CLK,10531
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:D,9300
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:EN,12694
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:Q,10531
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_2_sqmuxa_i_0_o2:A,6500
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_2_sqmuxa_i_0_o2:B,8971
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_tmp_2_sqmuxa_i_0_o2:Y,6500
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/CoreAPB3_0_APBmslave4_PRDATA_m[12]:A,7239
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/CoreAPB3_0_APBmslave4_PRDATA_m[12]:B,5627
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/CoreAPB3_0_APBmslave4_PRDATA_m[12]:C,5551
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/CoreAPB3_0_APBmslave4_PRDATA_m[12]:Y,5551
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:B,11609
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:C,11553
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:IPB,11609
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:IPC,11553
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_m2[5]:A,7145
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_m2[5]:B,7046
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_m2[5]:C,5110
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_m2[5]:Y,5110
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_207:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:CLK,13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:D,11399
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:EN,8150
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:Q,13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/tx_hold_reg[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:B,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:C,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:IPB,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_17:IPC,13063
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[0]:EN,6947
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_6[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:CLK,8866
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:D,8669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:Q,8866
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_pos_43_iv_i[3]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_pos_43_iv_i[3]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_pos_43_iv_i[3]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_pos_43_iv_i[3]:D,10240
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_edge_pos_43_iv_i[3]:Y,10240
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2_RNIBL4L[0]:A,-582
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2_RNIBL4L[0]:B,-642
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2_RNIBL4L[0]:C,552
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2_RNIBL4L[0]:Y,-642
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[13]:A,8156
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[13]:B,8080
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[13]:C,10674
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[13]:D,10509
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[13]:Y,8080
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_2[8]:A,-389
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_2[8]:B,-438
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_2[8]:C,-550
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_2[8]:D,-679
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_2[8]:Y,-679
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_2[7]:A,7104
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_2[7]:B,6081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_2[7]:C,7033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_2[7]:D,6866
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_2[7]:Y,6081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[12]:A,6630
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[12]:B,6154
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[12]:C,8400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[12]:D,8095
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[12]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[12]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[12]:Y,6154
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:CLK,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:D,12938
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:Q,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[2]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[2]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[2]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[2]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[2]:Y,7278
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_75:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:CLK,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:Q,13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:ALn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:Q,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txready_at_ssel:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[7]:A,5457
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[7]:B,4981
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[7]:C,7225
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[7]:D,6920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[7]:Y,4981
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[9]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[9]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[9]:CLK,639
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[9]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[9]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[9]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[9]:Q,639
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[9]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[9]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:A,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:B,995938
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:C,995848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:D,2610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_27:FCO,2559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:CLK,7321
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:D,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:EN,5961
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:Q,7321
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_71:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:CLK,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:D,11299
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:EN,7036
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:Q,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_1:A,4014
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_1:B,3988
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_1:Y,3988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21_FCINST1:CO,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21_FCINST1:FCI,2559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[2]:A,6503
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[2]:B,6404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[2]:C,4057
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_1[2]:Y,4057
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:C,11634
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:D,11513
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[5]:Y,11513
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIHNLG1:A,10769
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIHNLG1:B,10698
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIHNLG1:C,10609
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIHNLG1:D,10491
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIHNLG1:Y,10491
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_19:A,3932
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_19:B,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_19:C,9577
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_19:D,9272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_19:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_19:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_19:Y,3847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2[2]:A,10748
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2[2]:B,10600
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2[2]:C,9340
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2[2]:D,7764
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2[2]:Y,7764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:CLK,9214
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:D,8022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:Q,9214
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/fifo_write_xhdl6:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_10:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_10:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0:A,9121
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0:B,8061
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0:C,9114
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0:D,9002
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_int_3_sqmuxa_i_0_0_0:Y,8061
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[5]:CLK,942
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[5]:D,10023
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[5]:EN,4527
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[5]:Q,942
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync_i_0_0_o2:A,7373
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync_i_0_0_o2:B,7382
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_un25_framesync_i_0_0_o2:Y,7373
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_3_i_0_0_0_a2:A,5056
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_3_i_0_0_0_a2:B,4993
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_3_i_0_0_0_a2:C,4920
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_3_i_0_0_0_a2:Y,4920
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2_RNIN1I5_1[11]:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2_RNIN1I5_1[11]:B,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2_RNIN1I5_1[11]:Y,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[2]:A,5791
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[2]:B,5109
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[2]:C,6747
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[2]:D,6652
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[2]:Y,5109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:CLK,1847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:Q,1847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[8]:SLn,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_7:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:CLK,10609
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:D,8255
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:Q,10609
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/fifo_write_tx:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:D,11201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[24]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:CLK,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:EN,10523
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:Q,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1:A,8364
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1:B,6913
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1:C,10602
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1:D,10423
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1:Y,6913
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:CLK,9355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:D,8909
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:Q,9355
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_18:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable_3:A,4012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable_3:B,3514
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable_3:C,3957
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable_3:D,3701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/un14_penable_3:Y,3514
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2_RNIDFMR1:A,9542
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2_RNIDFMR1:B,9650
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_s1_0_a2_RNIDFMR1:Y,9542
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_4:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:CLK,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:Q,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[17]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_260:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_85:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_9:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_266:IPB,
SF2_MSS_sys_sb_0/OR3_1/U0:A,2788
SF2_MSS_sys_sb_0/OR3_1/U0:B,4063
SF2_MSS_sys_sb_0/OR3_1/U0:C,4010
SF2_MSS_sys_sb_0/OR3_1/U0:Y,2788
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:CLK,8639
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:D,9466
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:Q,8639
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:EN,6803
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:D,11430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[11]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:A,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:B,11800
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:C,8106
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:D,8964
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_99:Y,8106
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_neg_127_iv_i[10]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_neg_127_iv_i[10]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_neg_127_iv_i[10]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_neg_127_iv_i[10]:D,10188
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_APB_32_edge_neg_127_iv_i[10]:Y,10188
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_81:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_29:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_29:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[7]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[7]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[7]:Y,5782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[4]:A,10607
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[4]:B,10563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[4]:C,9326
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[4]:D,10286
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO_0[4]:Y,9326
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[13]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_262:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_72:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[14]:A,6924
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[14]:B,7879
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[14]:C,6762
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[14]:Y,6762
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[3]:CLK,-591
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[3]:D,5926
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[3]:Q,-591
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:D,9610
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[14]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0[0]:A,9516
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0[0]:B,8376
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0[0]:C,11619
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0[0]:D,9340
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_0_0[0]:Y,8376
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_tz_2:A,9431
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_tz_2:B,9359
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_tz_2:C,9202
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_tz_2:D,6986
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_tz_2:Y,6986
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNI7MSF:A,5609
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNI7MSF:B,3756
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNI7MSF:C,3146
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_0_RNI7MSF:Y,3146
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:D,10147
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_edge_neg_7_iv_i[0]:Y,10147
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_a2[3]:A,10602
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_a2[3]:B,8393
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_a2[3]:C,8292
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_a2[3]:D,6979
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_a2[3]:Y,6979
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:CLK,5936
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:D,4480
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:Q,5936
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[9]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_3_667_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_3_667_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_3_667_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_3_667_a2:Y,11517
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:CLK,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:D,8274
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:Q,11629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count2[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[16]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[16]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[16]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[16]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[16]:Y,7278
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:D,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[2]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:A,11945
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:B,11855
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:C,11796
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_3:Y,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:A,7320
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[2]:Y,7320
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:CLK,2658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:D,11462
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:Q,2658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[11]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_o2_0[3]:A,8280
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_o2_0[3]:B,7031
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_o2_0[3]:C,8169
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_o2_0[3]:D,8074
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_o2_0[3]:Y,7031
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:A,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:C,10133
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:D,5770
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_45[5]:Y,5770
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1:An,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CORERESETP_0/MSS_HPMS_READY_int_RNIDDQA/U0_RGB1:YL,3142
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLKINT_WRITE_PROC_PCLKint_ff_3_0_0:A,8403
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLKINT_WRITE_PROC_PCLKint_ff_3_0_0:B,11808
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/CLKINT_WRITE_PROC_PCLKint_ff_3_0_0:Y,8403
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:CLK,9252
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:D,9353
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:Q,9252
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[4]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:CLK,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:D,11299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:Q,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[22]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_23:B,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:A,3090
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:B,995988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:C,995939
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:D,2639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_45:FCO,2563
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[6]:A,4973
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[6]:B,4869
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[6]:C,4959
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[6]:D,5651
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[6]:Y,4869
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_12_559_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_12_559_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_12_559_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_12_559_a2:Y,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_24_412_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_24_412_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_24_412_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_24_412_a2:Y,11517
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[7]:B,5926
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10_RNO[7]:Y,5926
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_0_sqmuxa:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_0_sqmuxa:B,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_0_sqmuxa:Y,11835
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:CLK,10468
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:D,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:EN,9464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:Q,10468
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_parity:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:B,11542
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:C,11428
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:IPB,11542
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:IPC,11428
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_RNI1VHK[11]:A,774
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_RNI1VHK[11]:B,725
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_RNI1VHK[11]:C,620
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_RNI1VHK[11]:Y,620
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_30:C,3924
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_30:IPC,3924
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:B,12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:IPB,12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_11:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_a4_2[1]:A,969
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_a4_2[1]:B,905
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_a4_2[1]:C,840
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_a4_2[1]:D,715
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_INT_intr_3_u_i_a4_2[1]:Y,715
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_3:C,8134
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_3:IPC,8134
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1:A,9954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1:B,9746
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1:C,8053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1:D,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1:Y,6942
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:B,11669
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:C,8754
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:D,11312
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIRK4Q6[9]:S,8652
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:CLK,8120
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:D,4664
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:Q,8120
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_82:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[7]:CLK,-819
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[7]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[7]:Q,-819
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:CLK,843
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:D,10149
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:Q,843
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[1]:SLn,
GPIO_OUT_obuf[3]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[3]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_241:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_29:C,11113
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_29:IPC,11113
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:A,8535
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:B,8435
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:C,8382
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:D,8270
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_ns_1_0__m10:Y,8270
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:A,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:C,10216
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:D,5770
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_42[4]:Y,5770
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:CLK,10789
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:D,8434
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:Q,10789
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel:A,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel:B,7953
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel:C,7561
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/un3_psel:Y,6011
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_both_103_iv_i[8]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_both_103_iv_i[8]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_both_103_iv_i[8]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_both_103_iv_i[8]:D,10090
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_edge_both_103_iv_i[8]:Y,10090
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:CLK,6119
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:D,5047
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:Q,6119
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:A,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:B,11835
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:C,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:D,11682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone_3:Y,11682
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:B,4719
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:C,4414
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:IPB,4719
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_9:IPC,4414
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO:A,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO:B,10674
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO:C,10526
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO:D,9300
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO:Y,9300
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[6]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_104:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:A,11937
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:B,8080
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:C,7747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[13]:Y,5366
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_26:C,13007
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_26:IPC,13007
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:CLK,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:D,11299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:EN,7087
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:Q,2988
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:B,11536
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:C,8635
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:D,11179
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIFOS72[2]:S,8764
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[8]:A,5371
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[8]:B,4895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[8]:C,7141
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[8]:D,6836
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[8]:Y,4895
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_166_i:A,9497
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_166_i:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer_3_1_N_166_i:Y,9497
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_142:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:CLK,9406
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:D,5574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:Q,9406
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI368B1[2]:A,9440
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI368B1[2]:B,9325
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI368B1[2]:C,9270
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI368B1[2]:D,9113
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI368B1[2]:Y,9113
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[10]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8_RNI056R:A,5701
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8_RNI056R:B,5610
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8_RNI056R:C,3238
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8_RNI056R:Y,3238
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_3[3]:A,10759
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_3[3]:B,9549
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_3[3]:C,8361
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_3[3]:D,6188
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_3[3]:Y,6188
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[9]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[9]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[9]:CLK,845
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[9]:D,10101
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[9]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[9]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[9]:Q,845
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[9]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[9]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_46:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un43_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un43_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_APB_32_un43_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[26]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[26]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[26]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[26]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[26]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_un285_fixed_config_0_a4:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_un285_fixed_config_0_a4:B,10638
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_un285_fixed_config_0_a4:Y,10638
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:CLK,2639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:D,11384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:Q,2639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[9]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[1]:A,3107
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[1]:B,6839
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[1]:C,3468
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[1]:D,2394
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[1]:Y,2394
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_0_sqmuxa_0:A,9294
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_0_sqmuxa_0:B,9211
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_d_0_sqmuxa_0:Y,9211
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:A,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:B,995726
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_0:FCO,2837
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:A,6053
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:B,4866
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:C,11558
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:D,7909
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/bsd7_RNO:Y,4866
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIEO1V6:A,4413
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIEO1V6:B,9591
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIEO1V6:C,2696
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIEO1V6:D,3192
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIEO1V6:Y,2696
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_168:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNICBC7:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNICBC7:B,9184
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNICBC7:C,9119
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNICBC7:D,8871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNICBC7:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNICBC7:FCO,9987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_spi_clk_nextd_4_RNICBC7:Y,8871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_u_3_RNI3OSA1[10]:A,-621
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_u_3_RNI3OSA1[10]:B,-591
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_u_3_RNI3OSA1[10]:C,1730
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_u_3_RNI3OSA1[10]:D,1556
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_u_3_RNI3OSA1[10]:Y,-621
PWM_obuf[2]/U0/U_IOENFF:A,
PWM_obuf[2]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_a2_1:A,7064
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_a2_1:B,7017
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_a2_1:C,8119
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_a2_1:D,7784
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_a2_1:Y,7017
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:CLK,10740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:D,11682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:Q,10740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_alldone:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_RNO:A,10628
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_RNO:B,11626
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_RNO:C,9471
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_RNO:D,10310
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_pktsel_RNO:Y,9471
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:A,11783
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:B,11777
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:C,3851
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:D,7912
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_73:Y,3851
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[4]:A,5353
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[4]:B,6398
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[4]:C,8630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[4]:D,8317
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[4]:Y,5353
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_7_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_7_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_7_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_7_i:Y,5453
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_6:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:CLK,3022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:D,11407
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:Q,3022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[26]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:CLK,808
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:D,10147
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:Q,808
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:A,3042
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:B,995921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_11:FCO,2837
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[2]:A,5109
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[2]:B,5005
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[2]:C,5896
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[2]:D,3939
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[2]:Y,3939
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72_ns_1:A,4870
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72_ns_1:B,5166
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72_ns_1:C,4726
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m72_ns_1:Y,4726
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:CLK,1679
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:Q,1679
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[20]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_4_655_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_4_655_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_4_655_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_4_655_a2:Y,11517
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_neg_67_iv_i[5]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_neg_67_iv_i[5]:B,11816
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_neg_67_iv_i[5]:C,10650
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_neg_67_iv_i[5]:D,10023
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_edge_neg_67_iv_i[5]:Y,10023
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[3]:A,4959
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[3]:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[3]:Y,4959
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_both_55_iv_i[4]:A,11937
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_both_55_iv_i[4]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_both_55_iv_i[4]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_both_55_iv_i[4]:D,10106
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_both_55_iv_i[4]:Y,10106
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:C,11736
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_14:IPC,11736
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4]:A,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4]:B,996250
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[4]:Y,2964
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_a2[2]:A,10854
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_a2[2]:B,10750
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_a2[2]:C,10722
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_a2[2]:D,10589
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_a2[2]:Y,10589
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:A,3116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:B,996090
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[10]:Y,2815
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:C,12986
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_35:IPC,12986
PWM_obuf[2]/U0/U_IOOUTFF:A,
PWM_obuf[2]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:CLK,8270
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:D,7612
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:Q,8270
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2[5]:A,8278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2[5]:B,9416
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_o2[5]:Y,8278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[30]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:A,3039
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:B,995972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:C,995882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:D,2644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_33:FCO,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:A,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:B,995879
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:C,995797
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:D,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_1:FCO,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[13]:A,5415
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[13]:B,4939
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[13]:C,7185
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[13]:D,6880
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[13]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[13]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[13]:Y,4939
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14:A,7039
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14:B,5770
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14:C,8532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14:D,8548
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m14:Y,5770
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_18:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read:A,4856
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read:B,5063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read:C,5251
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read:D,3276
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCON/rx_fifo_read:Y,3276
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_5_643_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_5_643_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_5_643_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_5_643_a2:Y,11517
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_6_i:A,4527
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_6_i:B,10597
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_6_i:Y,4527
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_0_a2_RNIN2E61:A,7126
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_0_a2_RNIN2E61:B,7028
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_0_a2_RNIN2E61:C,5780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_0_a2_RNIN2E61:D,5531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_4_i_1_0_a2_RNIN2E61:Y,5531
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:CLK,-642
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:Q,-642
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[4],5090
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[5],4995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[6],4589
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[7],4683
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[8],4742
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[0],7188
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[10],8454
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[11],8434
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[12],7239
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[13],8616
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[14],7416
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[15],7419
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[1],6215
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[2],6131
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[3],7260
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[4],4768
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[5],4706
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[6],6096
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[7],4589
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[8],8499
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT[9],8491
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[4],12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[5],12991
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[6],12979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[7],12957
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[8],12986
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[0],13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[10],13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[11],13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[12],13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[13],12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[14],12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[15],12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[1],12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[2],13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[3],13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[4],13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[5],13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[6],13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[7],13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[8],13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_DIN[9],13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WEN,11642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[17]:A,10806
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[17]:B,10659
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[17]:C,9041
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[17]:D,6980
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[17]:Y,6980
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:CLK,938
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:Q,938
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2[7]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:D,11470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[15]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_a2[3]:A,6625
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_a2[3]:B,6573
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_a2[3]:C,5403
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_a2[3]:D,6323
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_a2[3]:Y,5403
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_79:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:CLK,3914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:D,7910
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:Q,3914
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[4]:SLn,
GPIO_IN_ibuf[2]/U0/U_IOINFF:A,
GPIO_IN_ibuf[2]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_13:A,8449
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_13:B,6841
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_13:C,6765
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_13:Y,6765
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:A,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:B,3131
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:C,3041
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:D,2795
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_9:FCO,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:D,11384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff_RNI4A5H:A,6911
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff_RNI4A5H:B,6793
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff_RNI4A5H:C,6729
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint_ff_RNI4A5H:Y,6729
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:CLK,9388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:D,9419
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:Q,9388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_prescale_reg7:A,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_prescale_reg7:B,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_prescale_reg7:Y,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:A,3128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:B,996026
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:C,995977
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:D,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_39:FCO,2563
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:A,2913
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:B,995802
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_4:FCO,2837
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:CLK,9747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:D,12892
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:EN,11680
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:Q,9747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLSCL:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNIFK2P8[1]:A,3757
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNIFK2P8[1]:B,3190
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNIFK2P8[1]:C,2394
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNIFK2P8[1]:D,3424
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0_RNIFK2P8[1]:Y,2394
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_6:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_6:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_0_0:A,7643
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_0_0:B,7544
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/m23_0_0:Y,7544
SPISS0_obuf/U0/U_IOOUTFF:A,
SPISS0_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_prddata:A,4698
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_prddata:B,5012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_prddata:C,3098
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_prddata:D,4451
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un1_prddata:Y,3098
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:B,996117
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[6]:S,996264
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_0_RNIFP101[6]:A,-434
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_0_RNIFP101[6]:B,-494
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_0_RNIFP101[6]:C,700
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_6_REG_INT_intr_13_u_0_RNIFP101[6]:Y,-494
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_30:C,4891
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_30:IPC,4891
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un155_fixed_config_0_x2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un155_fixed_config_0_x2:B,10605
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_APB_32_un155_fixed_config_0_x2:Y,10605
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2[1]:A,10741
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2[1]:B,10600
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2[1]:C,9340
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2[1]:D,7908
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2[1]:Y,7908
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:CLK,8421
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:EN,10523
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:Q,8421
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_4_0_a2:A,3255
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_4_0_a2:B,9424
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_4_0_a2:Y,3255
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_sn_m3:A,4179
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_sn_m3:B,4222
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_sn_m3:Y,4179
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_32:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:CLK,6793
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:D,7257
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:Q,6793
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:C,11324
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_19:IPC,11324
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:A,3147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:B,996045
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:C,995996
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:D,2696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21:FCO,2563
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_13:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m2_0[22]:A,9611
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m2_0[22]:B,7968
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m2_0[22]:C,6810
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m2_0[22]:D,6677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_m2_0[22]:Y,6677
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_9:EN,9423
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_9:IPENn,9423
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_0:A,10316
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_0:B,10271
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_0:C,4579
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_0:D,6500
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i_0:Y,4579
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNII2802:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNII2802:B,10673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNII2802:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNII2802:D,11621
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNII2802:Y,10673
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:A,10693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:B,8504
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:C,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:D,11606
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_n4:Y,8504
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_268:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[1]:A,4109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[1]:B,5484
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[1]:C,7283
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[1]:D,6978
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[1]:Y,4109
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_4:A,8482
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_4:B,8918
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_4:C,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_4:D,7488
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_4:Y,5782
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:CLK,9490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:D,5880
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:Q,9490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:CLK,8229
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:D,5681
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:Q,8229
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:A,11849
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:B,11758
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:C,10345
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:D,9055
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe_RNO:Y,9055
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:CLK,941
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:D,10135
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:Q,941
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_neg_139_iv_i[11]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_neg_139_iv_i[11]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_neg_139_iv_i[11]:C,10666
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_neg_139_iv_i[11]:D,10128
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_neg_139_iv_i[11]:Y,10128
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:CLK,1923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:Q,1923
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[12]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[0]:A,4391
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[0]:B,3915
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[0]:C,6161
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[0]:D,5856
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[0]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[0]:Y,3915
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_ns_i_i[6]:A,11906
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_ns_i_i[6]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_ns_i_i[6]:C,11619
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_ns_i_i[6]:D,11554
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_ns_i_i[6]:Y,11554
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0_RGB1:An,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0_RGB1:ENn,
SF2_MSS_sys_sb_0/CCC_0/GL1_INST/U0_RGB1:YL,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_89:IPB,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[8]:A,5823
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[8]:B,3377
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[8]:C,4895
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[8]:D,5775
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[8]:Y,3377
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:A,10688
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:B,11645
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:C,9340
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:D,10405
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_6_sqmuxa_0_a3:Y,9340
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_2[5]:A,-387
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_2[5]:B,-355
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_2[5]:C,773
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_2[5]:D,604
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_2[5]:Y,-387
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_107:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6_RNIJAQE1:A,2483
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6_RNIJAQE1:B,2394
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6_RNIJAQE1:C,5730
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6_RNIJAQE1:D,2534
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6_RNIJAQE1:Y,2394
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_30:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_13_iv_i[1]:A,5825
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_13_iv_i[1]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_13_iv_i[1]:C,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_13_iv_i[1]:Y,5825
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_6:A,8642
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_6:B,6985
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_6:C,6895
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_6:Y,6895
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m3_i_m3_1_1:A,4242
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m3_i_m3_1_1:B,6046
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m3_i_m3_1_1:C,5896
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m3_i_m3_1_1:Y,4242
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_247:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3]:A,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3]:B,996269
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[3]:Y,2964
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_0:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_0:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m1_e_0_0:A,5065
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m1_e_0_0:B,5268
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m1_e_0_0:C,3335
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m1_e_0_0:D,4689
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_m1_e_0_0:Y,3335
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_both_139_iv_i[11]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_both_139_iv_i[11]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_both_139_iv_i[11]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_both_139_iv_i[11]:D,10128
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_11_APB_32_edge_both_139_iv_i[11]:Y,10128
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:CLK,7161
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:D,5880
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:Q,7161
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw[0]:SLn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:CLK,12954
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:D,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:Q,12954
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/RESET_N_M2F_q1:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:CLK,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:D,11379
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:EN,7036
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:Q,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[4]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a3_1_2[3]:A,8502
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a3_1_2[3]:B,8515
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a3_1_2[3]:C,7254
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a3_1_2[3]:D,7203
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a3_1_2[3]:Y,7203
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:C,11585
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:D,11513
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet_RNO[4]:Y,11513
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:CLK,9314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:D,5574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:Q,9314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[0]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:CLK,6911
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:D,8254
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:Q,6911
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLKint:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[5]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[5]:B,10200
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[5]:C,5976
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon_RNO[5]:Y,5976
GPIO_OUT_obuf[5]/U0/U_IOPAD:D,
GPIO_OUT_obuf[5]/U0/U_IOPAD:E,
GPIO_OUT_obuf[5]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:B,11575
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:C,11518
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:IPB,11575
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:IPC,11518
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[7]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[7]:Y,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[9]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[9]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[9]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[9]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[9]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[9]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[9]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[9]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[9]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_19_473_i_0:A,10436
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_19_473_i_0:B,10345
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_19_473_i_0:Y,10345
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIDLNP_0:A,10788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIDLNP_0:B,10673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIDLNP_0:Y,10673
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_2[10]:A,-301
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_2[10]:B,-350
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_2[10]:C,-462
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_2[10]:D,-591
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_10_REG_INT_intr_21_2[10]:Y,-591
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_un211_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_un211_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_un211_fixed_config:Y,10613
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_271:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:A,11922
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:B,8074
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:C,7747
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[5]:Y,5366
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1[0]:A,3969
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1[0]:B,3346
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1[0]:C,3498
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA_1[0]:Y,3346
GPIO_IN_ibuf[3]/U0/U_IOINFF:A,
GPIO_IN_ibuf[3]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_1_0_RNIVQ0C:A,5386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_1_0_RNIVQ0C:B,5830
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_1_0_RNIVQ0C:C,3552
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_1_0_RNIVQ0C:D,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_1_0_RNIVQ0C:Y,3517
ADC_RST_obuf/U0/U_IOENFF:A,
ADC_RST_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_RNO:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_RNO:B,10658
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_RNO:C,8186
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1_ov_RNO:Y,8186
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4_RNID7NS:A,5884
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4_RNID7NS:B,5828
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4_RNID7NS:C,3844
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4_RNID7NS:D,3345
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4_RNID7NS:Y,3345
GPIO_IN_ibuf[1]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[1]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2_0_4_RNIBQ0U:A,8875
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2_0_4_RNIBQ0U:B,7556
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2_0_4_RNIBQ0U:C,5976
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2_0_4_RNIBQ0U:D,6957
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2_0_4_RNIBQ0U:Y,5976
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_sn_m13:A,5951
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_sn_m13:B,5752
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_sn_m13:C,5309
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_sn_m13:Y,5309
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/g0_0_0:A,5285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/g0_0_0:B,5194
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/g0_0_0:Y,5194
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[0]:A,9577
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[0]:B,9042
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[0]:C,10717
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[0]:Y,9042
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_o2[2]:A,10568
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_o2[2]:B,7257
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_o2[2]:C,10470
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_i_0_0_o2[2]:Y,7257
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[0]:EN,6803
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2_RNIN1I5_0[11]:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2_RNIN1I5_0[11]:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2_RNIN1I5_0[11]:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:CLK,3242
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:Q,3242
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[9]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[5]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[5]:Y,5782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:CLK,10531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:D,11410
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:EN,6070
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:Q,10531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ack_bit:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_un547_fixed_config_0_x2:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_un547_fixed_config_0_x2:B,10605
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_un547_fixed_config_0_x2:Y,10605
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:CLK,8170
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:D,8479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:EN,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:Q,8170
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:C,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_12:IPC,13081
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_INTR_reg_87_0_RNO[5]:A,10776
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_INTR_reg_87_0_RNO[5]:B,9538
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_INTR_reg_87_0_RNO[5]:C,8309
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_INTR_reg_87_0_RNO[5]:D,3255
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_INTR_reg_87_0_RNO[5]:Y,3255
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:CLK,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:Q,13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[20]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_172:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_11_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_11_i:B,10663
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_11_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_11_i:Y,5453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un4_pwm_enable_reg:A,3487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un4_pwm_enable_reg:B,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un4_pwm_enable_reg:Y,1695
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_INTR_reg_75[4]:A,10360
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_INTR_reg_75[4]:B,5591
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_INTR_reg_75[4]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_INTR_reg_75[4]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_INTR_reg_75[4]:Y,5591
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:CLK,9438
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:D,8871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:Q,9438
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:C,4742
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_33:IPC,4742
GPIO_OUT_obuf[11]/U0/U_IOPAD:D,
GPIO_OUT_obuf[11]/U0/U_IOPAD:E,
GPIO_OUT_obuf[11]/U0/U_IOPAD:PAD,
PWM_obuf[0]/U0/U_IOENFF:A,
PWM_obuf[0]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49:A,4354
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49:B,4307
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49:C,4210
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49:Y,4210
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2_0[4]:A,8512
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2_0[4]:B,8448
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2_0[4]:C,6507
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2_0[4]:D,3379
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2_0[4]:Y,3379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_2:A,9173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_2:B,8974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_2:C,8531
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_2:D,7993
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_1_2:Y,7993
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_50:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:B,996375
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[12]:S,996196
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[24]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:CLK,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:D,11582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:Q,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[31]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21_FCINST1:CO,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_21_FCINST1:FCI,2563
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[3],11078
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[4],10950
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[5],10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[6],10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[0],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[1],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[2],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[3],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[4],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[5],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[6],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[7],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_CLK,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_EN,12792
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[3],13133
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[4],13002
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[5],13022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[6],13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[0],13081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[1],12982
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[2],13006
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[3],13015
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[4],13060
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[5],13063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[6],13064
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[7],13069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WEN,12736
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[5]:A,5227
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[5]:B,5560
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[5]:C,7386
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[5]:D,7081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[5]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[5]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[5]:Y,5227
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:CLK,9069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:D,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:Q,9069
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa:A,10324
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa:B,9890
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa:C,8261
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa:D,6035
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update_0_sqmuxa:Y,6035
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_27:C,4810
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_27:IPC,4810
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a5_0_a2_5:A,10862
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a5_0_a2_5:B,10773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a5_0_a2_5:C,10722
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a5_0_a2_5:D,10597
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a5_0_a2_5:Y,10597
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[3]:CLK,-582
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[3]:D,6790
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[3]:Q,-582
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_33:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:B,5727
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_10:IPB,5727
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_7_i_1_0_a2:A,7268
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_7_i_1_0_a2:B,7219
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_7_i_1_0_a2:Y,7219
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[4]:A,3379
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[4]:B,4511
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[4]:C,3400
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[4]:D,3411
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m[4]:Y,3379
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:B,996204
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[3]:S,996269
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAC6F3[3]:A,10658
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAC6F3[3]:B,10505
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAC6F3[3]:C,9224
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAC6F3[3]:D,9101
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAC6F3[3]:Y,9101
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_GPOUT_GPIO_OUT_i_17[8]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_GPOUT_GPIO_OUT_i_17[8]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_GPOUT_GPIO_OUT_i_17[8]:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:B,996337
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[10]:S,996234
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_21:EN,6029
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_21:IPENn,6029
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_26:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a5_0_a2_3:A,10869
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a5_0_a2_3:B,10812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a5_0_a2_3:C,10715
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a5_0_a2_3:D,10558
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m15_0_a2_0_a5_0_a2_3:Y,10558
SPI_0_CLK_M2F_obuf/U0/U_IOENFF:A,
SPI_0_CLK_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:B,996318
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[9]:S,996253
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:CLK,2894
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:D,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:Q,2894
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[0]:A,10502
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[0]:B,11742
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[0]:Y,10502
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:D,11582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[14]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/data_out_xhdl1[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[4]:A,11929
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[4]:B,9427
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[4]:C,10484
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[4]:D,9334
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[4]:Y,9334
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_3[5]:A,3429
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_3[5]:B,4488
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_3[5]:C,3475
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_3[5]:D,4210
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_3[5]:Y,3429
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_o2_1:A,6986
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_o2_1:B,8009
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_o2_1:Y,6986
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_15:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:CLK,5873
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:D,9675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:EN,9530
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:Q,5873
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[5]:CLK,-682
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[5]:D,5690
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[5]:Q,-682
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:A,10722
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:B,8329
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:C,11765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:D,11567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state_RNO[2]:Y,8329
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:CLK,6823
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:D,7424
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:Q,6823
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_20:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[8]:A,5229
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[8]:B,6604
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[8]:C,8403
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[8]:D,8098
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[8]:Y,5229
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[6]:CLK,-476
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[6]:D,6790
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[6]:Q,-476
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[6]:A,5291
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[6]:B,6668
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[6]:C,8467
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[6]:D,8162
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[6]:Y,5291
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIGQ1V6:A,4404
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIGQ1V6:B,9588
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIGQ1V6:C,2693
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIGQ1V6:D,3189
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIGQ1V6:Y,2693
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:B,996060
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[3]:S,996321
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:CLK,6904
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:D,5976
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:Q,6904
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:A,3071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:B,995969
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:C,995920
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:D,2620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_27:FCO,2563
ADC_CLK_obuf/U0/U_IOENFF:A,
ADC_CLK_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNO:A,9675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNO:B,11708
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_RNO:Y,9675
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re_slave:A,9023
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re_slave:B,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re_slave:Y,8990
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPIN_GPIN_reg_25[2]:A,8530
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPIN_GPIN_reg_25[2]:B,8478
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_GPIN_GPIN_reg_25[2]:Y,8478
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_i_0_o2_0_RNIMNIV:A,8244
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_i_0_o2_0_RNIMNIV:B,5776
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_i_0_o2_0_RNIMNIV:C,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_i_0_o2_0_RNIMNIV:Y,3596
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_259:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[1]:A,11868
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[1]:B,8378
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[1]:C,11731
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[1]:Y,8378
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:CLK,11701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:D,9513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:Q,11701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_checkorun:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[14]:A,6991
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[14]:B,6851
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[14]:C,5359
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[14]:Y,5359
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[5]:A,8041
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[5]:B,7364
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[5]:C,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[5]:D,8355
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[5]:Y,7364
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_6[1]:A,8546
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_6[1]:B,6180
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_6[1]:C,3588
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_6[1]:Y,3588
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m5_1_1:A,4057
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m5_1_1:B,5536
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m5_1_1:C,4462
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m5_1_1:Y,4057
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:B,11490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:C,11550
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:IPB,11490
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:IPC,11550
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_3_i_0_0_0_a2_RNIQ0F3:A,6762
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_3_i_0_0_0_a2_RNIQ0F3:B,7108
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_3_i_0_0_0_a2_RNIQ0F3:Y,6762
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_219:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[29]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[9]:A,7060
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[9]:B,8491
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[9]:C,3413
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[9]:D,6801
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[9]:Y,3413
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[7]:A,5965
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[7]:B,5372
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[7]:C,7634
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[7]:D,7321
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux[7]:Y,5372
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_2_RNIFI5E[4]:A,-522
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_2_RNIFI5E[4]:B,-582
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_2_RNIFI5E[4]:C,612
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_2_RNIFI5E[4]:Y,-582
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_144:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:A,1980
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:B,3064
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:FCI,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15:FCO,1695
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:A,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[1]:Y,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[7]:A,8041
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[7]:B,7364
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[7]:C,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[7]:D,8355
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_RNO[7]:Y,7364
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[3]:A,5191
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[3]:B,3971
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[3]:C,9593
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[3]:D,8392
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[3]:Y,3971
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI915P2[4]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI915P2[4]:B,8928
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI915P2[4]:C,11600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI915P2[4]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI915P2[4]:FCI,8871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI915P2[4]:FCO,8871
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count_RNI915P2[4]:S,8928
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:D,11201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[40]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_22:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_22:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_3:A,8884
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_3:B,8829
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_3:C,7301
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_3:D,5690
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_3:Y,5690
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_13_547_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_13_547_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_13_547_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_13_547_a2:Y,11517
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[0]:A,6997
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[0]:B,8677
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[0]:C,5727
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[0]:D,6183
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[0]:Y,5727
SPI_0_DI_F2M_ibuf/U0/U_IOINFF:A,
SPI_0_DI_F2M_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[14]:A,6331
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[14]:B,7376
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[14]:C,9592
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[14]:D,9287
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[14]:Y,6331
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:CLK,3259
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:Q,3259
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[10]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:CLK,4717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:Q,4717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[6]:CLK,-292
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[6]:D,9928
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[6]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[6]:Q,-292
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_i_0_0[9]:A,8306
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_i_0_0[9]:B,9525
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_i_0_0[9]:Y,8306
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2_RNINU361:A,3518
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2_RNINU361:B,3740
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2_RNINU361:C,6744
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2_RNINU361:D,3146
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_2_RNINU361:Y,3146
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:D,11601
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:EN,9055
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_strobe:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15_FCINST1:CO,1695
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/sync_pulse_1_cry_15_FCINST1:FCI,1695
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:C,11803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_17:IPC,11803
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_277:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:CLK,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:D,10673
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:Q,10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/rd_pointer[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_23:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_23:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:D,12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_238:A,11821
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_238:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_238:C,9446
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_238:D,10380
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_txzeros_238:Y,9446
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[4]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[4]:CLK,-612
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[4]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[4]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[4]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[4]:Q,-612
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[4]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[4]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_x3[1]:A,11852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_x3[1]:B,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_x3[1]:Y,11796
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[23]:A,7753
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[23]:B,6556
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[23]:C,9156
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[23]:D,7833
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_o2[23]:Y,6556
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i:A,11656
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i:B,8055
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i:C,4886
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i:D,4579
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_sercon_9_0_i:Y,4579
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0[5]:A,7373
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0[5]:B,7776
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0[5]:C,10607
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0[5]:D,10325
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0[5]:Y,7373
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:B,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:C,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:IPB,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_14:IPC,13006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:A,3014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:B,995904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:C,995863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:D,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_1:FCO,2563
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_o2[22]:A,6846
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_o2[22]:B,6742
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_o2[22]:C,5359
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_0_i_0_o2[22]:Y,5359
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_15:A,7520
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_15:B,7415
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_15:C,4196
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_15:D,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_15:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_15:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_15:Y,3847
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:A,3275
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:B,3216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:C,3126
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:D,2880
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_39:FCO,2778
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_229:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:D,11582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[14]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[6]:CLK,-683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[6]:D,5690
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[6]:Q,-683
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7[6]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:CLK,2696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:D,11582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:Q,2696
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[31]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0_tz[6]:A,8074
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0_tz[6]:B,8431
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0_0_tz[6]:Y,8074
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:A,10190
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:B,10157
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:C,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:D,9814
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/clock_rx_re:Y,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_a2_0_1:A,8489
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_a2_0_1:B,8364
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_a2_0_1:C,9477
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_a2_0_1:Y,8364
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_93:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_28:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_28:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_m2[5]:A,-180
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_m2[5]:B,-271
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_m2[5]:C,-355
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_m2[5]:Y,-355
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAJUF1[3]:A,8283
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAJUF1[3]:B,8175
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAJUF1[3]:C,8122
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAJUF1[3]:D,8022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIAJUF1[3]:Y,8022
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[6]:A,5435
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[6]:B,4959
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[6]:C,7203
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[6]:D,6898
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[6]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[6]:Y,4959
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:CLK,11796
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:D,12954
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:Q,11796
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/FIC_2_APB_M_PRESET_N_clk_base:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:CLK,8175
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:D,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:Q,8175
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:CLK,3033
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:D,11492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:Q,3033
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[20]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:CLK,3014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:Q,3014
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[18]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_24:C,4995
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_24:IPC,4995
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a5_0_a2_0_0:A,9357
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a5_0_a2_0_0:B,9314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a5_0_a2_0_0:Y,9314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0_0_0_a2_0:A,8386
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0_0_0_a2_0:B,8303
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0_0_0_a2_0:Y,8303
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:C,11773
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1_RNO[5]:Y,5782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:CLK,5649
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:D,5574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:Q,5649
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[24]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[4]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[4]:CLK,9584
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[4]:D,11379
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[4]:EN,7209
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[4]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[4]:Q,9584
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[4]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:CLK,8808
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:D,11410
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:EN,8073
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:Q,8808
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/seradr0apb[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:CLK,9327
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:D,10353
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:EN,9290
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:Q,9327
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_6_631_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_6_631_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_6_631_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_6_631_a2:Y,11517
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[7]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[7]:C,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[7]:Y,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_a4_1[5]:A,1063
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_a4_1[5]:B,961
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_a4_1[5]:C,922
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_REG_INT_intr_11_u_i_a4_1[5]:Y,922
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_10:A,3944
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_10:B,3847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_10:C,11708
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_10:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_10:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_10:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_10:Y,3847
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:CLK,619
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:D,10149
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:Q,619
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4_a0[0]:A,3934
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4_a0[0]:B,4227
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4_a0[0]:C,3401
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4_a0[0]:D,3750
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/prdata_2_4_a0[0]:Y,3401
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[9]:A,5859
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[9]:B,3413
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[9]:C,4931
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[9]:D,5811
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[9]:Y,3413
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:A,3116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:B,996128
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[8]:Y,2815
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_103:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[25]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[3]:A,9042
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[3]:B,8637
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[3]:C,9859
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[3]:D,9350
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5[3]:Y,8637
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_255:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_17_499_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_17_499_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_17_499_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_17_499_a2:Y,11517
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_FCINST1:CO,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_21_FCINST1:FCI,2569
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_26:EN,
GPIO_OUT_obuf[11]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[11]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:A,3056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:B,995989
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:C,995899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:D,2661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_39:FCO,2559
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_un305_fixed_config_0_a4:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_un305_fixed_config_0_a4:B,10597
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_un305_fixed_config_0_a4:Y,10597
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[7]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[7]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[7]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_215:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[2]:A,11929
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[2]:B,10572
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[2]:C,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state_ns[2]:Y,10572
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:CLK,9294
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:D,8452
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:Q,9294
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6]:A,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6]:B,996212
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[6]:Y,2964
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:CLK,2788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:D,9230
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:EN,9009
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:Q,2788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/parity_err_xhdl2:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_26:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_26:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:CLK,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:D,11514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:Q,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[13]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[15]:A,6330
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[15]:B,7589
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[15]:C,5727
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[15]:D,6775
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[15]:Y,5727
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_26:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[3]:A,9577
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[3]:B,9042
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[3]:C,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_2[3]:Y,9042
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2_RNO_0:A,10596
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2_RNO_0:B,10505
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2_RNO_0:C,10468
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_xhdl2_RNO_0:Y,10468
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_12:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa:A,7209
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa:B,8108
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg_0_sqmuxa:Y,7209
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4_RNIMPIV1:A,4053
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4_RNIMPIV1:B,3345
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4_RNIMPIV1:C,3809
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4_RNIMPIV1:D,3238
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_4_RNIMPIV1:Y,3238
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1_RNO:A,6029
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1_RNO:B,11627
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1_RNO:Y,6029
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10_RNIJIQB2:A,7033
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10_RNIJIQB2:B,3537
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10_RNIJIQB2:C,2394
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10_RNIJIQB2:D,2606
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_10_RNIJIQB2:Y,2394
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_2L1_0:A,3103
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_2L1_0:B,3637
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_2L1_0:C,4194
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1_N_2L1_0:Y,3103
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_0:A,8271
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_0:B,9529
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_0:C,6269
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_0:D,5994
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_0:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_0:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_0:Y,5994
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:A,10558
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:B,10541
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:C,9546
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:D,9466
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__N_106_mux_i:Y,9466
PWM_obuf[0]/U0/U_IOOUTFF:A,
PWM_obuf[0]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_254:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:A,3258
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:B,3199
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:C,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:D,2863
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_33:FCO,2778
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO[0]:A,10539
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO[0]:B,10532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO[0]:Y,10532
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:CLK,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:D,11514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:Q,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[29]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_2[4]:A,-292
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_2[4]:B,-341
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_2[4]:C,-453
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_2[4]:D,-582
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_2[4]:Y,-582
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_214:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[6]:A,10220
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[6]:B,11831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[6]:C,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[6]:D,3602
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serDAT_WRITE_PROC_serdat_10_iv[6]:Y,3596
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:CLK,4063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:D,10676
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:EN,7227
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:Q,4063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/overflow_reg:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0[2]:A,10614
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0[2]:B,11708
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0[2]:C,7764
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0[2]:D,8739
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0[2]:Y,7764
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[3],11071
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[4],10957
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[5],10837
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[6],10967
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[0],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[1],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[2],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[3],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[4],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[5],12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[6],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT[7],12690
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_CLK,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_EN,9423
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[3],13125
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[4],13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[5],13022
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[6],13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[7],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[0],11826
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[10],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[11],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[12],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[13],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[14],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[15],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[1],11712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[2],11736
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[3],11745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[4],11798
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[5],11803
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[6],11800
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[7],11807
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[8],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_DIN[9],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WEN,10352
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_alldone:A,10846
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_alldone:B,10740
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_alldone:C,10532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/tx_alldone:Y,10532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:CLK,8453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:D,11221
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:EN,6844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:Q,8453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:CLK,6938
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:D,8434
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:Q,6938
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:A,3116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:B,996014
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[14]:Y,2815
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:CLK,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:D,11379
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:EN,7036
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:Q,10795
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[4]:SLn,
GPIO_IN_ibuf[5]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[5]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:CLK,3924
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:D,8020
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:Q,3924
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/rd_pointer_q[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[23]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_1_sqmuxa_0:A,8803
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_1_sqmuxa_0:B,8618
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_1_sqmuxa_0:C,8539
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1_1_sqmuxa_0:Y,8539
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:CLK,3487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:D,11410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:EN,6111
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:Q,3487
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_enable_reg1[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_o2_0:A,10501
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_o2_0:B,9291
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_o2_0:C,8275
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_o2_0:D,7017
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_o2_0:Y,7017
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_147:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[0]:A,11906
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[0]:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_frames_4[0]:Y,11804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2:A,6482
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2:B,5174
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2:C,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2:D,4522
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2:Y,3596
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:B,996394
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[13]:S,996177
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:CLK,1790
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:Q,1790
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_COMB_PROC_un26_sdao_int_i_0_i_a2:A,7836
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_COMB_PROC_un26_sdao_int_i_0_i_a2:B,7907
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_COMB_PROC_un26_sdao_int_i_0_i_a2:C,7833
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_COMB_PROC_un26_sdao_int_i_0_i_a2:Y,7833
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[3]:A,5305
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[3]:B,6528
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[3]:C,5265
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[3]:D,4971
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[3]:Y,4971
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_98:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_159:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[2]:A,5260
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[2]:B,4037
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[2]:C,9679
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[2]:D,8478
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[2]:Y,4037
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un20_adrcompen:A,6960
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un20_adrcompen:B,9441
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/ADRCOMP_WRITE_PROC_un20_adrcompen:Y,6960
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[0]:A,9312
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[0]:B,4701
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[0]:C,9383
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[0]:D,9264
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[0]:Y,4701
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_21:EN,6029
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_21:IPENn,6029
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[1]:A,11760
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[1]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[1]:Y,11760
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_225:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_RNO:A,10274
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_RNO:B,8889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_RNO:C,10160
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_RNO:D,10003
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_RNO:Y,8889
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:A,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:B,995904
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:C,995814
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:D,2576
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_9:FCO,2559
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:CLK,9087
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:D,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:Q,9087
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:CLK,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:Q,12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[14]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_119:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[1]:CLK,9523
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[1]:EN,6803
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[1]:Q,9523
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[1]:A,11844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[1]:B,11742
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[1]:C,10353
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_RNO[1]:Y,10353
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2_1[5]:A,8443
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2_1[5]:B,6484
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2_1[5]:C,3435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_2_1[5]:Y,3435
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_131:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[21]:A,10759
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[21]:B,10763
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[21]:C,6810
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[21]:D,7844
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[21]:Y,6810
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[0]:EN,6803
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_i:Y,5453
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[3]:A,5305
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[3]:B,6680
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[3]:C,8479
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[3]:D,8174
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[3]:Y,5305
SPISCLK0_obuf/U0/U_IOOUTFF:A,
SPISCLK0_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:CLK,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:Q,3110
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[15]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_pos_55_iv_i[4]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_pos_55_iv_i[4]:B,11785
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_pos_55_iv_i[4]:C,10654
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_pos_55_iv_i[4]:D,10106
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_APB_32_edge_pos_55_iv_i[4]:Y,10106
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO2:A,10693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO2:B,10594
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO2:C,9297
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_wr_pointer_q_1_CO2:Y,9297
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:A,8345
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:B,8209
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:C,8096
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:FCO,8096
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNISOR21[0]:Y,9234
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[7]:B,5690
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[7]:Y,5690
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:CLK,8435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:D,8479
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:EN,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:Q,8435
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitsel[2]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_224:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m31:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m31:B,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m31:C,11700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m31:D,7910
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m31:Y,7910
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2_0_3:A,4594
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2_0_3:B,4523
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2_0_3:C,4077
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2_0_3:D,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2_0_3:Y,3596
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_2_0[7]:A,6404
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_2_0[7]:B,6670
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_2_0[7]:C,5072
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_2_0[7]:D,4649
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a2_2_0[7]:Y,4649
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[4],8921
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[5],8826
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[6],8420
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[7],8492
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[8],8552
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[0],8513
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[10],8579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[11],8540
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[12],8485
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[13],8491
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[14],8500
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[15],8483
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[1],8449
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[2],8454
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[3],8579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[4],8574
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[5],8487
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[6],8483
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[7],8420
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[8],8642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT[9],8534
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:A_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[4],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[5],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[6],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[7],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[8],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_ADDR_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_DOUT_SRST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:B_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[3],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[4],12987
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[5],12991
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[6],12979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[7],12957
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[8],12986
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ADDR[9],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_ARST_N,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_BLK[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_BLK[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[0],13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[10],13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[11],13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[12],13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[13],12998
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[14],12988
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[15],12981
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[16],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[17],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[1],12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[2],13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[3],13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[4],13060
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[5],13063
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[6],13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[7],13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[8],13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_DIN[9],13012
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WEN,11642
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WIDTH[0],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WIDTH[1],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:C_WIDTH[2],
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/INST_RAM64x18_IP:SII_LOCK,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_174:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_27:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_27:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_16:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:CLK,10646
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:D,10573
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:Q,10646
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_32:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_32:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_1:A,4060
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_1:B,4140
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_1:C,3567
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_1:D,3478
SF2_MSS_sys_sb_0/CoreGPIO_0/RDATA_32_un3_prdata_o_1:Y,3478
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_150:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[19]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_213:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_213:B,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_213:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_213:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_213:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_s_213:FCO,996139
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega6:A,2864
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega6:B,2394
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega6:C,2837
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega6:D,2628
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_rega6:Y,2394
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:A,996302
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:B,3018
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[4]:Y,2815
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_3:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_3:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:CLK,10558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:D,11586
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:Q,10558
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_11:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_11:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_rx_byte_xhdl5_2[7]:A,11867
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_rx_byte_xhdl5_2[7]:B,11839
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_sm_rx_byte_xhdl5_2[7]:Y,11839
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_110:IPA,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:B,996136
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[7]:S,996147
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_34:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_263:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_129:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:CLK,3140
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:Q,3140
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[3]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_9:A,8487
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_9:B,6906
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_9:C,6830
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_9:Y,6830
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_25:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[1]:A,5047
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[1]:B,11696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNO[1]:Y,5047
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:A,3292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:B,3233
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:C,3143
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:D,2897
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21:FCO,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:CLK,2601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:D,11379
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:Q,2601
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[5]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_28:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_28:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_24:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_24:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:CLK,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:D,11400
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:Q,2954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[18]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[5]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[5]:CLK,-552
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[5]:D,6790
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[5]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[5]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[5]:Q,-552
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[5]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_4[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[8]:A,5229
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[8]:B,6452
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[8]:C,5189
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[8]:D,4895
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[8]:Y,4895
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_54:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:CLK,2661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:D,11514
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:EN,7087
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:Q,2661
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[13]:SLn,
SPI_0_SS0_F2M_ibuf/U0/U_IOINFF:A,
SPI_0_SS0_F2M_ibuf/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:CLK,9390
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:D,11400
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:EN,7036
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:Q,9390
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[9]:SLn,
SF2_MSS_sys_sb_0/OR2_1/U0:A,
SF2_MSS_sys_sb_0/OR2_1/U0:B,
SF2_MSS_sys_sb_0/OR2_1/U0:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[4]:A,5294
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[4]:B,6671
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[4]:C,8470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[4]:D,8165
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[4]:Y,5294
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:B,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:C,13006
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:IPB,13033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_14:IPC,13006
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:A,2715
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:B,5728
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPA,2715
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_9:IPB,5728
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a4_0[2]:A,892
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a4_0[2]:B,786
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a4_0[2]:C,717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a4_0[2]:D,584
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a4_0[2]:Y,584
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:C,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[7]:Y,5782
SPI_0_SS3_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS3_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_26_388_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_26_388_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_26_388_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_26_388_a2:Y,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[15]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:D,11384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[8]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a3_3_0[3]:A,8459
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a3_3_0[3]:B,8499
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serCON_WRITE_PROC_sercon_8_0_a3_3_0[3]:Y,8459
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:A,6920
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_14:IPA,6920
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[6]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[6]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[6]:Y,5782
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[9]:A,5265
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[9]:B,6640
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[9]:C,8439
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[9]:D,8134
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[9]:Y,5265
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m69:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m69:B,11711
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m69:C,9521
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m69:Y,9521
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_both_115_iv_i[9]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_both_115_iv_i[9]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_both_115_iv_i[9]:C,10646
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_both_115_iv_i[9]:D,10101
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_both_115_iv_i[9]:Y,10101
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_10_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_10_i:B,10605
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_10_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_10_i:Y,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:C,11749
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[3]:Y,5782
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:CLK,9140
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:D,11585
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:Q,9140
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:CLK,2639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:D,11384
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:Q,2639
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[41]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[6]:A,9682
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[6]:B,8041
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[6]:C,9802
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[6]:D,9691
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_3_2[6]:Y,8041
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_181:IPA,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[2]:A,11760
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[2]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[2]:Y,11760
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[1]:A,3919
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[1]:B,4964
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[1]:C,7180
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[1]:D,6875
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[1]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[1]:Y,3919
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:CLK,6391
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:Q,6391
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[22]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6:CLK,5730
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6:EN,6947
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6:Q,5730
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_6:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8:CLK,5610
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8:EN,6803
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8:Q,5610
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_regrff_8:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_a2:A,6834
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_a2:B,4216
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_a2:C,6702
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_a2:D,6576
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ens1_pre_1_sqmuxa_i_0_0_a2:Y,4216
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2[0]:A,-352
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2[0]:B,-401
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2[0]:C,-513
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2[0]:D,-642
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_INT_intr_1_2[0]:Y,-642
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_120:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_1:A,8672
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_1:B,8535
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_1:C,8629
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_1:D,4935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_1:FCI,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_1:FCO,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_spi_data_out_1_31_0_wmux_1:Y,4935
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_3:C,4218
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_3:IPC,4218
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS[1]:A,4587
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS[1]:B,3461
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS[1]:C,4467
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PSELSBUS[1]:Y,3461
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_32:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_32:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[3]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[3]:C,11734
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[3]:Y,5782
SPI_0_SS2_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS2_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83:A,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83:C,11773
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/samples_83:Y,11729
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_30:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_30:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_5:C,13119
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_5:IPC,13119
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[8]:A,10759
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[8]:B,10763
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[8]:C,9041
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[8]:D,9297
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[8]:Y,9041
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0[1]:A,7424
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0[1]:B,7827
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0[1]:C,10658
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0[1]:D,10455
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmmod_ns_0_0_0_a2_0[1]:Y,7424
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[5]:B,5690
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11_RNO[5]:Y,5690
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[7]:A,11829
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[7]:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[7]:C,5880
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[7]:D,9906
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_RNO[7]:Y,5880
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0:A,10238
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0:B,9530
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0:C,11612
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0:D,11438
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcompen_2_sqmuxa_i_0_0:Y,9530
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:CLK,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:Q,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/rx_alldone:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:CLK,2620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:D,11221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:Q,2620
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[7]:CLK,791
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[7]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[7]:Q,791
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9[7]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[1]:CLK,8392
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[1]:EN,6803
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[1]:Q,8392
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_3_RNIG14D1[4]:A,-612
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_3_RNIG14D1[4]:B,-582
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_3_RNIG14D1[4]:C,1739
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_3_RNIG14D1[4]:D,1565
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_3_RNIG14D1[4]:Y,-612
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_pos_115_iv_i[9]:A,11945
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_pos_115_iv_i[9]:B,11800
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_pos_115_iv_i[9]:C,10646
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_pos_115_iv_i[9]:D,10101
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_edge_pos_115_iv_i[9]:Y,10101
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:CLK,10796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:D,9497
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:Q,10796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI0OBT5[2]:A,10708
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI0OBT5[2]:B,8192
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI0OBT5[2]:C,8139
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI0OBT5[2]:Y,8139
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[15]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[3]:CLK,9593
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[3]:D,11492
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[3]:EN,7209
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[3]:Q,9593
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_6:A,7450
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_6:B,7624
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_6:C,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_6:Y,5782
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4[3]:A,9426
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4[3]:B,4803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4[3]:C,10453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_2_i_o4[3]:Y,4803
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_250:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_1_0:A,8721
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_1_0:B,9092
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_1_0:C,8700
SF2_MSS_sys_sb_0/COREI2C_0/serADR0_WRITE_PROCa_un3_penable_1_0:Y,8700
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/UCLKMUX1/clkout:A,11937
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/UCLKMUX1/clkout:B,11739
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/UCLKMUX1/clkout:Y,11739
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:D,11201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_256:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:CLK,9579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:D,10624
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:Q,9579
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_state[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_0_sqmuxa_0_a3_2_a5_0_a2:A,6823
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_0_sqmuxa_0_a3_2_a5_0_a2:B,6732
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_0_sqmuxa_0_a3_2_a5_0_a2:C,6571
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_0_sqmuxa_0_a3_2_a5_0_a2:Y,6571
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1_0:A,9701
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1_0:B,9499
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1_0:C,9614
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1_0:D,9526
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAO_INT_WRITE_PROC_SDAO_int_8_0_267_1_0:Y,9499
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:A,3116
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:B,996147
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[7]:Y,2815
SPI_0_DO_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_DO_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2[9]:A,5216
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2[9]:B,3413
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2[9]:C,9523
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2[9]:D,9381
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2[9]:Y,3413
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIDLNP:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIDLNP:B,11788
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNIDLNP:Y,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_1:A,8857
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_1:B,8804
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_1:C,7301
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_1:D,5690
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_1:Y,5690
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_5:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_5:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_210:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_216:IPC,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_252:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:CLK,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:Q,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[28]:SLn,
GPIO_IN_ibuf[3]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[3]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:CLK,5182
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:Q,5182
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[10]:A,5375
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[10]:B,4899
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[10]:C,7145
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[10]:D,6840
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[10]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[10]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[10]:Y,4899
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a5_0_a2_0:A,9546
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a5_0_a2_0:B,10667
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a5_0_a2_0:C,10570
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m22_0_a5_0_a2_0:Y,9546
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:CLK,11849
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:D,10599
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:Q,11849
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_midbit:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:B,996395
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[14]:S,996158
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:B,996185
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[2]:S,996288
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_212:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA[1]:A,4879
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA[1]:B,3468
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA[1]:C,5650
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA[1]:D,4225
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/PRDDATA[1]:Y,3468
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:C,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_35:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21_FCINST1:CO,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un90_pwm_enable_reg_1_I_21_FCINST1:FCI,2563
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[0]:A,4978
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[0]:B,5801
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[0]:C,3103
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[0]:D,4701
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_1[0]:Y,3103
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:D,9600
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_re:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1_0[3]:A,8632
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1_0[3]:B,6024
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1_0[3]:C,8503
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1_0[3]:D,8383
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIUQ2I1_0[3]:Y,6024
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_177:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:CLK,9294
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:D,9198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:Q,9294
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_un473_fixed_config:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_un473_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_un473_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIAT351_0[0]:A,6165
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIAT351_0[0]:B,6119
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIAT351_0[0]:C,4717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIAT351_0[0]:D,5823
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIAT351_0[0]:Y,4717
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:CLK,11724
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:D,4906
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:Q,11724
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q[3]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:CLK,3039
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:D,11430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:Q,3039
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[44]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[6]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[6]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3_RNO[6]:Y,5782
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[2]:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[2]:B,11796
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[2]:C,10464
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[2]:D,9073
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[2]:Y,9073
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:A,11802
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:B,9418
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:C,9348
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_fiforead_7_sqmuxa_0_a3:Y,9348
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPB,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_4:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2:A,10183
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2:B,10282
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2:C,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2:D,8106
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2:Y,7034
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:A,7156
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:B,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:C,5486
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:D,5756
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[3]:Y,5486
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_5:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_5:IPC,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:A,6816
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:B,5574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:C,11773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:D,6929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[28]:Y,5574
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:CLK,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:D,8292
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:Q,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/wr_pointer[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10[13]:A,6481
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10[13]:B,5079
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10[13]:C,4939
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_10[13]:Y,4939
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_s_RNI0MKE[1]:A,3716
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_s_RNI0MKE[1]:B,3190
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_s_RNI0MKE[1]:Y,3190
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[2]:A,11736
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[2]:B,11891
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[2]:Y,11736
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_220:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:CLK,9712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:D,9482
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:Q,9712
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:CLK,6130
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:D,3364
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:Q,6130
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/empty_out:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_226:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:CLK,3327
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:Q,3327
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[14]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_199:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_29:C,12979
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_29:IPC,12979
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:CLK,4521
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:D,7908
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:Q,4521
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[1]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_222:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:CLK,9686
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:D,5383
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:Q,9686
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[2]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_o2[18]:A,6812
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_o2[18]:B,10453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_o2[18]:Y,6812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_19:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_RNICS9L[11]:A,-522
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_RNICS9L[11]:B,-578
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_RNICS9L[11]:C,-682
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_RNICS9L[11]:Y,-682
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:B,11835
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:C,10602
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:D,11630
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO[3]:Y,10602
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[14]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[14]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[14]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[14]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[14]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNINNKV3[2]:A,7073
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNINNKV3[2]:B,5968
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNINNKV3[2]:C,3790
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNINNKV3[2]:Y,3790
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10]:A,996234
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10]:B,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[10]:Y,2866
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_12:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_12:IPCLKn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_279:A,10475
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_279:B,9116
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_279:C,10423
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_279:D,10285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_bitsel_279:Y,9116
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[11]:A,5808
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[11]:B,3362
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[11]:C,4880
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[11]:D,5760
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[11]:Y,3362
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_27:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_166:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_sresetn:A,10545
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_sresetn:B,10384
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_sresetn:C,9073
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_sresetn:D,9211
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/un1_sresetn:Y,9073
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_a2_1_0:A,8119
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_a2_1_0:B,8125
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/adrcomp_2_sqmuxa_0_0_a2_1_0:Y,8119
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:C,11324
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_19:IPC,11324
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:CLK,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:D,11554
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:Q,11847
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmdet[0]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:CLK,9719
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:D,11410
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:EN,7036
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:Q,9719
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg2[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_3_RNI1T011[8]:A,-709
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_3_RNI1T011[8]:B,-679
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_3_RNI1T011[8]:C,1642
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_3_RNI1T011[8]:D,1468
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_REG_INT_intr_17_u_3_RNI1T011[8]:Y,-709
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_143:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_22:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_33:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m4:A,7260
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m4:B,5677
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m4:C,5601
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m4:D,3223
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m4:Y,3223
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:CLK,1980
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:Q,1980
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[15]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:D,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[5]:SLn,
GPIO_IN_ibuf[8]/U0/U_IOINFF:A,
GPIO_IN_ibuf[8]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:CLK,1942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:Q,1942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[13]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_45:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a2[6]:A,10710
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a2[6]:B,10683
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a2[6]:C,8243
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a2[6]:D,8278
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_0_a2[6]:Y,8243
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:CLK,9682
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:D,9464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:Q,9682
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_20:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_20:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:CLK,9679
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:D,11410
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:EN,7209
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:Q,9679
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:CLK,3310
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:Q,3310
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[13]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:CLK,7439
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:D,11399
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:EN,7085
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:Q,7439
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sercon[0]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[6]:A,10220
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[6]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[6]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_8_RNO[6]:Y,5782
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:CLK,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:D,11201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:EN,7087
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:Q,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[8]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_27:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:D,11410
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[22]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_158:IPA,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:CLK,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:D,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:Q,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin1[0]:SLn,
ADC_RST_obuf/U0/U_IOOUTFF:A,
ADC_RST_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_41:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[3]:CLK,604
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[3]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[3]:Q,604
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[8]:A,4895
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[8]:B,5940
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[8]:C,8156
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[8]:D,7851
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[8]:Y,4895
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_57:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[6]:A,4959
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[6]:B,6004
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[6]:C,8220
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[6]:D,7915
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[6]:Y,4959
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_28:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_28:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:CLK,9366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:EN,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:Q,9366
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_byte_xhdl5[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:C,11773
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_2_RNO[5]:Y,5782
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_13:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:CLK,5510
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:D,5490
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:Q,5510
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/framesync[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_c2:A,10837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_c2:B,10746
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_c2:C,10693
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_c2:Y,10693
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_1:A,6841
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_1:B,5690
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_1:C,6843
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_1:Y,5690
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_118:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[17]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[5]:A,5227
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[5]:B,6450
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[5]:C,5187
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[5]:D,4893
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave0_PRDATA_m_0[5]:Y,4893
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_7_0_a2:A,10536
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_7_0_a2:B,10436
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_7_0_a2:C,10405
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/un15_mtx_spi_data_out_7_0_a2:Y,10405
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_25:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_25:IPCLKn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_165:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:B,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:C,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:IPB,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_15:IPC,13015
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:CLK,9593
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:D,5591
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:Q,9593
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[0]:SLn,
GPIO_OUT_obuf[10]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[10]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:A,10748
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:B,11839
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:C,10582
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:D,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[6]:Y,10489
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:CLK,3039
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:D,11430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:Q,3039
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[28]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:A,6815
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:B,6801
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPA,6815
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_17:IPB,6801
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:CLK,2610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:D,11221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:Q,2610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[23]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:A,10699
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:C,10582
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:D,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[8]:Y,10489
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[31]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[31]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[31]:C,8458
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[31]:Y,7278
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_un491_fixed_config:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_un491_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_8_APB_32_un491_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[3]:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[3]:B,9385
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[3]:C,9198
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/wr_pointer_q_2[3]:Y,9198
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_a2_0_0:A,9459
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_a2_0_0:B,9388
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_a2_0_0:C,9323
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_a2_0_0:D,9213
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSYNC_SYNC_PROC_un150_ens1_i_0_0_a2_0_0:Y,9213
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:D,10685
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:EN,9159
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_first:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_3[7]:A,661
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_3[7]:B,570
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_3[7]:C,486
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_3[7]:D,-819
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_3[7]:Y,-819
GPIO_IN_ibuf[11]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[11]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:CLK,9740
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:D,10489
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:Q,9740
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[8]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/clear_framing_error_reg0:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_2:EN,
GPIO_IN_ibuf[7]/U0/U_IOINFF:A,
GPIO_IN_ibuf[7]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[3]:A,5362
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[3]:B,4985
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[3]:C,6623
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[3]:D,6528
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave3_PRDATA_m[3]:Y,4985
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[3]:CLK,758
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[3]:D,10240
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[3]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[3]:Q,758
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_0[7]:A,6129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_0[7]:B,6081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_5_3_0[7]:Y,6081
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:CLK,8476
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:EN,10523
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:Q,8476
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte[2]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[5]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[5]:C,11765
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_5_RNO[5]:Y,5782
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[2]:A,7128
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[2]:B,8808
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[2]:C,5791
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[2]:D,6314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3[2]:Y,5791
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:CLK,10345
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:D,10699
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:Q,10345
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_lastbit:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_6:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_25:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_25:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_PWM_int_19_f0[2]:A,997606
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_PWM_int_19_f0[2]:B,1695
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_PWM_int_19_f0[2]:C,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_PWM_int_19_f0[2]:D,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_PWM_int_19_f0[2]:Y,1695
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a5_0_a2_4_0:A,10608
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a5_0_a2_4_0:B,10565
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a5_0_a2_4_0:C,9308
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a5_0_a2_4_0:D,9053
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serSTA_WRITE_PROC_sersta_33_4_0__m35_0_a2_7_a5_0_a2_4_0:Y,9053
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_8:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_8:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[24]:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[24]:B,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[24]:C,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[24]:D,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv_0[24]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_0_sqmuxa:A,8466
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_0_sqmuxa:B,9478
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_0_sqmuxa:Y,8466
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_3[4]:A,868
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_3[4]:B,777
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_3[4]:C,693
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_3[4]:D,-612
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_4_REG_INT_intr_9_u_3[4]:Y,-612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_30:IPENn,
SPI_0_SS3_M2F_obuf/U0/U_IOPAD:D,
SPI_0_SS3_M2F_obuf/U0/U_IOPAD:E,
SPI_0_SS3_M2F_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SPISS[0]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SPISS[0]:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SPISS[0]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SPISS[0]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SPISS[0]:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:CLK,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:D,11430
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:Q,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[12]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:CLK,10706
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:D,9113
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:Q,10706
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_8_607_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_8_607_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_8_607_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_8_607_a2:Y,11517
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_1[4]:A,3411
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_1[4]:B,3584
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_1[4]:C,4768
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_1[4]:D,4489
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave4_PRDATA_m_1[4]:Y,3411
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_42:IPB,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:A,11945
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:B,11670
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:C,10679
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:D,10512
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/starto_en_61:Y,10512
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2_0_0_0[1]:A,9744
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2_0_0_0[1]:B,9696
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_0_0_a2_0_0_0[1]:Y,9696
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[1]:CLK,9472
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[1]:EN,6711
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[1]:Q,9472
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:A,2989
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:B,995870
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_8:FCO,2837
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_28_364_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_28_364_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_28_364_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_28_364_a2:Y,11517
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[23]:A,8315
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[23]:B,8138
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[23]:C,6760
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[23]:Y,6760
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:CLK,9285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:D,8948
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:Q,9285
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[2]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:CLK,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:D,11299
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:Q,3052
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[38]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_0:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_0:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:CLK,8332
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:D,11201
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:EN,6844
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:Q,8332
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_128:IPB,
TX_obuf/U0/U_IOOUTFF:A,
TX_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:A,10555
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:B,10464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:C,9258
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:D,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rcv_cnt_receive_count_3_i_o4[0]:Y,7608
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_un509_fixed_config_0_a4:A,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_un509_fixed_config_0_a4:B,10646
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_APB_32_un509_fixed_config_0_a4:Y,10646
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:CLK,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:D,10681
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:Q,11747
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/wr_pointer[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_30:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_30:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[14]:A,6807
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[14]:B,6331
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[14]:C,8577
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[14]:D,8272
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[14]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[14]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[14]:Y,6331
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:CLK,8576
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:D,9559
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:EN,9340
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:Q,8576
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_datahold[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[11]:A,5356
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[11]:B,4880
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[11]:C,7126
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[11]:D,6821
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[11]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[11]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux[11]:Y,4880
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_1_0[23]:A,8758
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_1_0[23]:B,9758
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_1_0[23]:C,8503
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_1_0[23]:D,8315
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_a2_1_0[23]:Y,8315
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:A,3109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:B,996007
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:C,995958
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:D,2658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un14_pwm_enable_reg_1_I_33:FCO,2563
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_34:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_34:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[15]:A,6465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[15]:B,7844
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[15]:C,9644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[15]:D,9339
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[15]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux_0[15]:Y,6465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:B,7835
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:C,6762
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[14]:Y,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree_RNO:A,11752
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/busfree_RNO:Y,11752
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[10]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[10]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[10]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[10]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[10]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[10]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[10]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[10]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[10]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[5]:A,9409
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[5]:B,4803
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[5]:C,9485
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[5]:D,9366
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[5]:Y,4803
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:CLK,3056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:D,11366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:Q,3056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[46]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[5]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[7]:A,5313
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[7]:B,5648
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[7]:C,7469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[7]:D,7164
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[7]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[7]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[7]:Y,5313
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_10_iv_i[0]:A,11945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_10_iv_i[0]:B,10532
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_10_iv_i[0]:C,5976
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/sticky_10_iv_i[0]:Y,5976
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:CLK,5056
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:Q,5056
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[12]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_3_i_0_o2:A,6047
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_3_i_0_o2:B,5799
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_3_i_0_o2:C,8279
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_3_i_0_o2:Y,5799
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_15:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_period_reg[0]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:A,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:B,995938
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:C,995848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:D,2610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_27:FCO,2559
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0:A,6662
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0:B,5756
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0:C,7955
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0:D,6676
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9s2_0_0:Y,5756
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:A,3039
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:B,995972
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:C,995882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:D,2644
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_33:FCO,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:CLK,2610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:D,11221
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:Q,2610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[39]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_258:IPB,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:CLK,3056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:D,11366
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:Q,3056
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[30]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:CLK,8419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:D,11749
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:EN,9335
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:Q,8419
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/last_bit[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:A,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:B,8248
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:FCI,7707
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:FCO,7707
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI4ALN2[3]:S,7867
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:A,3033
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:B,995931
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:C,995882
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:D,2582
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:FCI,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un52_pwm_enable_reg_1_I_9:FCO,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:A,3190
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:B,3131
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:C,3041
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:D,2795
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_9:FCO,2778
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:CLK,6129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:D,12907
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:EN,9205
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:Q,6129
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/mtx_busy:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:CLK,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:Q,2563
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[33]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_218:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:CLK,13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:Q,13069
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[23]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:CLK,7137
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:D,10704
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:Q,7137
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/indelay[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_19:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte_RNIM5OO2[4]:A,9579
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte_RNIM5OO2[4]:B,8192
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte_RNIM5OO2[4]:C,9488
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte_RNIM5OO2[4]:D,9362
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/tx_byte_RNIM5OO2[4]:Y,8192
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_1:A,9177
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_1:B,8845
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_1:C,9204
SF2_MSS_sys_sb_0/corepwm_0_0/PWM_STRETCH_0_sqmuxa_1:Y,8845
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m77:A,9408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m77:B,9427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m77:C,10555
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m77:D,10437
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m77:Y,9408
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_o2:A,4216
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_o2:B,4225
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/BUSFREE_WRITE_PROC_un107_fsmdet_0_0_o2:Y,4216
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:CLK,1828
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:Q,1828
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[7]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_73:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:CLK,8122
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:D,9386
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:Q,8122
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt[1]:SLn,
GPIO_OUT_obuf[4]/U0/U_IOOUTFF:A,
GPIO_OUT_obuf[4]/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21_FCINST1:CO,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un87_pwm_enable_reg_1_I_21_FCINST1:FCI,2778
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[7]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[7]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[7]:CLK,1933
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[7]:D,5690
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[7]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[7]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[7]:Q,1933
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[7]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_11[7]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_16:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_7:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_7:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_4:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_4:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[10]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[10]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[10]:CLK,8475
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[10]:D,5591
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[10]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[10]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[10]:Q,8475
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[10]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[10]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_2[7]:A,-683
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_2[7]:B,-759
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_2[7]:C,-819
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_REG_INT_intr_15_u_2[7]:Y,-819
SPISDO0_obuf/U0/U_IOPAD:D,
SPISDO0_obuf/U0/U_IOPAD:E,
SPISDO0_obuf/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_1:A,8614
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_1:B,8116
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_1:C,8532
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_1:D,8303
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg_0_sqmuxa_2_1:Y,8116
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:A,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:B,11555
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:C,8652
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:D,11198
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:FCI,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:FCO,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr_RNIL4FS2[3]:S,8754
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_3_0[6]:A,6102
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_3_0[6]:B,8317
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_3_0[6]:Y,6102
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPIN_GPIN_reg_23[1]:A,8230
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPIN_GPIN_reg_23[1]:B,8178
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_1_REG_GPIN_GPIN_reg_23[1]:Y,8178
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:A,996264
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:B,3018
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[6]:Y,2815
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[3]:CLK,-692
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[3]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[3]:Q,-692
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_3[3]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[6]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[6]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[6]:CLK,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[6]:D,12954
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[6]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[6]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[6]:Q,10711
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[6]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin2[6]:SLn,
GPIO_OUT_obuf[10]/U0/U_IOENFF:A,
GPIO_OUT_obuf[10]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIFP1V6:A,4347
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIFP1V6:B,9522
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIFP1V6:C,2627
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIFP1V6:D,3136
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0_RNIFP1V6:Y,2627
SF2_MSS_sys_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/U0:CLKOUT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI03G14[1]:A,8051
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI03G14[1]:B,7676
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI03G14[1]:C,3276
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNI03G14[1]:Y,3276
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[3]:A,10491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[3]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[3]:C,11749
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_9_RNO[3]:Y,5782
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:B,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:C,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:IPB,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_13:IPC,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_o3[3]:A,3765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_o3[3]:B,5951
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_0_o3[3]:Y,3765
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_0:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/FF_0:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:CLK,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:D,12946
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:Q,11689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_state[5]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:A,11922
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:B,7835
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:C,5707
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[20]:Y,5366
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:CLK,7033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:D,3592
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:Q,7033
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/empty_out:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[28]:A,10805
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[28]:B,10815
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[28]:C,6816
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[28]:D,8018
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m4_ns[28]:Y,6816
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[6]:A,9462
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[6]:B,4869
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[6]:C,9551
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[6]:D,9432
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[6]:Y,4869
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:A,5066
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:B,4872
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:C,2696
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:D,3379
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[4]:Y,2696
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[30]:A,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[30]:B,8253
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[30]:C,8460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg_10_iv[30]:Y,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m28:A,10567
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m28:B,10469
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m28:C,7910
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/m28:Y,7910
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[24]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36[2]:A,10799
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36[2]:B,11839
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36[2]:C,5880
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36[2]:D,10135
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/int_raw_36[2]:Y,5880
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:CLK,10160
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:D,12930
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:Q,10160
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxs_txready:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:A,8146
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:B,8063
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:C,6889
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:D,7902
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/un1_rx_dout_reg_empty:Y,6889
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPB,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_228:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0:A,9173
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0:B,8974
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0:C,8534
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0:D,8053
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_1_0:Y,8053
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_GPOUT_GPIO_OUT_i_19[9]:A,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_GPOUT_GPIO_OUT_i_19[9]:B,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_9_REG_GPOUT_GPIO_OUT_i_19[9]:Y,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ADn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:ALn,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:CLK,12954
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:D,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:EN,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:LAT,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:Q,12954
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:SD,
SF2_MSS_sys_sb_0/CORERESETP_0/POWER_ON_RESET_N_q1:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_6:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_6:IPENn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_83:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[0]:A,8434
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[0]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/rd_pointer_4_1_SUM[0]:Y,8434
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH:A,8482
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH:B,8804
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH:C,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH:D,7608
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH:Y,5782
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_32:C,12957
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_32:IPC,12957
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[8]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[8]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[8]:CLK,8471
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[8]:D,5591
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[8]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[8]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[8]:Q,8471
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[8]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[8]:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_173:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_7:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_7:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:C,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_20:IPC,13070
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_23:B,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_0:A,6953
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_0:B,3851
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_0:C,9304
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_0:D,6800
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_ack_0_sqmuxa_2_0_0:Y,3851
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_o2[3]:A,7921
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_o2[3]:B,6571
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_o2[3]:C,7801
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_o2[3]:D,7673
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_m3_i_0_o2[3]:Y,6571
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_26:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:A,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[2]:Y,10726
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_1:A,6655
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_1:B,5822
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_1:C,8029
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_1:D,6676
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FRAMESYNC_WRITE_PROC_framesync_8_ss0_0_0_1:Y,5822
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:B,3969
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:C,4213
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:IPB,3969
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/CFG_9:IPC,4213
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIS4CD:A,6978
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIS4CD:B,7670
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIS4CD:Y,6978
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[1]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[1]:CLK,9491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[1]:D,11400
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[1]:EN,6947
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[1]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[1]:Q,9491
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[1]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:CLK,3076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:Q,3076
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/period_reg[13]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_i:Y,5453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_10:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:CLK,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:D,11492
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:EN,7087
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:Q,2971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg[4]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_i_0_o2:A,7179
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_i_0_o2:B,7125
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_1_sqmuxa_i_0_o2:Y,7125
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_a2_0[3]:A,9629
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_a2_0[3]:B,9516
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_a2_0[3]:C,8292
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_ns_i_0_0_i_a2_0[3]:Y,8292
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:CLK,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:D,11201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:EN,6011
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:Q,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_prescale_reg[7]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[4]:A,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[4]:B,10779
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[4]:C,8878
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[4]:D,8637
SF2_MSS_sys_sb_0/CoreUARTapb_0/nxtprdata_xhdl7_1_5_1_0[4]:Y,8637
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[0]:A,11760
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[0]:B,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg_RNO[0]:Y,11760
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m5_1_0_1:A,6417
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m5_1_0_1:B,6353
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m5_1_0_1:C,3961
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m5_1_0_1:Y,3961
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[3]:A,4971
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[3]:B,6016
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[3]:C,8232
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[3]:D,7927
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[3]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[3]:Y,4971
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_29_352_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_29_352_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_29_352_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_29_352_a2:Y,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[12]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21_FCINST1:CO,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un31_pwm_enable_reg_0_I_21_FCINST1:FCI,2559
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_78:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[0]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[0]:CLK,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[0]:D,11399
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[0]:EN,6947
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[0]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[0]:Q,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[0]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_10[0]:SLn,
SPISS1_obuf/U0/U_IOOUTFF:A,
SPISS1_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_15:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:CLK,1809
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:D,12954
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:EN,2801
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:Q,1809
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/prescale_reg[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_INTR_reg_87_0_m4[5]:A,9611
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_INTR_reg_87_0_m4[5]:B,9555
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_INTR_reg_87_0_m4[5]:C,8309
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_INTR_reg_87_0_m4[5]:D,9345
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_5_APB_32_INTR_reg_87_0_m4[5]:Y,8309
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[7]:A,9484
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[7]:B,4891
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[7]:C,9573
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[7]:D,9454
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[7]:Y,4891
GPIO_OUT_obuf[7]/U0/U_IOPAD:D,
GPIO_OUT_obuf[7]/U0/U_IOPAD:E,
GPIO_OUT_obuf[7]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:B,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:C,13015
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:IPB,13049
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_15:IPC,13015
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[11]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[11]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[11]:CLK,-578
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[11]:D,10128
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[11]:EN,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[11]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[11]:Q,-578
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[11]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg[11]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0:A,9464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0:B,11727
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0:Y,9464
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_49:IPA,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_38_0_i:A,10779
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_38_0_i:B,11819
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_38_0_i:Y,10779
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_24:C,5207
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_24:IPC,5207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[8]:A,5229
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[8]:B,5562
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[8]:C,7388
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[8]:D,7083
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[8]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[8]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[8]:Y,5229
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:B,996231
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:FCI,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:FCO,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_cry[12]:S,996052
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_198:IPB,
GPIO_OUT_obuf[1]/U0/U_IOENFF:A,
GPIO_OUT_obuf[1]/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:CLK,8889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:D,9609
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:EN,11603
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:Q,8889
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt[0]:SLn,
GPIO_IN_ibuf[4]/U0/U_IOINFF:A,
GPIO_IN_ibuf[4]/U0/U_IOINFF:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:CLK,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:Q,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx:SLn,
SPI_0_SS4_M2F_obuf/U0/U_IOOUTFF:A,
SPI_0_SS4_M2F_obuf/U0/U_IOOUTFF:Y,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14]:A,996158
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14]:B,2866
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[14]:Y,2866
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_7:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_7:IPENn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_8:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_8:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_2:EN,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:A,1698
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:B,4469
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:C,2677
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:D,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_int_RNO[3]:Y,1698
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63[3]:A,10494
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63[3]:B,5591
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63[3]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63[3]:D,8163
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_3_APB_32_INTR_reg_63[3]:Y,5591
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_un417_fixed_config:A,10717
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_un417_fixed_config:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_7_APB_32_un417_fixed_config:Y,10613
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_33:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_33:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_35:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/FF_35:IPENn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_21:B,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_6[2]:A,8475
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_6[2]:B,6109
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_6[2]:C,3517
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_6[2]:Y,3517
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:B,996223
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[4]:S,996250
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:A,10596
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:B,9334
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:C,10485
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/un1_tx_parity_1_sqmuxa_0_a2:Y,9334
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_4:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_4:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:A,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[4]:Y,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_1_i_0:A,11860
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_1_i_0:B,11769
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/clear_parity_en_xhdl3_1_sqmuxa_1_i_0:Y,11769
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNI6FTC1[0]:A,8508
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNI6FTC1[0]:B,8417
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNI6FTC1[0]:C,8364
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNI6FTC1[0]:D,8272
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_count_RNI6FTC1[0]:Y,8272
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:CLK,11682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:Q,11682
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPA,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_88:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:ALn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:CLK,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:D,12689
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:EN,11753
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:Q,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/data_out_xhdl1[1]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIL4ER5[4]:A,6875
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIL4ER5[4]:B,9408
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIL4ER5[4]:C,3592
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIL4ER5[4]:D,5571
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/counter_q_RNIL4ER5[4]:Y,3592
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[4]:A,4962
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[4]:B,6007
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[4]:C,8223
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[4]:D,7918
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[4]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[4]:Y,4962
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:B,996166
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[1]:S,996297
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:CLK,3147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:D,11470
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:Q,3147
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[48]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4:A,8226
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4:B,10570
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/make_last_bit_un30_baud_clock_0_a4:Y,8226
GPIO_OUT_obuf[3]/U0/U_IOPAD:D,
GPIO_OUT_obuf[3]/U0/U_IOPAD:E,
GPIO_OUT_obuf[3]/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:A,8302
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:B,8126
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:C,8051
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:D,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:FCI,8096
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:FCO,8132
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/counter_q_RNIPIN52[1]:S,8051
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:A,11929
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:B,7835
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:C,6762
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[12]:Y,5366
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_1_691_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_1_691_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_1_691_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_1_691_a2:Y,11517
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[2]:A,9599
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[2]:B,5005
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[2]:C,9687
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[2]:D,9568
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_0_APBmslave2_PRDATA_m[2]:Y,5005
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[9]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[9]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[9]:CLK,8563
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[9]:D,11407
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[9]:EN,7209
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[9]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[9]:Q,8563
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[9]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/GPOUT_reg[9]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[6]:A,5350
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[6]:B,6395
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[6]:C,8627
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[6]:D,8314
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[6]:FCI,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PRDATA_3_0_0_wmux_0[6]:Y,5350
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[9]:A,4931
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[9]:B,5976
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[9]:C,8192
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[9]:D,7887
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[9]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_7_0_0_wmux_0[9]:Y,4931
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[7]:A,9464
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[7]:B,10670
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_12[7]:Y,9464
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:CLK,10807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:D,12954
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:Q,10807
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:CLK,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:D,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:EN,10395
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:Q,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg[19]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/FF_14:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_24:CLK,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_24:IPCLKn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:CLK,8276
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:D,10364
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:Q,8276
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/xmit_bit_sel[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[5]:A,10658
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[5]:B,8074
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[5]:C,10660
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[5]:D,10517
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_0[5]:Y,8074
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_9_595_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_9_595_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_9_595_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_9_595_a2:Y,11517
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_168_i:A,11883
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_168_i:B,11796
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_168_i:Y,11796
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[12]:A,6154
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[12]:B,7413
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[12]:C,5551
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[12]:D,6599
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/PRDATA_0_iv[12]:Y,5551
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[1]:A,11706
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[1]:B,11816
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SCLI_ff_reg_RNO[1]:Y,11706
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:CLK,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:D,10726
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:EN,9418
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:Q,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_shift[1]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:A,3005
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:B,995938
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:C,995848
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:D,2610
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_3_PWM_output_generation_un107_pwm_enable_reg_0_I_27:FCO,2559
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_37_0_i:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_37_0_i:B,10681
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_37_0_i:C,11739
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/N_37_0_i:Y,10681
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/FF_3:EN,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:A,2627
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:B,5551
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPA,2627
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_7:IPB,5551
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:CLK,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:D,12954
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:EN,11656
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:Q,9745
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_dout_reg[1]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:CLK,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:D,8720
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:Q,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[5]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_both_2_sqmuxa_2_i:Y,5453
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:CLK,10440
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:D,11708
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:Q,10440
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/counter[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_31:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_1/FF_31:IPENn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[4]:A,9427
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[4]:B,5769
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[4]:C,11646
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[4]:D,11594
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/rd_pointer_q_RNO[4]:Y,5769
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:CLK,11804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:D,11760
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:Q,11804
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/SDAI_ff_reg[2]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m5_1_0:A,5294
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m5_1_0:B,4464
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m5_1_0:C,3961
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m5_1_0:D,4264
SF2_MSS_sys_sb_0/CoreGPIO_0/CoreAPB3_m5_1_0:Y,3961
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[7]:A,11807
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[7]:B,11947
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/temp_xhdl14[7]:Y,11807
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:CLK,2658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:D,11462
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:EN,7034
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:Q,2658
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[43]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0:A,4945
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0:B,3592
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0:C,11657
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0:D,4744
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/un5_counter_d_0:Y,3592
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:C,11898
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_19:IPC,11898
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5]:A,2964
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5]:B,996231
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_lm_0[5]:Y,2964
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:A,3241
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:B,3182
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:C,3092
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:D,2846
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_1_PWM_output_generation_un11_pwm_enable_reg_1_I_45:FCO,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:A,10256
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:B,3123
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:C,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:D,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:FCI,3081
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/G2_1_un1_period_cnt_cry_2:FCO,3081
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:CLK,7931
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:D,5366
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:Q,7931
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[6]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:CLK,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:D,11400
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:EN,7036
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:Q,10829
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/controlReg1[1]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:CLK,505
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:D,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:Q,505
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_1[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:A,996340
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:B,3018
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:C,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_lm_0[2]:Y,2815
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0[1]:A,4740
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0[1]:B,4631
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0[1]:C,4494
SF2_MSS_sys_sb_0/CoreAPB3_0/iPSELS_raw_0[1]:Y,4494
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_5:A,8465
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_5:B,8918
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_5:C,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_5:D,7488
SF2_MSS_sys_sb_0/CoreGPIO_0/un1_psel_1_RNIC0TH_5:Y,5782
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:A,7876
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:B,7826
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:C,7608
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_0_sqmuxa_0_a2:Y,7608
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_11_i:A,11788
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_11_i:B,10613
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_11_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_neg_2_sqmuxa_11_i:Y,5453
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:A,5630
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:B,5359
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:C,11773
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:D,7831
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_0[27]:Y,5359
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_6_i_0_0_a2:A,6219
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_6_i_0_0_a2:B,6163
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_6_i_0_0_a2:Y,6163
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:B,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:IPB,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/CFG_13:IPC,
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_7_i:A,11803
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_7_i:B,10655
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_7_i:C,5453
SF2_MSS_sys_sb_0/CoreGPIO_0/edge_pos_2_sqmuxa_7_i:Y,5453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:CLK,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:D,9612
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:Q,10803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/txfifo_datadelay[28]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_3_0[7]:A,6032
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_3_0[7]:B,8247
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/PRDDATA_i_a3_3_0[7]:Y,6032
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:A,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:B,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:C,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPA,
SF2_MSS_sys_sb_0/CCC_0/CCC_INST/IP_INTERFACE_1:IPB,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a4[2]:A,992
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a4[2]:B,940
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a4[2]:C,874
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a4[2]:D,794
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_2_REG_INT_intr_5_u_i_a4[2]:Y,794
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:CLK,7826
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:D,9176
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:Q,7826
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state[1]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2_0_4:A,3596
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2_0_4:B,5489
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2_0_4:C,5168
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/serdat_0_sqmuxa_2_i_0_o2_0_4:Y,3596
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[11]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[11]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[11]:CLK,8456
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[11]:D,5591
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[11]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[11]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[11]:Q,8456
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[11]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/INTR_reg[11]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[21]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:A,11937
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:B,11847
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:C,11780
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:D,11708
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/make_xmit_clock_un8_baud_clock_int:Y,11708
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_2:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_1/CFG_2:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[4]:A,11752
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[4]:B,11819
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[4]:C,11724
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[4]:D,4803
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/wr_pointer_q_RNO[4]:Y,4803
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:ALn,3142
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:CLK,3225
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:D,2815
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:EN,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:Q,3225
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int[8]:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:CLK,5531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:D,5574
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:Q,5531
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsta_1[25]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un6_psel:A,4494
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un6_psel:B,4565
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un6_psel:C,5423
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un6_psel:D,4992
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_un6_psel:Y,4494
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:B,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:C,12982
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:IPB,13034
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_13:IPC,12982
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:A,10200
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:B,5782
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:C,11796
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_0_RNO[7]:Y,5782
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:A,2693
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:B,4939
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPA,2693
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_8:IPB,4939
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[6]:A,11714
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[6]:B,9488
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[6]:C,11780
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/fsmsync_RNO[6]:Y,9488
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:CLK,11891
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:D,8186
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:Q,11891
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/PCLK_count1[3]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[0]:A,4105
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[0]:B,4438
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[0]:C,6264
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[0]:D,5959
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[0]:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[0]:FCO,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/PRDATA_regif_8_0_0_wmux[0]:Y,4105
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_1_1[7]:A,9740
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_1_1[7]:B,9682
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_1_1[7]:C,9502
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/receive_shift_rx_shift_9_3_1_1[7]:Y,9502
GPIO_IN_ibuf[0]/U0/U_IOPAD:PAD,
GPIO_IN_ibuf[0]/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:CLK,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:D,7278
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:EN,8122
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:Q,10697
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_datareg[14]:SLn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:CLK,3071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:D,11201
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:EN,6942
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:Q,3071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_posedge_reg[24]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[1]:A,4977
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[1]:B,3757
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[1]:C,9379
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[1]:D,8178
SF2_MSS_sys_sb_0/CoreGPIO_0/PRDATA_o_2_0[1]:Y,3757
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[14]:A,10685
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[14]:B,10675
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[14]:C,6762
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[14]:D,7803
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMSTA_SYNC_PROC_fsmsta_9_i_0_1[14]:Y,6762
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_22:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_1:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_1:IPC,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:A,3073
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:B,996006
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:C,995916
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:D,2678
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:FCI,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un69_pwm_enable_reg_0_I_21:FCO,2559
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:ADn,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:ALn,10465
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:CLK,8398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:D,11399
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:EN,6035
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:LAT,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:Q,8398
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:SD,
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/sync_update:SLn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2:A,5182
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2:B,5119
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2:C,5046
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/un1_fsmsta_5_i_0_0_0_a2:Y,5046
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0_0_0:A,9576
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0_0_0:B,9389
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0_0_0:C,8303
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0_0_0:D,7776
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/FSMMOD_SYNC_PROC_un117_fsmdet_0_0_0_0:Y,7776
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:B,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:C,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_20:IPC,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:CLK,7902
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:D,7003
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:Q,7902
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/counter[2]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:CLK,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:D,12946
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:Q,13064
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[22]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:B,11214
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:C,10824
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:IPB,11214
SF2_MSS_sys_sb_0/CoreGPIO_0/GEN_BITS_0_REG_GEN_CONFIG_reg_GEN_BITS_0_REG_GEN_CONFIG_reg_0_0/CFG_11:IPC,10824
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:ADn,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:ALn,10465
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:CLK,8561
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:D,9053
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:EN,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:LAT,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:Q,8561
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:SD,
SF2_MSS_sys_sb_0/COREI2C_0/G0a_0_ui2c/sersta[2]:SLn,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOPAD:D,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOPAD:E,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOPAD:PAD,
SF2_MSS_sys_sb_0/IO_0/U0_0/U0/U_IOPAD:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_a2[0]:A,11852
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_a2[0]:B,9552
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_a2[0]:C,11757
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/rx_state_ns_0_a2[0]:Y,9552
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:A,3032
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:B,996011
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:C,995921
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:D,2637
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:FCI,2569
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un17_prescale_cnt_0_I_45:FCO,2569
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:A,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_25:IPA,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_0_703_a2:A,11661
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_0_703_a2:B,11847
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_0_703_a2:C,11517
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_shiftreg_6_0_703_a2:Y,11517
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[10]:ADn,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[10]:ALn,10465
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[10]:CLK,-621
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[10]:D,12930
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[10]:EN,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[10]:LAT,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[10]:Q,-621
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[10]:SD,
SF2_MSS_sys_sb_0/CoreGPIO_0/gpin3[10]:SLn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:A,11875
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:C,9348
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:D,8176
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/un1_counter_1_1_SUM[1]:Y,8176
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_214:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_214:B,995995
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_214:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_214:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_214:FCI,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/period_cnt_int_s_214:FCO,995995
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0[1]:A,10658
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0[1]:B,10682
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0[1]:Y,10658
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:A,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:B,996356
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:FCI,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:FCO,996139
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/prescale_cnt_cry[11]:S,996215
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:B,13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:C,13125
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:IPB,13010
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_11:IPC,13125
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNI3EI61:A,10771
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNI3EI61:B,11812
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNI3EI61:Y,10771
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:CLK,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:D,11852
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:Q,11953
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxp_pktend:SLn,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:A,6895
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:B,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:C,
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPA,6895
SF2_MSS_sys_sb_0/SF2_MSS_sys_sb_MSS_0/MSS_ADLIB_INST/IP_INTERFACE_21:IPB,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:ADn,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:ALn,10465
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:CLK,9142
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:D,8601
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:EN,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:LAT,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:Q,9142
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:SD,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/make_SF2_MSS_sys_sb_CoreUARTapb_0_Clock_gen/baud_cntr[12]:SLn,
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_5:A,8534
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_5:B,6921
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_5:C,6845
SF2_MSS_sys_sb_0/CoreAPB3_0/u_mux_p_to_b3/iprdata49_RNI5KNO_5:Y,6845
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:CLK,9382
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:D,8890
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:EN,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:Q,9382
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/spi_clk_count[6]:SLn,
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[5]:A,10298
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[5]:B,5690
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[5]:C,11780
SF2_MSS_sys_sb_0/CoreGPIO_0/CONFIG_reg_7_RNO[5]:Y,5690
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:A,2932
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:B,995819
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:C,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:D,
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:FCI,2837
SF2_MSS_sys_sb_0/corepwm_0_0/G0b_timebase_inst/un1_period_cnt_int_cry_5:FCO,2837
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:A,3207
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:B,3148
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:C,3058
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:D,2812
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:FCI,2778
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl63_pwm_gen_inst/PWM_output_select_2_PWM_output_generation_un49_pwm_enable_reg_1_I_15:FCO,2778
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa_1:A,9085
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa_1:B,8782
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa_1:C,8574
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa_1:D,8054
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control1_0_sqmuxa_1:Y,8054
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:B,10957
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:C,11071
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:IPB,10957
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG07_rx_fifo_xhdl80/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/CFG_9:IPC,11071
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_1:A,8614
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_1:B,8106
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_1:C,8532
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_1:D,8303
SF2_MSS_sys_sb_0/corepwm_0_0/xhdl58_reg_if_inst/psh_negedge_reg_1_sqmuxa_2_1:Y,8106
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:CLK,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:D,11631
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:EN,8990
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:Q,13081
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/msrxs_datain[0]:SLn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[1]:A,11860
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[1]:B,11804
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[1]:C,8453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UCC/stxs_bitcnt_RNO[1]:Y,8453
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_5:C,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/UTXF/fifo_mem_q_0_fifo_mem_q_0_0/CFG_5:IPC,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:ADn,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:ALn,10465
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:CLK,9460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:D,11201
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:EN,6997
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:LAT,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:Q,9460
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:SD,
SF2_MSS_sys_sb_0/CORESPI_0/USPI/URF/control2[7]:SLn,
SPI_0_DO_M2F_obuf/U0/U_IOENFF:A,
SPI_0_DO_M2F_obuf/U0/U_IOENFF:Y,
SF2_MSS_sys_sb_0/CoreUARTapb_0/uUART/UG06a_tx_fifo_xhdl79/fifo_ctrl_256_xhdl9/ram16x8_xhdl12/memory_xhdl3_memory_xhdl3_0_0/FF_2:EN,
DEVRST_N,
SCL<0>,
SDA<0>,
GPIO_IN<0>,
GPIO_IN<1>,
GPIO_IN<2>,
GPIO_IN<3>,
GPIO_IN<4>,
GPIO_IN<5>,
GPIO_IN<6>,
GPIO_IN<7>,
GPIO_IN<8>,
GPIO_IN<9>,
GPIO_IN<10>,
GPIO_IN<11>,
RX,
SPISDI0,
SPISDI1,
SPI_0_CLK_F2M,
SPI_0_DI_F2M,
SPI_0_SS0_F2M,
ADC_CLK,
ADC_RST,
GPIO_OUT<0>,
GPIO_OUT<1>,
GPIO_OUT<2>,
GPIO_OUT<3>,
GPIO_OUT<4>,
GPIO_OUT<5>,
GPIO_OUT<6>,
GPIO_OUT<7>,
GPIO_OUT<8>,
GPIO_OUT<9>,
GPIO_OUT<10>,
GPIO_OUT<11>,
MONITOR_MISO,
PWM<0>,
PWM<1>,
PWM<2>,
SPISCLK0,
SPISCLK1,
SPISDO0,
SPISDO1,
SPISS0,
SPISS1,
SPI_0_CLK_M2F,
SPI_0_DO_M2F,
SPI_0_SS0_M2F,
SPI_0_SS0_M2F_OE,
SPI_0_SS1_M2F,
SPI_0_SS2_M2F,
SPI_0_SS3_M2F,
SPI_0_SS4_M2F,
TX,
