Selecting top level module led_test
@N: CG364 :"C:\Gowin\Gowin_V1.9.5Beta\SynplifyPro\lib\generic\gw1n.v":2313:7:2313:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
@N: CG364 :"D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\led_test_gowin\src\gowin_pll\gowin_pll.v":8:7:8:13|Synthesizing module clk_gen in library work.
Running optimization stage 1 on clk_gen .......
@N: CG364 :"D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\led_test_gowin\src\led_test.v":25:7:25:14|Synthesizing module led_test in library work.
Running optimization stage 1 on led_test .......
Running optimization stage 2 on led_test .......
Running optimization stage 2 on clk_gen .......
Running optimization stage 2 on PLL .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\led_test_gowin\impl\synthesize\rev_1\synwork\layer0.rt.csv

