

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Tue Jan  7 20:04:24 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.702|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  17537|  69393|  17537|  69393|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+-------------+-----------+-----------+--------+----------+
        |                         |    Latency    |  Iteration  |  Initiation Interval  |  Trip  |          |
        |        Loop Name        |  min  |  max  |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-------------------------+-------+-------+-------------+-----------+-----------+--------+----------+
        |- Loop 1                 |  17536|  69392| 2192 ~ 8674 |          -|          -|       8|    no    |
        | + Loop 1.1              |     18|     18|            2|          -|          -|       9|    no    |
        | + Loop 1.2              |   2170|   8652|  310 ~ 618  |          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.2.1          |    308|    616|           44|          -|          -| 7 ~ 14 |    no    |
        |   +++ Loop 1.2.1.1      |     42|     42|           14|          -|          -|       3|    no    |
        |    ++++ Loop 1.2.1.1.1  |     12|     12|            4|          -|          -|       3|    no    |
        +-------------------------+-------+-------+-------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    401|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      32|      3|    0|
|Multiplexer      |        -|      -|       -|    161|    -|
|Register         |        -|      -|     280|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     312|    565|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_16s_32_1_1_U42  |network_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +---------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |            Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |empty_U  |depthwise_conv2d_fix_2_empty  |        0|  32|   3|    0|     9|   16|     1|          144|
    +---------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                              |        0|  32|   3|    0|     9|   16|     1|          144|
    +---------+------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |tmp6_fu_491_p2        |     *    |      0|  0|  33|           6|           7|
    |tmp8_fu_413_p2        |     *    |      0|  0|  33|           7|           5|
    |add_ln22_3_fu_309_p2  |     +    |      0|  0|  15|           7|           7|
    |add_ln22_fu_304_p2    |     +    |      0|  0|  15|           7|           7|
    |add_ln26_1_fu_354_p2  |     +    |      0|  0|  13|           4|           4|
    |add_ln26_fu_364_p2    |     +    |      0|  0|  15|           7|           7|
    |add_ln37_4_fu_540_p2  |     +    |      0|  0|  13|          11|          11|
    |add_ln37_5_fu_550_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln37_fu_530_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln45_fu_501_p2    |     +    |      0|  0|  13|          11|          11|
    |buffer_fu_582_p2      |     +    |      0|  0|  39|          32|          32|
    |i_fu_348_p2           |     +    |      0|  0|  13|           4|           1|
    |k_h_fu_439_p2         |     +    |      0|  0|  10|           2|           1|
    |k_w_fu_516_p2         |     +    |      0|  0|  10|           2|           1|
    |out_d_fu_320_p2       |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_393_p2       |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_423_p2       |     +    |      0|  0|  13|           4|           1|
    |tmp2_fu_471_p2        |     +    |      0|  0|  13|           4|           4|
    |tmp7_fu_403_p2        |     +    |      0|  0|  15|           7|           7|
    |tmp_fu_481_p2         |     +    |      0|  0|  15|           7|           7|
    |sub_ln37_fu_465_p2    |     -    |      0|  0|  15|           5|           5|
    |icmp_ln22_fu_314_p2   |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln24_fu_342_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln31_fu_388_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln32_fu_418_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln35_fu_433_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln36_fu_510_p2   |   icmp   |      0|  0|   8|           2|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 401|         164|         150|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  56|         13|    1|         13|
    |buffer_0_reg_236  |   9|          2|   32|         64|
    |buffer_1_reg_257  |   9|          2|   32|         64|
    |empty_address0    |  15|          3|    4|         12|
    |i_0_reg_200       |   9|          2|    4|          8|
    |k_h_0_reg_246     |   9|          2|    2|          4|
    |k_w_0_reg_269     |   9|          2|    2|          4|
    |out_d_0_reg_164   |   9|          2|    4|          8|
    |out_h_0_reg_212   |   9|          2|    4|          8|
    |out_w_0_reg_224   |   9|          2|    4|          8|
    |phi_mul2_reg_188  |   9|          2|    7|         14|
    |phi_mul_reg_176   |   9|          2|    7|         14|
    +------------------+----+-----------+-----+-----------+
    |Total             | 161|         36|  103|        221|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln22_3_reg_630        |   7|   0|    7|          0|
    |add_ln22_reg_625          |   7|   0|    7|          0|
    |add_ln37_5_reg_728        |   5|   0|    5|          0|
    |ap_CS_fsm                 |  12|   0|   12|          0|
    |buffer_0_reg_236          |  32|   0|   32|          0|
    |buffer_1_reg_257          |  32|   0|   32|          0|
    |buffer_6_reg_666          |  32|   0|   32|          0|
    |empty_65_reg_615          |   4|   0|    4|          0|
    |empty_66_reg_620          |   4|   0|    4|          0|
    |i_0_reg_200               |   4|   0|    4|          0|
    |i_reg_651                 |   4|   0|    4|          0|
    |input_load_reg_733        |  16|   0|   16|          0|
    |k_h_0_reg_246             |   2|   0|    2|          0|
    |k_h_reg_700               |   2|   0|    2|          0|
    |k_w_0_reg_269             |   2|   0|    2|          0|
    |k_w_reg_718               |   2|   0|    2|          0|
    |out_d_0_reg_164           |   4|   0|    4|          0|
    |out_d_reg_638             |   4|   0|    4|          0|
    |out_h_0_reg_212           |   4|   0|    4|          0|
    |out_h_reg_674             |   4|   0|    4|          0|
    |out_w_0_reg_224           |   4|   0|    4|          0|
    |out_w_reg_687             |   4|   0|    4|          0|
    |phi_mul2_reg_188          |   7|   0|    7|          0|
    |phi_mul_reg_176           |   7|   0|    7|          0|
    |sub_ln37_reg_705          |   5|   0|    5|          0|
    |tmp6_reg_710              |  11|   0|   11|          0|
    |tmp8_reg_679              |  11|   0|   11|          0|
    |trunc_ln_reg_743          |  19|   0|   19|          0|
    |zext_ln26_4_reg_643       |   3|   0|    7|          4|
    |zext_ln35_reg_692         |   4|   0|   11|          7|
    |zext_ln37_6_cast_reg_600  |   6|   0|   11|          5|
    |zext_ln37_reg_595         |   6|   0|    7|          1|
    |zext_ln45_1_cast_reg_610  |   5|   0|   11|          6|
    |zext_ln45_reg_605         |   5|   0|    7|          2|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 280|   0|  305|         25|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix.1 | return value |
|input_height       |  in |    6|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |    6|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_height      |  in |    5|   ap_none  |      output_height     |    scalar    |
|output_width       |  in |    5|   ap_none  |      output_width      |    scalar    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
|bias_address0      | out |    3|  ap_memory |          bias          |     array    |
|bias_ce0           | out |    1|  ap_memory |          bias          |     array    |
|bias_q0            |  in |   16|  ap_memory |          bias          |     array    |
|kernel_0_address0  | out |    7|  ap_memory |        kernel_0        |     array    |
|kernel_0_ce0       | out |    1|  ap_memory |        kernel_0        |     array    |
|kernel_0_q0        |  in |   16|  ap_memory |        kernel_0        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 7 2 
7 --> 8 6 
8 --> 9 7 
9 --> 10 8 
10 --> 11 
11 --> 12 
12 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 13 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 14 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 15 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 16 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%empty = alloca [9 x i16], align 2"   --->   Operation 17 'alloca' 'empty' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i6 %input_height_read to i7" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 18 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln37_6_cast = zext i6 %input_width_read to i11" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 19 'zext' 'zext_ln37_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i5 %output_height_read to i7" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 20 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln45_1_cast = zext i5 %output_width_read to i11" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 21 'zext' 'zext_ln45_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_65 = trunc i5 %output_width_read to i4" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 22 'trunc' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_66 = trunc i5 %output_height_read to i4" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 23 'trunc' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %.loopexit8" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit8.loopexit ]"   --->   Operation 25 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ 0, %0 ], [ %add_ln22_3, %.loopexit8.loopexit ]" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 26 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i7 [ 0, %0 ], [ %add_ln22, %.loopexit8.loopexit ]" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 27 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.87ns)   --->   "%add_ln22 = add i7 %phi_mul2, %zext_ln45" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 28 'add' 'add_ln22' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.87ns)   --->   "%add_ln22_3 = add i7 %phi_mul, %zext_ln37" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 29 'add' 'add_ln22_3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.30ns)   --->   "%icmp_ln22 = icmp eq i4 %out_d_0, -8" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 30 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 31 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%out_d = add i4 %out_d_0, 1" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 32 'add' 'out_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %5, label %.preheader7.preheader" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i4 %out_d_0 to i3" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 34 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln26, i3 0)" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i6 %shl_ln to i7" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 36 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader7" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 37 'br' <Predicate = (!icmp_ln22)> <Delay = 1.76>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 38 'ret' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.81>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %1 ], [ 0, %.preheader7.preheader ]"   --->   Operation 39 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %i_0, -7" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 40 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 41 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 42 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %2, label %1" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %out_d_0, %i_0" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 44 'add' 'add_ln26_1' <Predicate = (!icmp_ln24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i4 %add_ln26_1 to i7" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 45 'zext' 'zext_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.82ns)   --->   "%add_ln26 = add i7 %zext_ln26, %zext_ln26_4" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 46 'add' 'add_ln26' <Predicate = (!icmp_ln24)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i7 %add_ln26 to i64" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 47 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%kernel_0_addr = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %zext_ln26_5" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 48 'getelementptr' 'kernel_0_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 49 'load' 'kernel_0_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %out_d_0 to i64" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 50 'zext' 'zext_ln29' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [8 x i16]* %bias, i64 0, i64 %zext_ln29" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 51 'getelementptr' 'bias_addr' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 52 'load' 'bias_load' <Predicate = (icmp_ln24)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 53 [1/2] (3.25ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 53 'load' 'kernel_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i4 %i_0 to i64" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 54 'zext' 'zext_ln26_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%p_addr = getelementptr [9 x i16]* %empty, i64 0, i64 %zext_ln26_3" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 55 'getelementptr' 'p_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.32ns)   --->   "store i16 %kernel_0_load, i16* %p_addr, align 2" [../layers_c/depthwise_conv2d.cpp:26]   --->   Operation 56 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader7" [../layers_c/depthwise_conv2d.cpp:24]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.32>
ST_5 : Operation 58 [1/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 58 'load' 'bias_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%buffer_6 = sext i16 %bias_load to i32" [../layers_c/depthwise_conv2d.cpp:29]   --->   Operation 59 'sext' 'buffer_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 60 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 4> <Delay = 5.61>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ 0, %2 ], [ %out_h, %.loopexit.loopexit ]"   --->   Operation 61 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 62 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.30ns)   --->   "%icmp_ln31 = icmp eq i4 %out_h_0, %empty_66" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 63 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (1.73ns)   --->   "%out_h = add i4 %out_h_0, 1" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 64 'add' 'out_h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit8.loopexit, label %.preheader6.preheader" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln37_7_cast = zext i4 %out_h_0 to i7" [../layers_c/depthwise_conv2d.cpp:31]   --->   Operation 66 'zext' 'zext_ln37_7_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.87ns)   --->   "%tmp7 = add i7 %phi_mul2, %zext_ln37_7_cast" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 67 'add' 'tmp7' <Predicate = (!icmp_ln31)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i7 %tmp7 to i11" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 68 'zext' 'tmp7_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (3.74ns)   --->   "%tmp8 = mul i11 %tmp7_cast, %zext_ln45_1_cast" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 69 'mul' 'tmp8' <Predicate = (!icmp_ln31)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (1.76ns)   --->   "br label %.preheader6" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 70 'br' <Predicate = (!icmp_ln31)> <Delay = 1.76>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br label %.loopexit8"   --->   Operation 71 'br' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.76>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ %out_w, %4 ], [ 0, %.preheader6.preheader ]"   --->   Operation 72 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 73 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.30ns)   --->   "%icmp_ln32 = icmp eq i4 %out_w_0, %empty_65" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 74 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (1.73ns)   --->   "%out_w = add i4 %out_w_0, 1" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 75 'add' 'out_w' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %.loopexit.loopexit, label %.preheader5.preheader" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %out_w_0 to i11" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 77 'zext' 'zext_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.76ns)   --->   "br label %.preheader5" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 78 'br' <Predicate = (!icmp_ln32)> <Delay = 1.76>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 79 'br' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 7.34>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%buffer_0 = phi i32 [ %buffer_6, %.preheader5.preheader ], [ %buffer_1, %.preheader5.loopexit ]"   --->   Operation 80 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%k_h_0 = phi i2 [ 0, %.preheader5.preheader ], [ %k_h, %.preheader5.loopexit ]"   --->   Operation 81 'phi' 'k_h_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.95ns)   --->   "%icmp_ln35 = icmp eq i2 %k_h_0, -1" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 82 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 83 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.56ns)   --->   "%k_h = add i2 %k_h_0, 1" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 84 'add' 'k_h' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %4, label %.preheader.preheader" [../layers_c/depthwise_conv2d.cpp:35]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln37_15 = zext i2 %k_h_0 to i5" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 86 'zext' 'zext_ln37_15' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln37_16 = zext i2 %k_h_0 to i4" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 87 'zext' 'zext_ln37_16' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h_0, i2 0)" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 88 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln37_17 = zext i4 %shl_ln5 to i5" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 89 'zext' 'zext_ln37_17' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (1.73ns)   --->   "%sub_ln37 = sub i5 %zext_ln37_17, %zext_ln37_15" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 90 'sub' 'sub_ln37' <Predicate = (!icmp_ln35)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (1.73ns)   --->   "%tmp2 = add i4 %zext_ln37_16, %out_h_0" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 91 'add' 'tmp2' <Predicate = (!icmp_ln35)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i4 %tmp2 to i7" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 92 'zext' 'tmp2_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (1.87ns)   --->   "%tmp = add i7 %phi_mul, %tmp2_cast" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 93 'add' 'tmp' <Predicate = (!icmp_ln35)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_cast = zext i7 %tmp to i11" [../layers_c/depthwise_conv2d.cpp:22]   --->   Operation 94 'zext' 'tmp_cast' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (3.74ns)   --->   "%tmp6 = mul i11 %zext_ln37_6_cast, %tmp_cast" [../layers_c/depthwise_conv2d.cpp:4]   --->   Operation 95 'mul' 'tmp6' <Predicate = (!icmp_ln35)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 96 'br' <Predicate = (!icmp_ln35)> <Delay = 1.76>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i32 %buffer_0 to i16" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 97 'trunc' 'trunc_ln45' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (1.63ns)   --->   "%add_ln45 = add i11 %tmp8, %zext_ln35" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 98 'add' 'add_ln45' <Predicate = (icmp_ln35)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i11 %add_ln45 to i64" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 99 'zext' 'zext_ln45_2' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln45_2" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 100 'getelementptr' 'output_addr' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (3.25ns)   --->   "store i16 %trunc_ln45, i16* %output_addr, align 2" [../layers_c/depthwise_conv2d.cpp:45]   --->   Operation 101 'store' <Predicate = (icmp_ln35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "br label %.preheader6" [../layers_c/depthwise_conv2d.cpp:32]   --->   Operation 102 'br' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 6.62>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%buffer_1 = phi i32 [ %buffer, %3 ], [ %buffer_0, %.preheader.preheader ]"   --->   Operation 103 'phi' 'buffer_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%k_w_0 = phi i2 [ %k_w, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 104 'phi' 'k_w_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.95ns)   --->   "%icmp_ln36 = icmp eq i2 %k_w_0, -1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 105 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 106 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (1.56ns)   --->   "%k_w = add i2 %k_w_0, 1" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 107 'add' 'k_w' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %.preheader5.loopexit, label %3" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln37_18 = zext i2 %k_w_0 to i5" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 109 'zext' 'zext_ln37_18' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln37_19 = zext i2 %k_w_0 to i4" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 110 'zext' 'zext_ln37_19' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (1.73ns)   --->   "%add_ln37 = add i4 %zext_ln37_19, %out_w_0" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 111 'add' 'add_ln37' <Predicate = (!icmp_ln36)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln37_20 = zext i4 %add_ln37 to i11" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 112 'zext' 'zext_ln37_20' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (1.63ns)   --->   "%add_ln37_4 = add i11 %zext_ln37_20, %tmp6" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 113 'add' 'add_ln37_4' <Predicate = (!icmp_ln36)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln37_21 = zext i11 %add_ln37_4 to i64" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 114 'zext' 'zext_ln37_21' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_21" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 115 'getelementptr' 'input_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 116 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 116 'load' 'input_load' <Predicate = (!icmp_ln36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_9 : Operation 117 [1/1] (1.78ns)   --->   "%add_ln37_5 = add i5 %sub_ln37, %zext_ln37_18" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 117 'add' 'add_ln37_5' <Predicate = (!icmp_ln36)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 118 'br' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 3.25>
ST_10 : Operation 119 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 119 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i5 %add_ln37_5 to i32" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 120 'sext' 'sext_ln37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln37_11 = zext i32 %sext_ln37 to i64" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 121 'zext' 'zext_ln37_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%p_addr_2 = getelementptr [9 x i16]* %empty, i64 0, i64 %zext_ln37_11" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 122 'getelementptr' 'p_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [2/2] (2.32ns)   --->   "%empty_73 = load i16* %p_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 123 'load' 'empty_73' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 11 <SV = 9> <Delay = 8.70>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln37_2 = sext i16 %input_load to i32" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 124 'sext' 'sext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/2] (2.32ns)   --->   "%empty_73 = load i16* %p_addr_2, align 2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 125 'load' 'empty_73' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln37_11 = sext i16 %empty_73 to i32" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 126 'sext' 'sext_ln37_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln37 = mul nsw i32 %sext_ln37_11, %sext_ln37_2" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 127 'mul' 'mul_ln37' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %mul_ln37, i32 13, i32 31)" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 128 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 12 <SV = 10> <Delay = 2.55>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln37_3 = sext i19 %trunc_ln to i32" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 129 'sext' 'sext_ln37_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (2.55ns)   --->   "%buffer = add nsw i32 %sext_ln37_3, %buffer_1" [../layers_c/depthwise_conv2d.cpp:37]   --->   Operation 130 'add' 'buffer' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/depthwise_conv2d.cpp:36]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read  (read             ) [ 0000000000000]
output_height_read (read             ) [ 0000000000000]
input_width_read   (read             ) [ 0000000000000]
input_height_read  (read             ) [ 0000000000000]
empty              (alloca           ) [ 0011111111111]
zext_ln37          (zext             ) [ 0011111111111]
zext_ln37_6_cast   (zext             ) [ 0011111111111]
zext_ln45          (zext             ) [ 0011111111111]
zext_ln45_1_cast   (zext             ) [ 0011111111111]
empty_65           (trunc            ) [ 0011111111111]
empty_66           (trunc            ) [ 0011111111111]
br_ln22            (br               ) [ 0111111111111]
out_d_0            (phi              ) [ 0011100000000]
phi_mul            (phi              ) [ 0010000111111]
phi_mul2           (phi              ) [ 0011111111111]
add_ln22           (add              ) [ 0111111111111]
add_ln22_3         (add              ) [ 0111111111111]
icmp_ln22          (icmp             ) [ 0011111111111]
empty_67           (speclooptripcount) [ 0000000000000]
out_d              (add              ) [ 0111111111111]
br_ln22            (br               ) [ 0000000000000]
trunc_ln26         (trunc            ) [ 0000000000000]
shl_ln             (bitconcatenate   ) [ 0000000000000]
zext_ln26_4        (zext             ) [ 0001100000000]
br_ln24            (br               ) [ 0011111111111]
ret_ln0            (ret              ) [ 0000000000000]
i_0                (phi              ) [ 0001100000000]
icmp_ln24          (icmp             ) [ 0011111111111]
empty_68           (speclooptripcount) [ 0000000000000]
i                  (add              ) [ 0011111111111]
br_ln24            (br               ) [ 0000000000000]
add_ln26_1         (add              ) [ 0000000000000]
zext_ln26          (zext             ) [ 0000000000000]
add_ln26           (add              ) [ 0000000000000]
zext_ln26_5        (zext             ) [ 0000000000000]
kernel_0_addr      (getelementptr    ) [ 0000100000000]
zext_ln29          (zext             ) [ 0000000000000]
bias_addr          (getelementptr    ) [ 0000010000000]
kernel_0_load      (load             ) [ 0000000000000]
zext_ln26_3        (zext             ) [ 0000000000000]
p_addr             (getelementptr    ) [ 0000000000000]
store_ln26         (store            ) [ 0000000000000]
br_ln24            (br               ) [ 0011111111111]
bias_load          (load             ) [ 0000000000000]
buffer_6           (sext             ) [ 0000001111111]
br_ln31            (br               ) [ 0011111111111]
out_h_0            (phi              ) [ 0000001011111]
empty_69           (speclooptripcount) [ 0000000000000]
icmp_ln31          (icmp             ) [ 0011111111111]
out_h              (add              ) [ 0011111111111]
br_ln31            (br               ) [ 0000000000000]
zext_ln37_7_cast   (zext             ) [ 0000000000000]
tmp7               (add              ) [ 0000000000000]
tmp7_cast          (zext             ) [ 0000000000000]
tmp8               (mul              ) [ 0000000111111]
br_ln32            (br               ) [ 0011111111111]
br_ln0             (br               ) [ 0111111111111]
out_w_0            (phi              ) [ 0000000101111]
empty_70           (speclooptripcount) [ 0000000000000]
icmp_ln32          (icmp             ) [ 0011111111111]
out_w              (add              ) [ 0011111111111]
br_ln32            (br               ) [ 0000000000000]
zext_ln35          (zext             ) [ 0000000011111]
br_ln35            (br               ) [ 0011111111111]
br_ln0             (br               ) [ 0011111111111]
buffer_0           (phi              ) [ 0000000011111]
k_h_0              (phi              ) [ 0000000010000]
icmp_ln35          (icmp             ) [ 0011111111111]
empty_71           (speclooptripcount) [ 0000000000000]
k_h                (add              ) [ 0011111111111]
br_ln35            (br               ) [ 0000000000000]
zext_ln37_15       (zext             ) [ 0000000000000]
zext_ln37_16       (zext             ) [ 0000000000000]
shl_ln5            (bitconcatenate   ) [ 0000000000000]
zext_ln37_17       (zext             ) [ 0000000000000]
sub_ln37           (sub              ) [ 0000000001111]
tmp2               (add              ) [ 0000000000000]
tmp2_cast          (zext             ) [ 0000000000000]
tmp                (add              ) [ 0000000000000]
tmp_cast           (zext             ) [ 0000000000000]
tmp6               (mul              ) [ 0000000001111]
br_ln36            (br               ) [ 0011111111111]
trunc_ln45         (trunc            ) [ 0000000000000]
add_ln45           (add              ) [ 0000000000000]
zext_ln45_2        (zext             ) [ 0000000000000]
output_addr        (getelementptr    ) [ 0000000000000]
store_ln45         (store            ) [ 0000000000000]
br_ln32            (br               ) [ 0011111111111]
buffer_1           (phi              ) [ 0011111111111]
k_w_0              (phi              ) [ 0000000001000]
icmp_ln36          (icmp             ) [ 0011111111111]
empty_72           (speclooptripcount) [ 0000000000000]
k_w                (add              ) [ 0011111111111]
br_ln36            (br               ) [ 0000000000000]
zext_ln37_18       (zext             ) [ 0000000000000]
zext_ln37_19       (zext             ) [ 0000000000000]
add_ln37           (add              ) [ 0000000000000]
zext_ln37_20       (zext             ) [ 0000000000000]
add_ln37_4         (add              ) [ 0000000000000]
zext_ln37_21       (zext             ) [ 0000000000000]
input_addr         (getelementptr    ) [ 0000000000100]
add_ln37_5         (add              ) [ 0000000000100]
br_ln0             (br               ) [ 0011111111111]
input_load         (load             ) [ 0000000000010]
sext_ln37          (sext             ) [ 0000000000000]
zext_ln37_11       (zext             ) [ 0000000000000]
p_addr_2           (getelementptr    ) [ 0000000000010]
sext_ln37_2        (sext             ) [ 0000000000000]
empty_73           (load             ) [ 0000000000000]
sext_ln37_11       (sext             ) [ 0000000000000]
mul_ln37           (mul              ) [ 0000000000000]
trunc_ln           (partselect       ) [ 0000000000001]
sext_ln37_3        (sext             ) [ 0000000000000]
buffer             (add              ) [ 0011111111111]
br_ln36            (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_width">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="empty_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="output_width_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="5" slack="0"/>
<pin id="70" dir="0" index="1" bw="5" slack="0"/>
<pin id="71" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="output_height_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="5" slack="0"/>
<pin id="77" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="input_width_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="6" slack="0"/>
<pin id="82" dir="0" index="1" bw="6" slack="0"/>
<pin id="83" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="input_height_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="6" slack="0"/>
<pin id="89" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="kernel_0_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="7" slack="0"/>
<pin id="96" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_addr/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_0_load/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="bias_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="4" slack="0"/>
<pin id="109" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln26/4 empty_73/10 "/>
</bind>
</comp>

<comp id="131" class="1004" name="output_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="11" slack="0"/>
<pin id="135" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/8 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln45_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="14" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/8 "/>
</bind>
</comp>

<comp id="144" class="1004" name="input_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="11" slack="0"/>
<pin id="148" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/9 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="14" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/9 "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_addr_2_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="32" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_addr_2/10 "/>
</bind>
</comp>

<comp id="164" class="1005" name="out_d_0_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="1"/>
<pin id="166" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="out_d_0_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="phi_mul_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="1"/>
<pin id="178" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="phi_mul_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="7" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="188" class="1005" name="phi_mul2_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="1"/>
<pin id="190" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="phi_mul2_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="7" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_0_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="1"/>
<pin id="202" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_0_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="1" slack="1"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="212" class="1005" name="out_h_0_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="1"/>
<pin id="214" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="out_h_0_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/6 "/>
</bind>
</comp>

<comp id="224" class="1005" name="out_w_0_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="1"/>
<pin id="226" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="out_w_0_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="1" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/7 "/>
</bind>
</comp>

<comp id="236" class="1005" name="buffer_0_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="239" class="1004" name="buffer_0_phi_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="3"/>
<pin id="241" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="32" slack="1"/>
<pin id="243" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/8 "/>
</bind>
</comp>

<comp id="246" class="1005" name="k_h_0_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="1"/>
<pin id="248" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_h_0 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="k_h_0_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="2" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_h_0/8 "/>
</bind>
</comp>

<comp id="257" class="1005" name="buffer_1_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_1 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="buffer_1_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="32" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_1/9 "/>
</bind>
</comp>

<comp id="269" class="1005" name="k_w_0_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="1"/>
<pin id="271" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_w_0 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="k_w_0_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="0"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="1" slack="1"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_w_0/9 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln37_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln37_6_cast_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_6_cast/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln45_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln45_1_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1_cast/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="empty_65_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_65/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="empty_66_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_66/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln22_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="1"/>
<pin id="307" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln22_3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="0" index="1" bw="6" slack="1"/>
<pin id="312" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_3/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln22_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="4" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="out_d_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="trunc_ln26_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="shl_ln_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="0" index="1" bw="3" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln26_4_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="icmp_ln24_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="4" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="i_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="4" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln26_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="1"/>
<pin id="356" dir="0" index="1" bw="4" slack="0"/>
<pin id="357" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln26_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln26_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="0" index="1" bw="6" slack="1"/>
<pin id="367" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln26_5_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="7" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln29_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="1"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln26_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="1"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="buffer_6_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="buffer_6/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln31_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="0" index="1" bw="4" slack="4"/>
<pin id="391" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="out_h_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln37_7_cast_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="4" slack="0"/>
<pin id="401" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_7_cast/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp7_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="3"/>
<pin id="405" dir="0" index="1" bw="4" slack="0"/>
<pin id="406" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp7_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="0"/>
<pin id="411" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp7_cast/6 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp8_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="7" slack="0"/>
<pin id="415" dir="0" index="1" bw="5" slack="4"/>
<pin id="416" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp8/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln32_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="0"/>
<pin id="420" dir="0" index="1" bw="4" slack="5"/>
<pin id="421" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/7 "/>
</bind>
</comp>

<comp id="423" class="1004" name="out_w_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln35_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="4" slack="0"/>
<pin id="431" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/7 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln35_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="2" slack="0"/>
<pin id="435" dir="0" index="1" bw="2" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/8 "/>
</bind>
</comp>

<comp id="439" class="1004" name="k_h_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_h/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln37_15_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="2" slack="0"/>
<pin id="447" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_15/8 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln37_16_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="0"/>
<pin id="451" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_16/8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="shl_ln5_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="0" index="1" bw="2" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln37_17_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="0"/>
<pin id="463" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_17/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="sub_ln37_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="0"/>
<pin id="467" dir="0" index="1" bw="2" slack="0"/>
<pin id="468" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/8 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="2" slack="0"/>
<pin id="473" dir="0" index="1" bw="4" slack="2"/>
<pin id="474" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/8 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp2_cast_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="0"/>
<pin id="479" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="7" slack="5"/>
<pin id="483" dir="0" index="1" bw="4" slack="0"/>
<pin id="484" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_cast_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="7" slack="0"/>
<pin id="489" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/8 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp6_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="6" slack="6"/>
<pin id="493" dir="0" index="1" bw="7" slack="0"/>
<pin id="494" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp6/8 "/>
</bind>
</comp>

<comp id="496" class="1004" name="trunc_ln45_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/8 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln45_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="11" slack="2"/>
<pin id="503" dir="0" index="1" bw="4" slack="1"/>
<pin id="504" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln45_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="11" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_2/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln36_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="2" slack="0"/>
<pin id="512" dir="0" index="1" bw="2" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/9 "/>
</bind>
</comp>

<comp id="516" class="1004" name="k_w_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_w/9 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln37_18_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="2" slack="0"/>
<pin id="524" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_18/9 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln37_19_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="0"/>
<pin id="528" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_19/9 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln37_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="0"/>
<pin id="532" dir="0" index="1" bw="4" slack="2"/>
<pin id="533" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/9 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln37_20_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_20/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln37_4_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="0" index="1" bw="11" slack="1"/>
<pin id="543" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_4/9 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln37_21_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="11" slack="0"/>
<pin id="547" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_21/9 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln37_5_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="1"/>
<pin id="552" dir="0" index="1" bw="2" slack="0"/>
<pin id="553" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_5/9 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sext_ln37_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="1"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/10 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln37_11_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="5" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_11/10 "/>
</bind>
</comp>

<comp id="563" class="1004" name="sext_ln37_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_2/11 "/>
</bind>
</comp>

<comp id="566" class="1004" name="sext_ln37_11_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="0"/>
<pin id="568" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_11/11 "/>
</bind>
</comp>

<comp id="570" class="1004" name="trunc_ln_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="19" slack="0"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="0" index="2" bw="5" slack="0"/>
<pin id="574" dir="0" index="3" bw="6" slack="0"/>
<pin id="575" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/11 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sext_ln37_3_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="19" slack="1"/>
<pin id="581" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_3/12 "/>
</bind>
</comp>

<comp id="582" class="1004" name="buffer_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="19" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="3"/>
<pin id="585" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/12 "/>
</bind>
</comp>

<comp id="588" class="1007" name="mul_ln37_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="0"/>
<pin id="590" dir="0" index="1" bw="16" slack="0"/>
<pin id="591" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/11 "/>
</bind>
</comp>

<comp id="595" class="1005" name="zext_ln37_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="7" slack="1"/>
<pin id="597" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln37 "/>
</bind>
</comp>

<comp id="600" class="1005" name="zext_ln37_6_cast_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="11" slack="6"/>
<pin id="602" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln37_6_cast "/>
</bind>
</comp>

<comp id="605" class="1005" name="zext_ln45_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="7" slack="1"/>
<pin id="607" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln45 "/>
</bind>
</comp>

<comp id="610" class="1005" name="zext_ln45_1_cast_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="11" slack="4"/>
<pin id="612" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln45_1_cast "/>
</bind>
</comp>

<comp id="615" class="1005" name="empty_65_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="5"/>
<pin id="617" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="empty_65 "/>
</bind>
</comp>

<comp id="620" class="1005" name="empty_66_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="4" slack="4"/>
<pin id="622" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="empty_66 "/>
</bind>
</comp>

<comp id="625" class="1005" name="add_ln22_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="7" slack="0"/>
<pin id="627" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln22 "/>
</bind>
</comp>

<comp id="630" class="1005" name="add_ln22_3_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="7" slack="0"/>
<pin id="632" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln22_3 "/>
</bind>
</comp>

<comp id="638" class="1005" name="out_d_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="4" slack="0"/>
<pin id="640" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="643" class="1005" name="zext_ln26_4_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="7" slack="1"/>
<pin id="645" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26_4 "/>
</bind>
</comp>

<comp id="651" class="1005" name="i_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="0"/>
<pin id="653" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="656" class="1005" name="kernel_0_addr_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="7" slack="1"/>
<pin id="658" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_addr "/>
</bind>
</comp>

<comp id="661" class="1005" name="bias_addr_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="3" slack="1"/>
<pin id="663" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="666" class="1005" name="buffer_6_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="3"/>
<pin id="668" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="buffer_6 "/>
</bind>
</comp>

<comp id="674" class="1005" name="out_h_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="4" slack="0"/>
<pin id="676" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="679" class="1005" name="tmp8_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="11" slack="2"/>
<pin id="681" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp8 "/>
</bind>
</comp>

<comp id="687" class="1005" name="out_w_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="0"/>
<pin id="689" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="692" class="1005" name="zext_ln35_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="11" slack="1"/>
<pin id="694" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35 "/>
</bind>
</comp>

<comp id="700" class="1005" name="k_h_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="2" slack="0"/>
<pin id="702" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_h "/>
</bind>
</comp>

<comp id="705" class="1005" name="sub_ln37_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="5" slack="1"/>
<pin id="707" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln37 "/>
</bind>
</comp>

<comp id="710" class="1005" name="tmp6_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="11" slack="1"/>
<pin id="712" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="718" class="1005" name="k_w_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="2" slack="0"/>
<pin id="720" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_w "/>
</bind>
</comp>

<comp id="723" class="1005" name="input_addr_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="14" slack="1"/>
<pin id="725" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="728" class="1005" name="add_ln37_5_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="5" slack="1"/>
<pin id="730" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37_5 "/>
</bind>
</comp>

<comp id="733" class="1005" name="input_load_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="1"/>
<pin id="735" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="738" class="1005" name="p_addr_2_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="4" slack="1"/>
<pin id="740" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_addr_2 "/>
</bind>
</comp>

<comp id="743" class="1005" name="trunc_ln_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="19" slack="1"/>
<pin id="745" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="748" class="1005" name="buffer_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="1"/>
<pin id="750" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="42" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="42" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="99" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="157" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="180" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="191"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="192" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="211"><net_src comp="204" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="215"><net_src comp="22" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="216" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="235"><net_src comp="228" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="245"><net_src comp="239" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="267"><net_src comp="236" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="268"><net_src comp="261" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="272"><net_src comp="48" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="283"><net_src comp="86" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="80" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="74" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="68" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="68" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="74" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="192" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="180" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="168" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="26" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="168" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="32" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="168" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="34" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="36" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="330" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="204" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="38" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="204" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="32" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="164" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="204" pin="4"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="377"><net_src comp="164" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="382"><net_src comp="200" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="387"><net_src comp="112" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="216" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="216" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="32" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="216" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="188" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="399" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="228" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="228" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="32" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="228" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="250" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="50" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="250" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="54" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="250" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="250" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="56" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="250" pin="4"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="48" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="453" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="461" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="445" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="449" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="212" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="176" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="477" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="487" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="239" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="508"><net_src comp="501" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="514"><net_src comp="273" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="50" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="273" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="54" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="273" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="273" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="224" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="530" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="554"><net_src comp="522" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="555" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="569"><net_src comp="124" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="576"><net_src comp="58" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="60" pin="0"/><net_sink comp="570" pin=2"/></net>

<net id="578"><net_src comp="62" pin="0"/><net_sink comp="570" pin=3"/></net>

<net id="586"><net_src comp="579" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="257" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="566" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="563" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="594"><net_src comp="588" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="598"><net_src comp="280" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="603"><net_src comp="284" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="608"><net_src comp="288" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="613"><net_src comp="292" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="618"><net_src comp="296" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="623"><net_src comp="300" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="628"><net_src comp="304" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="633"><net_src comp="309" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="641"><net_src comp="320" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="646"><net_src comp="338" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="654"><net_src comp="348" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="659"><net_src comp="92" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="664"><net_src comp="105" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="669"><net_src comp="384" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="677"><net_src comp="393" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="682"><net_src comp="413" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="690"><net_src comp="423" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="695"><net_src comp="429" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="703"><net_src comp="439" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="708"><net_src comp="465" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="713"><net_src comp="491" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="721"><net_src comp="516" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="726"><net_src comp="144" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="731"><net_src comp="550" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="736"><net_src comp="151" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="741"><net_src comp="157" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="746"><net_src comp="570" pin="4"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="751"><net_src comp="582" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="261" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 }
	Port: bias | {}
	Port: kernel_0 | {}
 - Input state : 
	Port: depthwise_conv2d_fix.1 : input_height | {1 }
	Port: depthwise_conv2d_fix.1 : input_width | {1 }
	Port: depthwise_conv2d_fix.1 : input_r | {9 10 }
	Port: depthwise_conv2d_fix.1 : output_height | {1 }
	Port: depthwise_conv2d_fix.1 : output_width | {1 }
	Port: depthwise_conv2d_fix.1 : bias | {3 5 }
	Port: depthwise_conv2d_fix.1 : kernel_0 | {3 4 }
  - Chain level:
	State 1
	State 2
		add_ln22 : 1
		add_ln22_3 : 1
		icmp_ln22 : 1
		out_d : 1
		br_ln22 : 2
		trunc_ln26 : 1
		shl_ln : 2
		zext_ln26_4 : 3
	State 3
		icmp_ln24 : 1
		i : 1
		br_ln24 : 2
		add_ln26_1 : 1
		zext_ln26 : 2
		add_ln26 : 3
		zext_ln26_5 : 4
		kernel_0_addr : 5
		kernel_0_load : 6
		bias_addr : 1
		bias_load : 2
	State 4
		p_addr : 1
		store_ln26 : 2
	State 5
		buffer_6 : 1
	State 6
		icmp_ln31 : 1
		out_h : 1
		br_ln31 : 2
		zext_ln37_7_cast : 1
		tmp7 : 2
		tmp7_cast : 3
		tmp8 : 4
	State 7
		icmp_ln32 : 1
		out_w : 1
		br_ln32 : 2
		zext_ln35 : 1
	State 8
		icmp_ln35 : 1
		k_h : 1
		br_ln35 : 2
		zext_ln37_15 : 1
		zext_ln37_16 : 1
		shl_ln5 : 1
		zext_ln37_17 : 2
		sub_ln37 : 3
		tmp2 : 2
		tmp2_cast : 3
		tmp : 4
		tmp_cast : 5
		tmp6 : 6
		trunc_ln45 : 1
		zext_ln45_2 : 1
		output_addr : 2
		store_ln45 : 3
	State 9
		icmp_ln36 : 1
		k_w : 1
		br_ln36 : 2
		zext_ln37_18 : 1
		zext_ln37_19 : 1
		add_ln37 : 2
		zext_ln37_20 : 3
		add_ln37_4 : 4
		zext_ln37_21 : 5
		input_addr : 6
		input_load : 7
		add_ln37_5 : 2
	State 10
		zext_ln37_11 : 1
		p_addr_2 : 2
		empty_73 : 3
	State 11
		sext_ln37_11 : 1
		mul_ln37 : 2
		trunc_ln : 3
	State 12
		buffer : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln22_fu_304        |    0    |    0    |    15   |
|          |       add_ln22_3_fu_309       |    0    |    0    |    15   |
|          |          out_d_fu_320         |    0    |    0    |    13   |
|          |            i_fu_348           |    0    |    0    |    13   |
|          |       add_ln26_1_fu_354       |    0    |    0    |    13   |
|          |        add_ln26_fu_364        |    0    |    0    |    15   |
|          |          out_h_fu_393         |    0    |    0    |    13   |
|          |          tmp7_fu_403          |    0    |    0    |    15   |
|    add   |          out_w_fu_423         |    0    |    0    |    13   |
|          |           k_h_fu_439          |    0    |    0    |    10   |
|          |          tmp2_fu_471          |    0    |    0    |    13   |
|          |           tmp_fu_481          |    0    |    0    |    15   |
|          |        add_ln45_fu_501        |    0    |    0    |    13   |
|          |           k_w_fu_516          |    0    |    0    |    10   |
|          |        add_ln37_fu_530        |    0    |    0    |    13   |
|          |       add_ln37_4_fu_540       |    0    |    0    |    13   |
|          |       add_ln37_5_fu_550       |    0    |    0    |    15   |
|          |         buffer_fu_582         |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp8_fu_413          |    0    |    0    |    33   |
|    mul   |          tmp6_fu_491          |    0    |    0    |    33   |
|          |        mul_ln37_fu_588        |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln22_fu_314       |    0    |    0    |    9    |
|          |        icmp_ln24_fu_342       |    0    |    0    |    9    |
|   icmp   |        icmp_ln31_fu_388       |    0    |    0    |    9    |
|          |        icmp_ln32_fu_418       |    0    |    0    |    9    |
|          |        icmp_ln35_fu_433       |    0    |    0    |    8    |
|          |        icmp_ln36_fu_510       |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln37_fu_465        |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_68 |    0    |    0    |    0    |
|   read   | output_height_read_read_fu_74 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_80  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_86 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln37_fu_280       |    0    |    0    |    0    |
|          |    zext_ln37_6_cast_fu_284    |    0    |    0    |    0    |
|          |        zext_ln45_fu_288       |    0    |    0    |    0    |
|          |    zext_ln45_1_cast_fu_292    |    0    |    0    |    0    |
|          |       zext_ln26_4_fu_338      |    0    |    0    |    0    |
|          |        zext_ln26_fu_360       |    0    |    0    |    0    |
|          |       zext_ln26_5_fu_369      |    0    |    0    |    0    |
|          |        zext_ln29_fu_374       |    0    |    0    |    0    |
|          |       zext_ln26_3_fu_379      |    0    |    0    |    0    |
|          |    zext_ln37_7_cast_fu_399    |    0    |    0    |    0    |
|          |        tmp7_cast_fu_409       |    0    |    0    |    0    |
|   zext   |        zext_ln35_fu_429       |    0    |    0    |    0    |
|          |      zext_ln37_15_fu_445      |    0    |    0    |    0    |
|          |      zext_ln37_16_fu_449      |    0    |    0    |    0    |
|          |      zext_ln37_17_fu_461      |    0    |    0    |    0    |
|          |        tmp2_cast_fu_477       |    0    |    0    |    0    |
|          |        tmp_cast_fu_487        |    0    |    0    |    0    |
|          |       zext_ln45_2_fu_505      |    0    |    0    |    0    |
|          |      zext_ln37_18_fu_522      |    0    |    0    |    0    |
|          |      zext_ln37_19_fu_526      |    0    |    0    |    0    |
|          |      zext_ln37_20_fu_536      |    0    |    0    |    0    |
|          |      zext_ln37_21_fu_545      |    0    |    0    |    0    |
|          |      zext_ln37_11_fu_558      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        empty_65_fu_296        |    0    |    0    |    0    |
|   trunc  |        empty_66_fu_300        |    0    |    0    |    0    |
|          |       trunc_ln26_fu_326       |    0    |    0    |    0    |
|          |       trunc_ln45_fu_496       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_330         |    0    |    0    |    0    |
|          |         shl_ln5_fu_453        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        buffer_6_fu_384        |    0    |    0    |    0    |
|          |        sext_ln37_fu_555       |    0    |    0    |    0    |
|   sext   |       sext_ln37_2_fu_563      |    0    |    0    |    0    |
|          |      sext_ln37_11_fu_566      |    0    |    0    |    0    |
|          |       sext_ln37_3_fu_579      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|        trunc_ln_fu_570        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |    0    |   397   |
|----------|-------------------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|empty|    0   |   32   |    3   |    0   |
+-----+--------+--------+--------+--------+
|Total|    0   |   32   |    3   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln22_3_reg_630   |    7   |
|    add_ln22_reg_625    |    7   |
|   add_ln37_5_reg_728   |    5   |
|    bias_addr_reg_661   |    3   |
|    buffer_0_reg_236    |   32   |
|    buffer_1_reg_257    |   32   |
|    buffer_6_reg_666    |   32   |
|     buffer_reg_748     |   32   |
|    empty_65_reg_615    |    4   |
|    empty_66_reg_620    |    4   |
|       i_0_reg_200      |    4   |
|        i_reg_651       |    4   |
|   input_addr_reg_723   |   14   |
|   input_load_reg_733   |   16   |
|      k_h_0_reg_246     |    2   |
|       k_h_reg_700      |    2   |
|      k_w_0_reg_269     |    2   |
|       k_w_reg_718      |    2   |
|  kernel_0_addr_reg_656 |    7   |
|     out_d_0_reg_164    |    4   |
|      out_d_reg_638     |    4   |
|     out_h_0_reg_212    |    4   |
|      out_h_reg_674     |    4   |
|     out_w_0_reg_224    |    4   |
|      out_w_reg_687     |    4   |
|    p_addr_2_reg_738    |    4   |
|    phi_mul2_reg_188    |    7   |
|     phi_mul_reg_176    |    7   |
|    sub_ln37_reg_705    |    5   |
|      tmp6_reg_710      |   11   |
|      tmp8_reg_679      |   11   |
|    trunc_ln_reg_743    |   19   |
|   zext_ln26_4_reg_643  |    7   |
|    zext_ln35_reg_692   |   11   |
|zext_ln37_6_cast_reg_600|   11   |
|    zext_ln37_reg_595   |    7   |
|zext_ln45_1_cast_reg_610|   11   |
|    zext_ln45_reg_605   |    7   |
+------------------------+--------+
|          Total         |   353  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_112 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_124 |  p0  |   3  |   4  |   12   ||    15   |
| grp_access_fu_151 |  p0  |   2  |  14  |   28   ||    9    |
|  out_d_0_reg_164  |  p0  |   2  |   4  |    8   ||    9    |
|  phi_mul_reg_176  |  p0  |   2  |   7  |   14   ||    9    |
|  phi_mul2_reg_188 |  p0  |   2  |   7  |   14   ||    9    |
|    i_0_reg_200    |  p0  |   2  |   4  |    8   ||    9    |
|  out_h_0_reg_212  |  p0  |   2  |   4  |    8   ||    9    |
|  out_w_0_reg_224  |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   120  || 17.7357 ||    96   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |    0   |   397  |    -   |
|   Memory  |    0   |    -   |    -   |   32   |    3   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   96   |    -   |
|  Register |    -   |    -   |    -   |   353  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   17   |   385  |   496  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
