Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Aug 18 09:26:24 2024
| Host         : Desktop-qUBECk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file A7BoardTop_timing_summary_routed.rpt -pb A7BoardTop_timing_summary_routed.pb -rpx A7BoardTop_timing_summary_routed.rpx -warn_on_violation
| Design       : A7BoardTop
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  1           
SYNTH-10   Warning   Wide multiplier                   4           
TIMING-16  Warning   Large setup violation             1           
TIMING-18  Warning   Missing input or output delay     6           
TIMING-20  Warning   Non-clocked latch                 1           
LATCH-1    Advisory  Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (36)
6. checking no_output_delay (66)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (66)
--------------------------------
 There are 66 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.615       -1.656                      2                 5987        0.030        0.000                      0                 5987        3.500        0.000                       0                  2499  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sysClk50              {0.000 10.000}       20.000          50.000          
  clk100_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk100ps_clk_wiz_0  {5.750 10.750}       10.000          100.000         
  clk125_clk_wiz_0    {0.000 4.000}        8.000           125.000         
  clk12_clk_wiz_1     {0.000 41.667}       83.333          12.000          
  clk25_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clk50_clk_wiz_0     {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk50                                                                                                                                                                7.000        0.000                       0                     4  
  clk100_clk_wiz_0          3.340        0.000                      0                 1338        0.030        0.000                      0                 1338        4.020        0.000                       0                   713  
  clk100ps_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     2  
  clk125_clk_wiz_0          3.845        0.000                      0                   48        0.179        0.000                      0                   48        3.500        0.000                       0                    46  
  clk12_clk_wiz_1          75.081        0.000                      0                  546        0.060        0.000                      0                  546       41.167        0.000                       0                   284  
  clk25_clk_wiz_0          16.430        0.000                      0                  680        0.116        0.000                      0                  680       19.500        0.000                       0                   332  
  clk50_clk_wiz_0           1.636        0.000                      0                 3205        0.056        0.000                      0                 3205        8.750        0.000                       0                  1112  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  
  clkfbout_clk_wiz_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk12_clk_wiz_1   clk100_clk_wiz_0       -1.615       -1.656                      2                   34        0.064        0.000                      0                   34  
clk25_clk_wiz_0   clk100_clk_wiz_0        5.199        0.000                      0                   27        0.186        0.000                      0                   27  
clk50_clk_wiz_0   clk100_clk_wiz_0        2.299        0.000                      0                  357        0.114        0.000                      0                  357  
clk25_clk_wiz_0   clk125_clk_wiz_0        5.275        0.000                      0                   30        0.118        0.000                      0                   30  
clk100_clk_wiz_0  clk25_clk_wiz_0         3.237        0.000                      0                   34        0.172        0.000                      0                   34  
clk100_clk_wiz_0  clk50_clk_wiz_0         4.471        0.000                      0                  291        0.108        0.000                      0                  291  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                              clk100_clk_wiz_0  
(none)            clk100_clk_wiz_0  clk100_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk100_clk_wiz_0                        
(none)              clk100ps_clk_wiz_0                      
(none)              clk125_clk_wiz_0                        
(none)              clk12_clk_wiz_1                         
(none)              clk50_clk_wiz_0                         
(none)              clkfbout_clk_wiz_0                      
(none)              clkfbout_clk_wiz_1                      
(none)                                  clk100_clk_wiz_0    
(none)                                  clk12_clk_wiz_1     
(none)                                  clk25_clk_wiz_0     
(none)                                  clk50_clk_wiz_0     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk50
  To Clock:  sysClk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysClk50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y8    clk_wiz_0Inst/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y10   clk_wiz_1Inst/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.340ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns = ( 15.665 - 10.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.832     5.887    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y126         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDCE (Prop_fdce_C_Q)         0.456     6.343 r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/Q
                         net (fo=55, routed)          2.080     8.422    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[3]
    SLICE_X10Y119        LUT6 (Prop_lut6_I3_O)        0.124     8.546 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1/O
                         net (fo=33, routed)          3.696    12.242    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.809    15.665    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X33Y99         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[19]/C
                         clock pessimism              0.206    15.872    
                         clock uncertainty           -0.085    15.787    
    SLICE_X33Y99         FDRE (Setup_fdre_C_CE)      -0.205    15.582    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[19]
  -------------------------------------------------------------------
                         required time                         15.582    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns = ( 15.665 - 10.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.832     5.887    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y126         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDCE (Prop_fdce_C_Q)         0.456     6.343 r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/Q
                         net (fo=55, routed)          2.080     8.422    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[3]
    SLICE_X10Y119        LUT6 (Prop_lut6_I3_O)        0.124     8.546 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1/O
                         net (fo=33, routed)          3.696    12.242    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.809    15.665    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X33Y99         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[1]/C
                         clock pessimism              0.206    15.872    
                         clock uncertainty           -0.085    15.787    
    SLICE_X33Y99         FDRE (Setup_fdre_C_CE)      -0.205    15.582    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[1]
  -------------------------------------------------------------------
                         required time                         15.582    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns = ( 15.665 - 10.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.832     5.887    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y126         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDCE (Prop_fdce_C_Q)         0.456     6.343 r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/Q
                         net (fo=55, routed)          2.080     8.422    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[3]
    SLICE_X10Y119        LUT6 (Prop_lut6_I3_O)        0.124     8.546 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1/O
                         net (fo=33, routed)          3.696    12.242    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.809    15.665    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X33Y99         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[20]/C
                         clock pessimism              0.206    15.872    
                         clock uncertainty           -0.085    15.787    
    SLICE_X33Y99         FDRE (Setup_fdre_C_CE)      -0.205    15.582    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[20]
  -------------------------------------------------------------------
                         required time                         15.582    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns = ( 15.665 - 10.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.832     5.887    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y126         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDCE (Prop_fdce_C_Q)         0.456     6.343 r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/Q
                         net (fo=55, routed)          2.080     8.422    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[3]
    SLICE_X10Y119        LUT6 (Prop_lut6_I3_O)        0.124     8.546 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1/O
                         net (fo=33, routed)          3.696    12.242    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1_n_0
    SLICE_X33Y99         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.809    15.665    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X33Y99         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[2]/C
                         clock pessimism              0.206    15.872    
                         clock uncertainty           -0.085    15.787    
    SLICE_X33Y99         FDRE (Setup_fdre_C_CE)      -0.205    15.582    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[2]
  -------------------------------------------------------------------
                         required time                         15.582    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns = ( 15.665 - 10.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.832     5.887    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y126         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDCE (Prop_fdce_C_Q)         0.456     6.343 r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/Q
                         net (fo=55, routed)          2.080     8.422    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[3]
    SLICE_X10Y119        LUT6 (Prop_lut6_I3_O)        0.124     8.546 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1/O
                         net (fo=33, routed)          3.696    12.242    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1_n_0
    SLICE_X32Y99         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.809    15.665    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X32Y99         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[3]/C
                         clock pessimism              0.206    15.872    
                         clock uncertainty           -0.085    15.787    
    SLICE_X32Y99         FDRE (Setup_fdre_C_CE)      -0.205    15.582    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[3]
  -------------------------------------------------------------------
                         required time                         15.582    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns = ( 15.665 - 10.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.832     5.887    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y126         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDCE (Prop_fdce_C_Q)         0.456     6.343 r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/Q
                         net (fo=55, routed)          2.080     8.422    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[3]
    SLICE_X10Y119        LUT6 (Prop_lut6_I3_O)        0.124     8.546 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1/O
                         net (fo=33, routed)          3.696    12.242    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1_n_0
    SLICE_X32Y99         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.809    15.665    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X32Y99         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[4]/C
                         clock pessimism              0.206    15.872    
                         clock uncertainty           -0.085    15.787    
    SLICE_X32Y99         FDRE (Setup_fdre_C_CE)      -0.205    15.582    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[4]
  -------------------------------------------------------------------
                         required time                         15.582    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns = ( 15.665 - 10.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.832     5.887    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y126         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDCE (Prop_fdce_C_Q)         0.456     6.343 r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/Q
                         net (fo=55, routed)          2.080     8.422    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[3]
    SLICE_X10Y119        LUT6 (Prop_lut6_I3_O)        0.124     8.546 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1/O
                         net (fo=33, routed)          3.696    12.242    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1_n_0
    SLICE_X32Y99         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.809    15.665    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X32Y99         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[6]/C
                         clock pessimism              0.206    15.872    
                         clock uncertainty           -0.085    15.787    
    SLICE_X32Y99         FDRE (Setup_fdre_C_CE)      -0.205    15.582    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[6]
  -------------------------------------------------------------------
                         required time                         15.582    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 0.580ns (9.127%)  route 5.775ns (90.873%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns = ( 15.665 - 10.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.832     5.887    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y126         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDCE (Prop_fdce_C_Q)         0.456     6.343 r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/Q
                         net (fo=55, routed)          2.080     8.422    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[3]
    SLICE_X10Y119        LUT6 (Prop_lut6_I3_O)        0.124     8.546 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1/O
                         net (fo=33, routed)          3.696    12.242    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1_n_0
    SLICE_X32Y99         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.809    15.665    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X32Y99         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[7]/C
                         clock pessimism              0.206    15.872    
                         clock uncertainty           -0.085    15.787    
    SLICE_X32Y99         FDRE (Setup_fdre_C_CE)      -0.205    15.582    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[7]
  -------------------------------------------------------------------
                         required time                         15.582    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 0.580ns (9.233%)  route 5.702ns (90.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 15.495 - 10.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.832     5.887    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y126         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDCE (Prop_fdce_C_Q)         0.456     6.343 r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/Q
                         net (fo=55, routed)          2.080     8.422    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[3]
    SLICE_X10Y119        LUT6 (Prop_lut6_I3_O)        0.124     8.546 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1/O
                         net (fo=33, routed)          3.622    12.169    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1_n_0
    SLICE_X36Y104        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.638    15.495    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X36Y104        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[18]/C
                         clock pessimism              0.278    15.773    
                         clock uncertainty           -0.085    15.688    
    SLICE_X36Y104        FDRE (Setup_fdre_C_CE)      -0.169    15.519    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[18]
  -------------------------------------------------------------------
                         required time                         15.519    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.282ns  (logic 0.580ns (9.233%)  route 5.702ns (90.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 15.495 - 10.000 ) 
    Source Clock Delay      (SCD):    5.887ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.832     5.887    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y126         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y126         FDCE (Prop_fdce_C_Q)         0.456     6.343 r  tangerineSOCInst/sdramDMAInst/sdcState_reg[3]/Q
                         net (fo=55, routed)          2.080     8.422    tangerineSOCInst/sdramDMAInst/sdcState_reg_n_0_[3]
    SLICE_X10Y119        LUT6 (Prop_lut6_I3_O)        0.124     8.546 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1/O
                         net (fo=33, routed)          3.622    12.169    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe[31]_i_1_n_0
    SLICE_X36Y104        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.638    15.495    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X36Y104        FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[21]/C
                         clock pessimism              0.278    15.773    
                         clock uncertainty           -0.085    15.688    
    SLICE_X36Y104        FDRE (Setup_fdre_C_CE)      -0.169    15.519    tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[21]
  -------------------------------------------------------------------
                         required time                         15.519    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                  3.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.952%)  route 0.218ns (57.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.621     1.759    tangerineSOCInst/usbHostInst/clk100
    SLICE_X8Y132         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_fdre_C_Q)         0.164     1.923 r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[9]/Q
                         net (fo=1, routed)           0.218     2.141    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[9]
    RAMB18_X0Y52         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.932     2.329    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y52         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.514     1.815    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.296     2.111    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.840%)  route 0.219ns (57.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.622     1.760    tangerineSOCInst/usbHostInst/clk100
    SLICE_X8Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y133         FDRE (Prop_fdre_C_Q)         0.164     1.924 r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[10]/Q
                         net (fo=1, routed)           0.219     2.143    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB18_X0Y52         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.932     2.329    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y52         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.514     1.815    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[10])
                                                      0.296     2.111    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.340%)  route 0.224ns (63.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.622     1.760    tangerineSOCInst/usbHostInst/clk100
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y133         FDRE (Prop_fdre_C_Q)         0.128     1.888 r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[8]/Q
                         net (fo=1, routed)           0.224     2.112    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB18_X0Y52         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.932     2.329    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y52         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.514     1.815    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.243     2.058    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.843%)  route 0.248ns (60.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.623     1.761    tangerineSOCInst/usbHostInst/clk100
    SLICE_X8Y134         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y134         FDRE (Prop_fdre_C_Q)         0.164     1.925 r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[16]/Q
                         net (fo=1, routed)           0.248     2.173    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[16]
    RAMB18_X0Y52         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.932     2.329    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y52         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.514     1.815    
    RAMB18_X0Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     2.111    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.039%)  route 0.256ns (60.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.625     1.763    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X8Y138         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y138         FDCE (Prop_fdce_C_Q)         0.164     1.927 r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[1]/Q
                         net (fo=1, routed)           0.256     2.183    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X0Y28         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.940     2.337    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y28         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.514     1.823    
    RAMB36_X0Y28         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     2.119    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (32.950%)  route 0.260ns (67.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.654     1.792    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y143         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y143         FDCE (Prop_fdce_C_Q)         0.128     1.920 r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[30]/Q
                         net (fo=1, routed)           0.260     2.181    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[30]
    RAMB36_X0Y28         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.940     2.337    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y28         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.492     1.845    
    RAMB36_X0Y28         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                      0.242     2.087    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.850%)  route 0.316ns (69.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.651     1.789    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y137         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y137         FDCE (Prop_fdce_C_Q)         0.141     1.930 r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[8]/Q
                         net (fo=1, routed)           0.316     2.246    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X0Y28         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.940     2.337    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y28         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.492     1.845    
    RAMB36_X0Y28         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     2.141    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxBuffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.650%)  route 0.215ns (60.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.688     1.827    tangerineSOCInst/UARTInst/clk100
    SLICE_X25Y95         FDRE                                         r  tangerineSOCInst/UARTInst/rxBuffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y95         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  tangerineSOCInst/UARTInst/rxBuffer_reg[7]/Q
                         net (fo=2, routed)           0.215     2.182    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB18_X1Y38         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.008     2.405    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y38         RAMB18E1                                     r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.496     1.909    
    RAMB18_X1Y38         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     2.064    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.621     1.759    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y132        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y132        FDRE (Prop_fdre_C_Q)         0.141     1.900 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.056     1.956    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext[0]
    SLICE_X15Y132        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.891     2.288    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X15Y132        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.528     1.759    
    SLICE_X15Y132        FDRE (Hold_fdre_C_D)         0.078     1.837    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.692     1.831    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X17Y91         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y91         FDRE (Prop_fdre_C_Q)         0.141     1.972 r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     2.028    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X17Y91         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.968     2.365    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X17Y91         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.534     1.831    
    SLICE_X17Y91         FDRE (Hold_fdre_C_D)         0.075     1.906    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y38     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y38     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y28     tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y52     tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y52     tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_wiz_0Inst/inst/clkout6_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT5  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X8Y123     sdramD_IOBUF[31]_inst_i_1/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X5Y103     tangerineSOCInst/gpoRegister_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y97      tangerineSOCInst/gpoRegister_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y92     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y92     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y132    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y132    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y148    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y148    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y132    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y132    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y123     sdramD_IOBUF[31]_inst_i_1/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y123     sdramD_IOBUF[31]_inst_i_1/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y92     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y92     tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y132    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y132    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y148    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y148    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y132    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y132    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y123     sdramD_IOBUF[31]_inst_i_1/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X8Y123     sdramD_IOBUF[31]_inst_i_1/C



---------------------------------------------------------------------------------------------------
From Clock:  clk100ps_clk_wiz_0
  To Clock:  clk100ps_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100ps_clk_wiz_0
Waveform(ns):       { 5.750 10.750 }
Period(ns):         10.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_0Inst/inst/clkout7_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  clk125_clk_wiz_0
  To Clock:  clk125_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.704ns (19.460%)  route 2.914ns (80.540%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 13.578 - 8.000 ) 
    Source Clock Delay      (SCD):    5.881ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.826     5.881    dvidInst/clk125
    SLICE_X0Y170         FDRE                                         r  dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDRE (Prop_fdre_C_Q)         0.456     6.337 r  dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.828     7.165    dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X0Y170         LUT6 (Prop_lut6_I3_O)        0.124     7.289 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.303     7.592    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X0Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.716 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.783     9.498    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X5Y152         FDRE                                         r  dvidInst/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.722    13.578    dvidInst/clk125
    SLICE_X5Y152         FDRE                                         r  dvidInst/shift_green_reg[8]/C
                         clock pessimism              0.277    13.855    
                         clock uncertainty           -0.082    13.772    
    SLICE_X5Y152         FDRE (Setup_fdre_C_R)       -0.429    13.343    dvidInst/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         13.343    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  3.845    

Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.704ns (19.460%)  route 2.914ns (80.540%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 13.578 - 8.000 ) 
    Source Clock Delay      (SCD):    5.881ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.826     5.881    dvidInst/clk125
    SLICE_X0Y170         FDRE                                         r  dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDRE (Prop_fdre_C_Q)         0.456     6.337 r  dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.828     7.165    dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X0Y170         LUT6 (Prop_lut6_I3_O)        0.124     7.289 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.303     7.592    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X0Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.716 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.783     9.498    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X5Y152         FDRE                                         r  dvidInst/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.722    13.578    dvidInst/clk125
    SLICE_X5Y152         FDRE                                         r  dvidInst/shift_green_reg[9]/C
                         clock pessimism              0.277    13.855    
                         clock uncertainty           -0.082    13.772    
    SLICE_X5Y152         FDRE (Setup_fdre_C_R)       -0.429    13.343    dvidInst/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         13.343    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  3.845    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.704ns (20.499%)  route 2.730ns (79.501%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.590ns = ( 13.590 - 8.000 ) 
    Source Clock Delay      (SCD):    5.881ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.826     5.881    dvidInst/clk125
    SLICE_X0Y170         FDRE                                         r  dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDRE (Prop_fdre_C_Q)         0.456     6.337 r  dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.828     7.165    dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X0Y170         LUT6 (Prop_lut6_I3_O)        0.124     7.289 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.303     7.592    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X0Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.716 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.599     9.315    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X2Y148         FDRE                                         r  dvidInst/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.733    13.590    dvidInst/clk125
    SLICE_X2Y148         FDRE                                         r  dvidInst/shift_blue_reg[8]/C
                         clock pessimism              0.198    13.788    
                         clock uncertainty           -0.082    13.706    
    SLICE_X2Y148         FDRE (Setup_fdre_C_R)       -0.524    13.182    dvidInst/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         13.182    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.704ns (20.499%)  route 2.730ns (79.501%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.590ns = ( 13.590 - 8.000 ) 
    Source Clock Delay      (SCD):    5.881ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.826     5.881    dvidInst/clk125
    SLICE_X0Y170         FDRE                                         r  dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDRE (Prop_fdre_C_Q)         0.456     6.337 r  dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.828     7.165    dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X0Y170         LUT6 (Prop_lut6_I3_O)        0.124     7.289 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.303     7.592    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X0Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.716 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.599     9.315    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X2Y148         FDRE                                         r  dvidInst/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.733    13.590    dvidInst/clk125
    SLICE_X2Y148         FDRE                                         r  dvidInst/shift_blue_reg[9]/C
                         clock pessimism              0.198    13.788    
                         clock uncertainty           -0.082    13.706    
    SLICE_X2Y148         FDRE (Setup_fdre_C_R)       -0.524    13.182    dvidInst/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         13.182    
                         arrival time                          -9.315    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.828ns (21.302%)  route 3.059ns (78.698%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.590ns = ( 13.590 - 8.000 ) 
    Source Clock Delay      (SCD):    5.881ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.826     5.881    dvidInst/clk125
    SLICE_X0Y170         FDRE                                         r  dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDRE (Prop_fdre_C_Q)         0.456     6.337 r  dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.828     7.165    dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X0Y170         LUT6 (Prop_lut6_I3_O)        0.124     7.289 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.303     7.592    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X0Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.716 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.928     9.643    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X1Y148         LUT3 (Prop_lut3_I1_O)        0.124     9.767 r  dvidInst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     9.767    dvidInst/shift_blue_0[6]
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.733    13.590    dvidInst/clk125
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[6]/C
                         clock pessimism              0.198    13.788    
                         clock uncertainty           -0.082    13.706    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)        0.032    13.738    dvidInst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         13.738    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.828ns (21.318%)  route 3.056ns (78.682%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.590ns = ( 13.590 - 8.000 ) 
    Source Clock Delay      (SCD):    5.881ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.826     5.881    dvidInst/clk125
    SLICE_X0Y170         FDRE                                         r  dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDRE (Prop_fdre_C_Q)         0.456     6.337 r  dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.828     7.165    dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X0Y170         LUT6 (Prop_lut6_I3_O)        0.124     7.289 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.303     7.592    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X0Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.716 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.925     9.641    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X1Y148         LUT3 (Prop_lut3_I1_O)        0.124     9.765 r  dvidInst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     9.765    dvidInst/shift_blue_0[4]
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.733    13.590    dvidInst/clk125
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[4]/C
                         clock pessimism              0.198    13.788    
                         clock uncertainty           -0.082    13.706    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)        0.031    13.737    dvidInst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         13.737    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.828ns (21.319%)  route 3.056ns (78.681%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.590ns = ( 13.590 - 8.000 ) 
    Source Clock Delay      (SCD):    5.881ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.826     5.881    dvidInst/clk125
    SLICE_X0Y170         FDRE                                         r  dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDRE (Prop_fdre_C_Q)         0.456     6.337 r  dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.828     7.165    dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X0Y170         LUT6 (Prop_lut6_I3_O)        0.124     7.289 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.303     7.592    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X0Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.716 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.925     9.640    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X1Y148         LUT3 (Prop_lut3_I1_O)        0.124     9.764 r  dvidInst/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     9.764    dvidInst/shift_blue_0[2]
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.733    13.590    dvidInst/clk125
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[2]/C
                         clock pessimism              0.198    13.788    
                         clock uncertainty           -0.082    13.706    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)        0.031    13.737    dvidInst/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         13.737    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.986ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 0.858ns (21.921%)  route 3.056ns (78.079%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.590ns = ( 13.590 - 8.000 ) 
    Source Clock Delay      (SCD):    5.881ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.826     5.881    dvidInst/clk125
    SLICE_X0Y170         FDRE                                         r  dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDRE (Prop_fdre_C_Q)         0.456     6.337 r  dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.828     7.165    dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X0Y170         LUT6 (Prop_lut6_I3_O)        0.124     7.289 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.303     7.592    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X0Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.716 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.925     9.641    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X1Y148         LUT3 (Prop_lut3_I1_O)        0.154     9.795 r  dvidInst/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     9.795    dvidInst/shift_blue_0[5]
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.733    13.590    dvidInst/clk125
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[5]/C
                         clock pessimism              0.198    13.788    
                         clock uncertainty           -0.082    13.706    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)        0.075    13.781    dvidInst/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  3.986    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.854ns (21.825%)  route 3.059ns (78.175%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.590ns = ( 13.590 - 8.000 ) 
    Source Clock Delay      (SCD):    5.881ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.826     5.881    dvidInst/clk125
    SLICE_X0Y170         FDRE                                         r  dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDRE (Prop_fdre_C_Q)         0.456     6.337 r  dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.828     7.165    dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X0Y170         LUT6 (Prop_lut6_I3_O)        0.124     7.289 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.303     7.592    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X0Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.716 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.928     9.643    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X1Y148         LUT3 (Prop_lut3_I1_O)        0.150     9.793 r  dvidInst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     9.793    dvidInst/shift_blue_0[7]
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.733    13.590    dvidInst/clk125
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[7]/C
                         clock pessimism              0.198    13.788    
                         clock uncertainty           -0.082    13.706    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)        0.075    13.781    dvidInst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.912ns  (logic 0.856ns (21.882%)  route 3.056ns (78.118%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.590ns = ( 13.590 - 8.000 ) 
    Source Clock Delay      (SCD):    5.881ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.826     5.881    dvidInst/clk125
    SLICE_X0Y170         FDRE                                         r  dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDRE (Prop_fdre_C_Q)         0.456     6.337 r  dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.828     7.165    dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X0Y170         LUT6 (Prop_lut6_I3_O)        0.124     7.289 r  dvidInst/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.303     7.592    dvidInst/shift_red[9]_i_2_n_0
    SLICE_X0Y169         LUT5 (Prop_lut5_I0_O)        0.124     7.716 r  dvidInst/shift_red[9]_i_1/O
                         net (fo=30, routed)          1.925     9.640    dvidInst/shift_red[9]_i_1_n_0
    SLICE_X1Y148         LUT3 (Prop_lut3_I1_O)        0.152     9.792 r  dvidInst/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     9.792    dvidInst/shift_blue_0[3]
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.733    13.590    dvidInst/clk125
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[3]/C
                         clock pessimism              0.198    13.788    
                         clock uncertainty           -0.082    13.706    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)        0.075    13.781    dvidInst/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  3.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dvidInst/shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.653     1.791    dvidInst/clk125
    SLICE_X5Y152         FDRE                                         r  dvidInst/shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y152         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  dvidInst/shift_green_reg[8]/Q
                         net (fo=1, routed)           0.097     2.029    dvidInst/shift_green[8]
    SLICE_X4Y152         LUT3 (Prop_lut3_I0_O)        0.045     2.074 r  dvidInst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     2.074    dvidInst/shift_green_1[6]
    SLICE_X4Y152         FDRE                                         r  dvidInst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.927     2.324    dvidInst/clk125
    SLICE_X4Y152         FDRE                                         r  dvidInst/shift_green_reg[6]/C
                         clock pessimism             -0.519     1.804    
    SLICE_X4Y152         FDRE (Hold_fdre_C_D)         0.091     1.895    dvidInst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.619%)  route 0.127ns (47.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    SLICE_X0Y170         FDRE                                         r  dvidInst/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDRE (Prop_fdre_C_Q)         0.141     1.923 r  dvidInst/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.127     2.050    dvidInst/shift_clock_reg_n_0_[7]
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.916     2.314    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[5]/C
                         clock pessimism             -0.516     1.797    
    SLICE_X0Y169         FDRE (Hold_fdre_C_D)         0.070     1.867    dvidInst/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.234%)  route 0.124ns (46.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    SLICE_X0Y170         FDRE                                         r  dvidInst/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDRE (Prop_fdre_C_Q)         0.141     1.923 r  dvidInst/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.124     2.047    dvidInst/shift_clock_reg_n_0_[9]
    SLICE_X0Y170         FDRE                                         r  dvidInst/shift_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.915     2.313    dvidInst/clk125
    SLICE_X0Y170         FDRE                                         r  dvidInst/shift_clock_reg[7]/C
                         clock pessimism             -0.530     1.782    
    SLICE_X0Y170         FDRE (Hold_fdre_C_D)         0.066     1.848    dvidInst/shift_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.837%)  route 0.136ns (49.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    SLICE_X0Y170         FDRE                                         r  dvidInst/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDRE (Prop_fdre_C_Q)         0.141     1.923 r  dvidInst/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.136     2.060    dvidInst/shift_clock_reg_n_0_[8]
    SLICE_X0Y170         FDRE                                         r  dvidInst/shift_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.915     2.313    dvidInst/clk125
    SLICE_X0Y170         FDRE                                         r  dvidInst/shift_clock_reg[6]/C
                         clock pessimism             -0.530     1.782    
    SLICE_X0Y170         FDRE (Hold_fdre_C_D)         0.070     1.852    dvidInst/shift_clock_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.656     1.794    dvidInst/clk125
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDRE (Prop_fdre_C_Q)         0.128     1.922 r  dvidInst/shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.086     2.008    dvidInst/shift_blue[5]
    SLICE_X1Y148         LUT3 (Prop_lut3_I0_O)        0.102     2.110 r  dvidInst/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     2.110    dvidInst/shift_blue_0[3]
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.930     2.327    dvidInst/clk125
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[3]/C
                         clock pessimism             -0.532     1.794    
    SLICE_X1Y148         FDRE (Hold_fdre_C_D)         0.107     1.901    dvidInst/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 dvidInst/shift_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.652     1.790    dvidInst/clk125
    SLICE_X5Y153         FDRE                                         r  dvidInst/shift_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y153         FDRE (Prop_fdre_C_Q)         0.141     1.931 r  dvidInst/shift_green_reg[2]/Q
                         net (fo=1, routed)           0.142     2.074    dvidInst/shift_green[2]
    SLICE_X5Y153         LUT3 (Prop_lut3_I0_O)        0.045     2.119 r  dvidInst/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     2.119    dvidInst/shift_green_1[0]
    SLICE_X5Y153         FDRE                                         r  dvidInst/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.926     2.323    dvidInst/clk125
    SLICE_X5Y153         FDRE                                         r  dvidInst/shift_green_reg[0]/C
                         clock pessimism             -0.532     1.790    
    SLICE_X5Y153         FDRE (Hold_fdre_C_D)         0.091     1.881    dvidInst/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    SLICE_X0Y170         FDRE                                         r  dvidInst/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y170         FDRE (Prop_fdre_C_Q)         0.141     1.923 r  dvidInst/shift_clock_reg[6]/Q
                         net (fo=2, routed)           0.185     2.108    dvidInst/shift_clock_reg_n_0_[6]
    SLICE_X1Y170         FDRE                                         r  dvidInst/shift_clock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.915     2.313    dvidInst/clk125
    SLICE_X1Y170         FDRE                                         r  dvidInst/shift_clock_reg[4]/C
                         clock pessimism             -0.517     1.795    
    SLICE_X1Y170         FDRE (Hold_fdre_C_D)         0.070     1.865    dvidInst/shift_clock_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dvidInst/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_clock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.038%)  route 0.194ns (57.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    1.783ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.645     1.783    dvidInst/clk125
    SLICE_X0Y169         FDRE                                         r  dvidInst/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y169         FDRE (Prop_fdre_C_Q)         0.141     1.924 r  dvidInst/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.194     2.119    dvidInst/shift_clock[1]
    SLICE_X0Y170         FDRE                                         r  dvidInst/shift_clock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.915     2.313    dvidInst/clk125
    SLICE_X0Y170         FDRE                                         r  dvidInst/shift_clock_reg[9]/C
                         clock pessimism             -0.516     1.796    
    SLICE_X0Y170         FDRE (Hold_fdre_C_D)         0.072     1.868    dvidInst/shift_clock_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dvidInst/shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.897%)  route 0.159ns (46.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.656     1.794    dvidInst/clk125
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y148         FDRE (Prop_fdre_C_Q)         0.141     1.935 r  dvidInst/shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.159     2.094    dvidInst/shift_blue[6]
    SLICE_X1Y148         LUT3 (Prop_lut3_I0_O)        0.045     2.139 r  dvidInst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     2.139    dvidInst/shift_blue_0[4]
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.930     2.327    dvidInst/clk125
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[4]/C
                         clock pessimism             -0.532     1.794    
    SLICE_X1Y148         FDRE (Hold_fdre_C_D)         0.092     1.886    dvidInst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dvidInst/shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dvidInst/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk125_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.897%)  route 0.159ns (46.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.652     1.790    dvidInst/clk125
    SLICE_X1Y157         FDRE                                         r  dvidInst/shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y157         FDRE (Prop_fdre_C_Q)         0.141     1.931 r  dvidInst/shift_red_reg[6]/Q
                         net (fo=1, routed)           0.159     2.090    dvidInst/data1[4]
    SLICE_X1Y157         LUT3 (Prop_lut3_I0_O)        0.045     2.135 r  dvidInst/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     2.135    dvidInst/shift_red[4]
    SLICE_X1Y157         FDRE                                         r  dvidInst/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.926     2.323    dvidInst/clk125
    SLICE_X1Y157         FDRE                                         r  dvidInst/shift_red_reg[4]/C
                         clock pessimism             -0.532     1.790    
    SLICE_X1Y157         FDRE (Hold_fdre_C_D)         0.092     1.882    dvidInst/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    clk_wiz_0Inst/inst/clkout3_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y166    dvidInst/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y170    dvidInst/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y156    dvidInst/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X0Y160    dvidInst/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y148     dvidInst/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y148     dvidInst/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y148     dvidInst/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X1Y148     dvidInst/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y148     dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y148     dvidInst/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y148     dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y148     dvidInst/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y148     dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y148     dvidInst/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y148     dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y148     dvidInst/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y148     dvidInst/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y148     dvidInst/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y148     dvidInst/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y148     dvidInst/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y148     dvidInst/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y148     dvidInst/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y148     dvidInst/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y148     dvidInst/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y148     dvidInst/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y148     dvidInst/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y148     dvidInst/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X1Y148     dvidInst/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_1
  To Clock:  clk12_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       75.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.081ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.849ns  (logic 3.062ns (39.009%)  route 4.787ns (60.991%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 88.840 - 83.333 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.812     5.866    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X1Y58         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.320 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[0]
                         net (fo=32, routed)          2.189    10.509    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[0]
    SLICE_X17Y148        LUT5 (Prop_lut5_I3_O)        0.152    10.661 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/timing[2]_i_2/O
                         net (fo=11, routed)          0.816    11.477    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_0
    SLICE_X17Y145        LUT6 (Prop_lut6_I2_O)        0.332    11.809 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8/O
                         net (fo=1, routed)           0.813    12.623    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8_n_0
    SLICE_X16Y147        LUT6 (Prop_lut6_I5_O)        0.124    12.747 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1/O
                         net (fo=11, routed)          0.969    13.716    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_10
    SLICE_X21Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.650    88.840    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X21Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/C
                         clock pessimism              0.278    89.118    
                         clock uncertainty           -0.117    89.001    
    SLICE_X21Y145        FDRE (Setup_fdre_C_CE)      -0.205    88.796    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         88.796    
                         arrival time                         -13.716    
  -------------------------------------------------------------------
                         slack                                 75.081    

Slack (MET) :             75.081ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.849ns  (logic 3.062ns (39.009%)  route 4.787ns (60.991%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 88.840 - 83.333 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.812     5.866    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X1Y58         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.320 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[0]
                         net (fo=32, routed)          2.189    10.509    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[0]
    SLICE_X17Y148        LUT5 (Prop_lut5_I3_O)        0.152    10.661 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/timing[2]_i_2/O
                         net (fo=11, routed)          0.816    11.477    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_0
    SLICE_X17Y145        LUT6 (Prop_lut6_I2_O)        0.332    11.809 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8/O
                         net (fo=1, routed)           0.813    12.623    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8_n_0
    SLICE_X16Y147        LUT6 (Prop_lut6_I5_O)        0.124    12.747 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1/O
                         net (fo=11, routed)          0.969    13.716    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_10
    SLICE_X21Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.650    88.840    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X21Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]/C
                         clock pessimism              0.278    89.118    
                         clock uncertainty           -0.117    89.001    
    SLICE_X21Y145        FDRE (Setup_fdre_C_CE)      -0.205    88.796    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         88.796    
                         arrival time                         -13.716    
  -------------------------------------------------------------------
                         slack                                 75.081    

Slack (MET) :             75.110ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_3_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.935ns  (logic 3.062ns (38.586%)  route 4.873ns (61.414%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.505ns = ( 88.838 - 83.333 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.812     5.866    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X1Y58         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.320 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[0]
                         net (fo=32, routed)          2.189    10.509    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[0]
    SLICE_X17Y148        LUT5 (Prop_lut5_I3_O)        0.152    10.661 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/timing[2]_i_2/O
                         net (fo=11, routed)          0.816    11.477    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_0
    SLICE_X17Y145        LUT6 (Prop_lut6_I2_O)        0.332    11.809 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8/O
                         net (fo=1, routed)           0.813    12.623    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8_n_0
    SLICE_X16Y147        LUT6 (Prop_lut6_I5_O)        0.124    12.747 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1/O
                         net (fo=11, routed)          1.055    13.802    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/E[0]
    SLICE_X23Y146        FDCE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_3_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.648    88.838    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    SLICE_X23Y146        FDCE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_3_cooolDelFlop/C
                         clock pessimism              0.293    89.131    
                         clock uncertainty           -0.117    89.014    
    SLICE_X23Y146        FDCE (Setup_fdce_C_D)       -0.103    88.911    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_3_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         88.911    
                         arrival time                         -13.802    
  -------------------------------------------------------------------
                         slack                                 75.110    

Slack (MET) :             75.144ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 3.062ns (39.079%)  route 4.773ns (60.921%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.505ns = ( 88.838 - 83.333 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.812     5.866    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X1Y58         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.320 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[0]
                         net (fo=32, routed)          2.189    10.509    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[0]
    SLICE_X17Y148        LUT5 (Prop_lut5_I3_O)        0.152    10.661 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/timing[2]_i_2/O
                         net (fo=11, routed)          0.816    11.477    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_0
    SLICE_X17Y145        LUT6 (Prop_lut6_I2_O)        0.332    11.809 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8/O
                         net (fo=1, routed)           0.813    12.623    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8_n_0
    SLICE_X16Y147        LUT6 (Prop_lut6_I5_O)        0.124    12.747 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1/O
                         net (fo=11, routed)          0.955    13.702    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_10
    SLICE_X22Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.648    88.838    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X22Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]/C
                         clock pessimism              0.293    89.131    
                         clock uncertainty           -0.117    89.014    
    SLICE_X22Y144        FDRE (Setup_fdre_C_CE)      -0.169    88.845    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         88.845    
                         arrival time                         -13.702    
  -------------------------------------------------------------------
                         slack                                 75.144    

Slack (MET) :             75.144ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 3.062ns (39.079%)  route 4.773ns (60.921%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.505ns = ( 88.838 - 83.333 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.812     5.866    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X1Y58         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.320 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[0]
                         net (fo=32, routed)          2.189    10.509    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[0]
    SLICE_X17Y148        LUT5 (Prop_lut5_I3_O)        0.152    10.661 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/timing[2]_i_2/O
                         net (fo=11, routed)          0.816    11.477    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_0
    SLICE_X17Y145        LUT6 (Prop_lut6_I2_O)        0.332    11.809 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8/O
                         net (fo=1, routed)           0.813    12.623    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8_n_0
    SLICE_X16Y147        LUT6 (Prop_lut6_I5_O)        0.124    12.747 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1/O
                         net (fo=11, routed)          0.955    13.702    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_10
    SLICE_X22Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.648    88.838    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X22Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[1]/C
                         clock pessimism              0.293    89.131    
                         clock uncertainty           -0.117    89.014    
    SLICE_X22Y144        FDRE (Setup_fdre_C_CE)      -0.169    88.845    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         88.845    
                         arrival time                         -13.702    
  -------------------------------------------------------------------
                         slack                                 75.144    

Slack (MET) :             75.144ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 3.062ns (39.079%)  route 4.773ns (60.921%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.505ns = ( 88.838 - 83.333 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.812     5.866    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X1Y58         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.320 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[0]
                         net (fo=32, routed)          2.189    10.509    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[0]
    SLICE_X17Y148        LUT5 (Prop_lut5_I3_O)        0.152    10.661 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/timing[2]_i_2/O
                         net (fo=11, routed)          0.816    11.477    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_0
    SLICE_X17Y145        LUT6 (Prop_lut6_I2_O)        0.332    11.809 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8/O
                         net (fo=1, routed)           0.813    12.623    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8_n_0
    SLICE_X16Y147        LUT6 (Prop_lut6_I5_O)        0.124    12.747 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1/O
                         net (fo=11, routed)          0.955    13.702    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_10
    SLICE_X22Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.648    88.838    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X22Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[2]/C
                         clock pessimism              0.293    89.131    
                         clock uncertainty           -0.117    89.014    
    SLICE_X22Y144        FDRE (Setup_fdre_C_CE)      -0.169    88.845    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         88.845    
                         arrival time                         -13.702    
  -------------------------------------------------------------------
                         slack                                 75.144    

Slack (MET) :             75.144ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 3.062ns (39.079%)  route 4.773ns (60.921%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.505ns = ( 88.838 - 83.333 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.812     5.866    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X1Y58         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     8.320 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[0]
                         net (fo=32, routed)          2.189    10.509    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[0]
    SLICE_X17Y148        LUT5 (Prop_lut5_I3_O)        0.152    10.661 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/timing[2]_i_2/O
                         net (fo=11, routed)          0.816    11.477    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_0
    SLICE_X17Y145        LUT6 (Prop_lut6_I2_O)        0.332    11.809 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8/O
                         net (fo=1, routed)           0.813    12.623    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_8_n_0
    SLICE_X16Y147        LUT6 (Prop_lut6_I5_O)        0.124    12.747 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[9]_i_1/O
                         net (fo=11, routed)          0.955    13.702    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_10
    SLICE_X22Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.648    88.838    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X22Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[3]/C
                         clock pessimism              0.293    89.131    
                         clock uncertainty           -0.117    89.014    
    SLICE_X22Y144        FDRE (Setup_fdre_C_CE)      -0.169    88.845    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         88.845    
                         arrival time                         -13.702    
  -------------------------------------------------------------------
                         slack                                 75.144    

Slack (MET) :             75.199ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.769ns  (logic 3.058ns (39.360%)  route 4.711ns (60.640%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns = ( 88.842 - 83.333 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.812     5.866    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X1Y58         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     8.320 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[1]
                         net (fo=36, routed)          2.043    10.364    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[1]
    SLICE_X17Y149        LUT4 (Prop_lut4_I1_O)        0.153    10.517 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/wk[7]_i_6/O
                         net (fo=2, routed)           0.823    11.340    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/wk[7]_i_6_n_0
    SLICE_X17Y147        LUT5 (Prop_lut5_I3_O)        0.327    11.667 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/nrzrxct[2]_i_2/O
                         net (fo=15, routed)          1.372    13.038    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_1
    SLICE_X12Y144        LUT5 (Prop_lut5_I1_O)        0.124    13.162 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data[7]_i_1/O
                         net (fo=8, routed)           0.473    13.636    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_0
    SLICE_X12Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.652    88.842    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X12Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[0]/C
                         clock pessimism              0.278    89.120    
                         clock uncertainty           -0.117    89.003    
    SLICE_X12Y142        FDRE (Setup_fdre_C_CE)      -0.169    88.834    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[0]
  -------------------------------------------------------------------
                         required time                         88.834    
                         arrival time                         -13.636    
  -------------------------------------------------------------------
                         slack                                 75.199    

Slack (MET) :             75.199ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.769ns  (logic 3.058ns (39.360%)  route 4.711ns (60.640%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns = ( 88.842 - 83.333 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.812     5.866    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X1Y58         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     8.320 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[1]
                         net (fo=36, routed)          2.043    10.364    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[1]
    SLICE_X17Y149        LUT4 (Prop_lut4_I1_O)        0.153    10.517 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/wk[7]_i_6/O
                         net (fo=2, routed)           0.823    11.340    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/wk[7]_i_6_n_0
    SLICE_X17Y147        LUT5 (Prop_lut5_I3_O)        0.327    11.667 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/nrzrxct[2]_i_2/O
                         net (fo=15, routed)          1.372    13.038    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_1
    SLICE_X12Y144        LUT5 (Prop_lut5_I1_O)        0.124    13.162 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data[7]_i_1/O
                         net (fo=8, routed)           0.473    13.636    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_0
    SLICE_X12Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.652    88.842    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X12Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[1]/C
                         clock pessimism              0.278    89.120    
                         clock uncertainty           -0.117    89.003    
    SLICE_X12Y142        FDRE (Setup_fdre_C_CE)      -0.169    88.834    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[1]
  -------------------------------------------------------------------
                         required time                         88.834    
                         arrival time                         -13.636    
  -------------------------------------------------------------------
                         slack                                 75.199    

Slack (MET) :             75.199ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk12_clk_wiz_1 rise@83.333ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.769ns  (logic 3.058ns (39.360%)  route 4.711ns (60.640%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns = ( 88.842 - 83.333 ) 
    Source Clock Delay      (SCD):    5.866ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.812     5.866    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X1Y58         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y58         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     8.320 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/DOADO[1]
                         net (fo=36, routed)          2.043    10.364    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/DOADO[1]
    SLICE_X17Y149        LUT4 (Prop_lut4_I1_O)        0.153    10.517 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/wk[7]_i_6/O
                         net (fo=2, routed)           0.823    11.340    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/wk[7]_i_6_n_0
    SLICE_X17Y147        LUT5 (Prop_lut5_I3_O)        0.327    11.667 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/nrzrxct[2]_i_2/O
                         net (fo=15, routed)          1.372    13.038    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_1
    SLICE_X12Y144        LUT5 (Prop_lut5_I1_O)        0.124    13.162 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data[7]_i_1/O
                         net (fo=8, routed)           0.473    13.636    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_0
    SLICE_X12Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                     83.333    83.333 r  
    U22                                               0.000    83.333 r  sysClk50 (IN)
                         net (fo=0)                   0.000    83.333    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    84.765 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    87.099    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972    89.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    84.525 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    87.099    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    87.190 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.652    88.842    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X12Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[2]/C
                         clock pessimism              0.278    89.120    
                         clock uncertainty           -0.117    89.003    
    SLICE_X12Y142        FDRE (Setup_fdre_C_CE)      -0.169    88.834    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[2]
  -------------------------------------------------------------------
                         required time                         88.834    
                         arrival time                         -13.636    
  -------------------------------------------------------------------
                         slack                                 75.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.718%)  route 0.161ns (53.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.625     1.763    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X23Y147        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y147        FDRE (Prop_fdre_C_Q)         0.141     1.904 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[6]/Q
                         net (fo=3, routed)           0.161     2.065    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/Q[6]
    RAMB18_X1Y58         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.939     2.336    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X1Y58         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                         clock pessimism             -0.514     1.822    
    RAMB18_X1Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.005    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.935%)  route 0.231ns (62.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.624     1.762    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X21Y146        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y146        FDRE (Prop_fdre_C_Q)         0.141     1.903 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[8]/Q
                         net (fo=3, routed)           0.231     2.134    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/Q[8]
    RAMB18_X1Y58         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.939     2.336    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X1Y58         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                         clock pessimism             -0.492     1.844    
    RAMB18_X1Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     2.027    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.932%)  route 0.238ns (65.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.624     1.762    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X21Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y145        FDRE (Prop_fdre_C_Q)         0.128     1.890 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[5]/Q
                         net (fo=3, routed)           0.238     2.129    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/Q[5]
    RAMB18_X1Y58         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.939     2.336    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X1Y58         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                         clock pessimism             -0.492     1.844    
    RAMB18_X1Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.129     1.973    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.688%)  route 0.290ns (67.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.624     1.762    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X21Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y145        FDRE (Prop_fdre_C_Q)         0.141     1.903 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[4]/Q
                         net (fo=3, routed)           0.290     2.194    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/Q[4]
    RAMB18_X1Y58         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.939     2.336    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X1Y58         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                         clock pessimism             -0.492     1.844    
    RAMB18_X1Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.027    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wpc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.209ns (65.482%)  route 0.110ns (34.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.624     1.762    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X22Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wpc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y145        FDRE (Prop_fdre_C_Q)         0.164     1.926 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wpc_reg[1]/Q
                         net (fo=1, routed)           0.110     2.036    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[9]_0[1]
    SLICE_X22Y144        LUT4 (Prop_lut4_I2_O)        0.045     2.081 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[1]_i_1/O
                         net (fo=1, routed)           0.000     2.081    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_42
    SLICE_X22Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.896     2.293    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X22Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[1]/C
                         clock pessimism             -0.514     1.778    
    SLICE_X22Y144        FDRE (Hold_fdre_C_D)         0.121     1.899    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_3_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.220%)  route 0.201ns (58.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.624     1.762    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    SLICE_X23Y146        FDCE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_3_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y146        FDCE (Prop_fdce_C_Q)         0.141     1.903 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_gate_3_cooolDelFlop/Q
                         net (fo=1, routed)           0.201     2.104    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg_cooolgate_en_sig_2
    RAMB18_X1Y58         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.939     2.336    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/CLK
    RAMB18_X1Y58         RAMB18E1                                     r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
                         clock pessimism             -0.514     1.822    
    RAMB18_X1Y58         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.918    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/data_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.666%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.623     1.761    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X17Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/data_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y139        FDRE (Prop_fdre_C_Q)         0.128     1.889 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/data_rdy_r_reg/Q
                         net (fo=1, routed)           0.054     1.944    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_rdy_r
    SLICE_X17Y139        LUT4 (Prop_lut4_I1_O)        0.099     2.043 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/reportPulse_i_1/O
                         net (fo=1, routed)           0.000     2.043    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse0
    SLICE_X17Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.896     2.293    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X17Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/C
                         clock pessimism             -0.531     1.761    
    SLICE_X17Y139        FDRE (Hold_fdre_C_D)         0.091     1.852    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wpc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.851%)  route 0.141ns (43.149%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.624     1.762    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X23Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wpc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y145        FDRE (Prop_fdre_C_Q)         0.141     1.903 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/wpc_reg[0]/Q
                         net (fo=1, routed)           0.141     2.044    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc_reg[9]_0[0]
    SLICE_X22Y144        LUT4 (Prop_lut4_I0_O)        0.045     2.089 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     2.089    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom_n_43
    SLICE_X22Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.896     2.293    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X22Y144        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]/C
                         clock pessimism             -0.514     1.778    
    SLICE_X22Y144        FDRE (Hold_fdre_C_D)         0.120     1.898    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.658%)  route 0.120ns (42.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.626     1.764    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X12Y141        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y141        FDRE (Prop_fdre_C_Q)         0.164     1.928 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[4]/Q
                         net (fo=12, routed)          0.120     2.049    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukpdat[4]
    SLICE_X15Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.898     2.295    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X15Y140        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[2][4]/C
                         clock pessimism             -0.514     1.780    
    SLICE_X15Y140        FDRE (Hold_fdre_C_D)         0.072     1.852    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_clk_wiz_1 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.626     1.764    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X12Y142        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y142        FDRE (Prop_fdre_C_Q)         0.164     1.928 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data_reg[0]/Q
                         net (fo=1, routed)           0.112     2.040    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/data[0]
    SLICE_X12Y143        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.899     2.296    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X12Y143        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[0]/C
                         clock pessimism             -0.514     1.781    
    SLICE_X12Y143        FDRE (Hold_fdre_C_D)         0.059     1.840    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukpdat_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12_clk_wiz_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.333      80.757     RAMB18_X1Y58     tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ukprom/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y6    clk_wiz_1Inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X18Y141    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X14Y142    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X14Y137    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X14Y140    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X14Y137    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X13Y140    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X14Y140    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X18Y141    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X18Y141    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X14Y142    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X14Y142    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X14Y137    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X14Y137    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X14Y140    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X14Y140    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X14Y137    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X14Y137    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X18Y141    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X18Y141    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/connected_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X14Y142    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X14Y142    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X14Y137    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X14Y137    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X14Y140    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X14Y140    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X14Y137    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X14Y137    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/dat_reg[0][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.430ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.430ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.414ns  (logic 2.454ns (71.879%)  route 0.960ns (28.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 45.587 - 40.000 ) 
    Source Clock Delay      (SCD):    5.868ns = ( 25.868 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.814    25.868    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    28.322 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           0.960    29.282    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[4]
    SLICE_X7Y141         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.730    45.587    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X7Y141         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[4]/C
                         clock pessimism              0.278    45.865    
                         clock uncertainty           -0.105    45.760    
    SLICE_X7Y141         FDRE (Setup_fdre_C_D)       -0.047    45.713    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[4]
  -------------------------------------------------------------------
                         required time                         45.713    
                         arrival time                         -29.282    
  -------------------------------------------------------------------
                         slack                                 16.430    

Slack (MET) :             16.480ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.302ns  (logic 2.454ns (74.326%)  route 0.848ns (25.674%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 45.508 - 40.000 ) 
    Source Clock Delay      (SCD):    5.868ns = ( 25.868 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.814    25.868    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454    28.322 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[16]
                         net (fo=1, routed)           0.848    29.170    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[16]
    SLICE_X8Y141         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.651    45.508    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y141         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[16]/C
                         clock pessimism              0.292    45.800    
                         clock uncertainty           -0.105    45.695    
    SLICE_X8Y141         FDRE (Setup_fdre_C_D)       -0.045    45.650    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[16]
  -------------------------------------------------------------------
                         required time                         45.650    
                         arrival time                         -29.170    
  -------------------------------------------------------------------
                         slack                                 16.480    

Slack (MET) :             16.480ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.381ns  (logic 2.454ns (72.580%)  route 0.927ns (27.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 45.587 - 40.000 ) 
    Source Clock Delay      (SCD):    5.868ns = ( 25.868 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.814    25.868    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[25])
                                                      2.454    28.322 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[25]
                         net (fo=1, routed)           0.927    29.250    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[25]
    SLICE_X6Y142         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.730    45.587    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X6Y142         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]/C
                         clock pessimism              0.278    45.865    
                         clock uncertainty           -0.105    45.760    
    SLICE_X6Y142         FDRE (Setup_fdre_C_D)       -0.030    45.730    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[25]
  -------------------------------------------------------------------
                         required time                         45.730    
                         arrival time                         -29.250    
  -------------------------------------------------------------------
                         slack                                 16.480    

Slack (MET) :             16.487ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.377ns  (logic 2.454ns (72.672%)  route 0.923ns (27.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 45.587 - 40.000 ) 
    Source Clock Delay      (SCD):    5.868ns = ( 25.868 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.814    25.868    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      2.454    28.322 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=1, routed)           0.923    29.245    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[8]
    SLICE_X6Y141         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.730    45.587    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X6Y141         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[8]/C
                         clock pessimism              0.278    45.865    
                         clock uncertainty           -0.105    45.760    
    SLICE_X6Y141         FDRE (Setup_fdre_C_D)       -0.028    45.732    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[8]
  -------------------------------------------------------------------
                         required time                         45.732    
                         arrival time                         -29.245    
  -------------------------------------------------------------------
                         slack                                 16.487    

Slack (MET) :             16.494ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.354ns  (logic 2.454ns (73.164%)  route 0.900ns (26.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 45.587 - 40.000 ) 
    Source Clock Delay      (SCD):    5.868ns = ( 25.868 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.814    25.868    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454    28.322 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11]
                         net (fo=1, routed)           0.900    29.223    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[11]
    SLICE_X6Y142         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.730    45.587    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X6Y142         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[11]/C
                         clock pessimism              0.278    45.865    
                         clock uncertainty           -0.105    45.760    
    SLICE_X6Y142         FDRE (Setup_fdre_C_D)       -0.043    45.717    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[11]
  -------------------------------------------------------------------
                         required time                         45.717    
                         arrival time                         -29.223    
  -------------------------------------------------------------------
                         slack                                 16.494    

Slack (MET) :             16.496ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.351ns  (logic 2.454ns (73.235%)  route 0.897ns (26.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 45.587 - 40.000 ) 
    Source Clock Delay      (SCD):    5.868ns = ( 25.868 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.814    25.868    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454    28.322 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=1, routed)           0.897    29.219    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[15]
    SLICE_X6Y142         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.730    45.587    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X6Y142         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]/C
                         clock pessimism              0.278    45.865    
                         clock uncertainty           -0.105    45.760    
    SLICE_X6Y142         FDRE (Setup_fdre_C_D)       -0.045    45.715    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[15]
  -------------------------------------------------------------------
                         required time                         45.715    
                         arrival time                         -29.219    
  -------------------------------------------------------------------
                         slack                                 16.496    

Slack (MET) :             16.498ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.348ns  (logic 2.454ns (73.292%)  route 0.894ns (26.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 45.587 - 40.000 ) 
    Source Clock Delay      (SCD):    5.868ns = ( 25.868 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.814    25.868    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[17])
                                                      2.454    28.322 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[17]
                         net (fo=1, routed)           0.894    29.217    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[17]
    SLICE_X6Y142         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.730    45.587    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X6Y142         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[17]/C
                         clock pessimism              0.278    45.865    
                         clock uncertainty           -0.105    45.760    
    SLICE_X6Y142         FDRE (Setup_fdre_C_D)       -0.045    45.715    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[17]
  -------------------------------------------------------------------
                         required time                         45.715    
                         arrival time                         -29.217    
  -------------------------------------------------------------------
                         slack                                 16.498    

Slack (MET) :             16.511ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.366ns  (logic 2.454ns (72.913%)  route 0.912ns (27.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 45.588 - 40.000 ) 
    Source Clock Delay      (SCD):    5.868ns = ( 25.868 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.814    25.868    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    28.322 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           0.912    29.234    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[7]
    SLICE_X6Y143         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.731    45.588    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X6Y143         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[7]/C
                         clock pessimism              0.278    45.866    
                         clock uncertainty           -0.105    45.761    
    SLICE_X6Y143         FDRE (Setup_fdre_C_D)       -0.016    45.745    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[7]
  -------------------------------------------------------------------
                         required time                         45.745    
                         arrival time                         -29.234    
  -------------------------------------------------------------------
                         slack                                 16.511    

Slack (MET) :             16.541ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.272ns  (logic 2.454ns (74.998%)  route 0.818ns (25.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 45.508 - 40.000 ) 
    Source Clock Delay      (SCD):    5.868ns = ( 25.868 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.814    25.868    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    28.322 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           0.818    29.140    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[2]
    SLICE_X8Y141         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.651    45.508    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y141         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[2]/C
                         clock pessimism              0.292    45.800    
                         clock uncertainty           -0.105    45.695    
    SLICE_X8Y141         FDRE (Setup_fdre_C_D)       -0.013    45.682    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[2]
  -------------------------------------------------------------------
                         required time                         45.682    
                         arrival time                         -29.140    
  -------------------------------------------------------------------
                         slack                                 16.541    

Slack (MET) :             16.556ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        3.274ns  (logic 2.454ns (74.951%)  route 0.820ns (25.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 45.587 - 40.000 ) 
    Source Clock Delay      (SCD):    5.868ns = ( 25.868 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    U22                                               0.000    20.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    21.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    23.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    25.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701    22.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843    23.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    24.055 f  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.814    25.868    tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y28         RAMB36E1                                     r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454    28.322 r  tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[26]
                         net (fo=1, routed)           0.820    29.143    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[31]_0[26]
    SLICE_X7Y141         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.730    45.587    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X7Y141         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[26]/C
                         clock pessimism              0.278    45.865    
                         clock uncertainty           -0.105    45.760    
    SLICE_X7Y141         FDRE (Setup_fdre_C_D)       -0.061    45.699    tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[26]
  -------------------------------------------------------------------
                         required time                         45.699    
                         arrival time                         -29.143    
  -------------------------------------------------------------------
                         slack                                 16.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/fontRomA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.148ns (30.153%)  route 0.343ns (69.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.691     1.830    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X10Y89         FDRE                                         r  tangerineSOCInst/pixelGenInst/fontRomA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.148     1.978 r  tangerineSOCInst/pixelGenInst/fontRomA_reg[4]/Q
                         net (fo=1, routed)           0.343     2.321    tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y40         RAMB18E1                                     r  tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.941     2.338    tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.263     2.075    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130     2.205    tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/fontRomA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.823%)  route 0.386ns (70.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.691     1.830    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X10Y89         FDRE                                         r  tangerineSOCInst/pixelGenInst/fontRomA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y89         FDRE (Prop_fdre_C_Q)         0.164     1.994 r  tangerineSOCInst/pixelGenInst/fontRomA_reg[3]/Q
                         net (fo=1, routed)           0.386     2.380    tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y40         RAMB18E1                                     r  tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.941     2.338    tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.263     2.075    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.258    tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.622%)  route 0.161ns (53.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.628     1.766    tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X11Y102        FDCE                                         r  tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y102        FDCE (Prop_fdce_C_Q)         0.141     1.907 r  tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.161     2.069    tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_sig_1
    RAMB18_X0Y40         RAMB18E1                                     r  tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.941     2.338    tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.492     1.846    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.942    tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/pggR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.626     1.764    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y141         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y141         FDRE (Prop_fdre_C_Q)         0.164     1.928 r  tangerineSOCInst/pixelGenGfxInst/pggPixelData_reg[13]/Q
                         net (fo=1, routed)           0.049     1.977    tangerineSOCInst/pixelGenGfxInst/in16[5]
    SLICE_X9Y141         LUT4 (Prop_lut4_I0_O)        0.045     2.022 r  tangerineSOCInst/pixelGenGfxInst/pggR[5]_i_1/O
                         net (fo=1, routed)           0.000     2.022    tangerineSOCInst/pixelGenGfxInst/pggR0_in[5]
    SLICE_X9Y141         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.898     2.295    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X9Y141         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggR_reg[5]/C
                         clock pessimism             -0.517     1.777    
    SLICE_X9Y141         FDRE (Hold_fdre_C_D)         0.092     1.869    tangerineSOCInst/pixelGenGfxInst/pggR_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgHSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/vgaHS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.655     1.793    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X3Y146         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgHSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y146         FDRE (Prop_fdre_C_Q)         0.141     1.934 r  tangerineSOCInst/pixelGenInst/pgHSync_reg/Q
                         net (fo=1, routed)           0.110     2.044    tangerineSOCInst/pgHSync
    SLICE_X3Y147         FDRE                                         r  tangerineSOCInst/vgaHS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.930     2.327    tangerineSOCInst/clk25
    SLICE_X3Y147         FDRE                                         r  tangerineSOCInst/vgaHS_reg/C
                         clock pessimism             -0.516     1.810    
    SLICE_X3Y147         FDRE (Hold_fdre_C_D)         0.070     1.880    tangerineSOCInst/vgaHS_reg
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/fontRomA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.164ns (27.327%)  route 0.436ns (72.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.691     1.830    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X12Y89         FDRE                                         r  tangerineSOCInst/pixelGenInst/fontRomA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.164     1.994 r  tangerineSOCInst/pixelGenInst/fontRomA_reg[7]/Q
                         net (fo=1, routed)           0.436     2.430    tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y40         RAMB18E1                                     r  tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.941     2.338    tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y40         RAMB18E1                                     r  tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.263     2.075    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.258    tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.258    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dvidInst/TDMS_encoder_red/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/latched_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.653     1.791    dvidInst/TDMS_encoder_red/clk25
    SLICE_X2Y156         FDRE                                         r  dvidInst/TDMS_encoder_red/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDRE (Prop_fdre_C_Q)         0.148     1.939 r  dvidInst/TDMS_encoder_red/encoded_reg[9]/Q
                         net (fo=1, routed)           0.059     1.998    dvidInst/TDMS_encoder_red_n_6
    SLICE_X3Y156         FDRE                                         r  dvidInst/latched_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.926     2.324    dvidInst/clk25
    SLICE_X3Y156         FDRE                                         r  dvidInst/latched_red_reg[9]/C
                         clock pessimism             -0.519     1.804    
    SLICE_X3Y156         FDRE (Hold_fdre_C_D)         0.017     1.821    dvidInst/latched_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vgaDE_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/TDMS_encoder_green/encoded_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.209ns (36.615%)  route 0.362ns (63.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.654     1.792    tangerineSOCInst/clk25
    SLICE_X6Y146         FDRE                                         r  tangerineSOCInst/vgaDE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y146         FDRE (Prop_fdre_C_Q)         0.164     1.956 f  tangerineSOCInst/vgaDE_reg/Q
                         net (fo=22, routed)          0.362     2.318    tangerineSOCInst/vgaDE
    SLICE_X6Y151         LUT6 (Prop_lut6_I0_O)        0.045     2.363 r  tangerineSOCInst/encoded[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.363    dvidInst/TDMS_encoder_green/encoded_reg[6]_0[1]
    SLICE_X6Y151         FDRE                                         r  dvidInst/TDMS_encoder_green/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.927     2.324    dvidInst/TDMS_encoder_green/clk25
    SLICE_X6Y151         FDRE                                         r  dvidInst/TDMS_encoder_green/encoded_reg[4]/C
                         clock pessimism             -0.258     2.065    
    SLICE_X6Y151         FDRE (Hold_fdre_C_D)         0.120     2.185    dvidInst/TDMS_encoder_green/encoded_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vgaVS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.655     1.793    tangerineSOCInst/clk25
    SLICE_X5Y149         FDRE                                         r  tangerineSOCInst/vgaVS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.141     1.934 r  tangerineSOCInst/vgaVS_reg/Q
                         net (fo=1, routed)           0.097     2.031    dvidInst/TDMS_encoder_blue/vgaVS
    SLICE_X4Y149         LUT6 (Prop_lut6_I1_O)        0.045     2.076 r  dvidInst/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000     2.076    dvidInst/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X4Y149         FDRE                                         r  dvidInst/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.929     2.326    dvidInst/TDMS_encoder_blue/clk25
    SLICE_X4Y149         FDRE                                         r  dvidInst/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism             -0.519     1.806    
    SLICE_X4Y149         FDRE (Hold_fdre_C_D)         0.091     1.897    dvidInst/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.722     1.861    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X1Y92          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     2.002 r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[2]/Q
                         net (fo=1, routed)           0.132     2.134    tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow[2]
    SLICE_X2Y92          LUT6 (Prop_lut6_I4_O)        0.045     2.179 r  tangerineSOCInst/pixelGenInst/pgDisplayPtr[2]_i_1/O
                         net (fo=1, routed)           0.000     2.179    tangerineSOCInst/pixelGenInst/pgDisplayPtr[2]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.999     2.396    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X2Y92          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[2]/C
                         clock pessimism             -0.519     1.877    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.120     1.997    tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y40     tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y40     tangerineSOCInst/fontPromInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y28     tangerineSOCInst/sdramDMAInst/gfxBufRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y17     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y17     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y16     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y15     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y18     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y16     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y18     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y145     dvidInst/latched_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y145     dvidInst/latched_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y148     dvidInst/latched_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y148     dvidInst/latched_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y148     dvidInst/latched_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y148     dvidInst/latched_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y148     dvidInst/latched_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y148     dvidInst/latched_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y149     dvidInst/latched_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y149     dvidInst/latched_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y145     dvidInst/latched_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y145     dvidInst/latched_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y148     dvidInst/latched_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y148     dvidInst/latched_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y148     dvidInst/latched_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y148     dvidInst/latched_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y148     dvidInst/latched_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y148     dvidInst/latched_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y149     dvidInst/latched_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y149     dvidInst/latched_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk50_clk_wiz_0
  To Clock:  clk50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.233ns  (logic 3.697ns (44.905%)  route 4.536ns (55.095%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.676ns = ( 25.676 - 20.000 ) 
    Source Clock Delay      (SCD):    6.028ns = ( 16.028 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701    12.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.974    16.028    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.482 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.020    19.502    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][7]
    SLICE_X8Y83          LUT3 (Prop_lut3_I0_O)        0.153    19.655 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.603    20.258    tangerineSOCInst/picorv32Inst/douta[15]
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.331    20.589 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2/O
                         net (fo=1, routed)           0.934    21.523    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    21.647 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1/O
                         net (fo=20, routed)          1.164    22.811    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124    22.935 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    22.935    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X12Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    23.149 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.815    23.964    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X11Y98         LUT6 (Prop_lut6_I4_O)        0.297    24.261 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[17]_i_1/O
                         net (fo=1, routed)           0.000    24.261    tangerineSOCInst/picorv32Inst/reg_out[17]
    SLICE_X11Y98         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.820    25.676    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X11Y98         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[17]/C
                         clock pessimism              0.287    25.963    
                         clock uncertainty           -0.094    25.869    
    SLICE_X11Y98         FDRE (Setup_fdre_C_D)        0.029    25.898    tangerineSOCInst/picorv32Inst/reg_out_reg[17]
  -------------------------------------------------------------------
                         required time                         25.898    
                         arrival time                         -24.261    
  -------------------------------------------------------------------
                         slack                                  1.636    

Slack (MET) :             1.644ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/decoded_rs1_reg_rep_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.932ns  (logic 3.180ns (40.089%)  route 4.752ns (59.911%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.510ns = ( 25.510 - 20.000 ) 
    Source Clock Delay      (SCD):    6.032ns = ( 16.032 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701    12.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.978    16.032    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    18.486 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.371    19.857    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23][1]
    SLICE_X23Y91         LUT3 (Prop_lut3_I0_O)        0.152    20.009 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[17]_INST_0/O
                         net (fo=1, routed)           0.752    20.761    tangerineSOCInst/picorv32Inst/douta[17]
    SLICE_X15Y93         LUT6 (Prop_lut6_I1_O)        0.326    21.087 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[17]_i_2/O
                         net (fo=2, routed)           1.104    22.191    tangerineSOCInst/picorv32Inst/mem_rdata_q[17]_i_2_n_0
    SLICE_X6Y104         LUT6 (Prop_lut6_I0_O)        0.124    22.315 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[17]_i_1/O
                         net (fo=4, routed)           0.996    23.311    tangerineSOCInst/picorv32Inst/mem_rdata_q[17]_i_1_n_0
    SLICE_X8Y101         LUT3 (Prop_lut3_I2_O)        0.124    23.435 r  tangerineSOCInst/picorv32Inst/decoded_rs1_rep_rep[2]_i_1/O
                         net (fo=2, routed)           0.530    23.965    tangerineSOCInst/picorv32Inst/decoded_rs1_rep_rep[2]_i_1_n_0
    SLICE_X8Y101         FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_rs1_reg_rep_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.653    25.510    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X8Y101         FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_rs1_reg_rep_rep[2]/C
                         clock pessimism              0.206    25.716    
                         clock uncertainty           -0.094    25.622    
    SLICE_X8Y101         FDRE (Setup_fdre_C_D)       -0.013    25.609    tangerineSOCInst/picorv32Inst/decoded_rs1_reg_rep_rep[2]
  -------------------------------------------------------------------
                         required time                         25.609    
                         arrival time                         -23.965    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.008ns  (logic 3.697ns (46.167%)  route 4.311ns (53.833%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.511ns = ( 25.511 - 20.000 ) 
    Source Clock Delay      (SCD):    6.028ns = ( 16.028 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701    12.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.974    16.028    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.482 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.020    19.502    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][7]
    SLICE_X8Y83          LUT3 (Prop_lut3_I0_O)        0.153    19.655 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.603    20.258    tangerineSOCInst/picorv32Inst/douta[15]
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.331    20.589 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2/O
                         net (fo=1, routed)           0.934    21.523    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    21.647 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1/O
                         net (fo=20, routed)          1.164    22.811    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124    22.935 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    22.935    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X12Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    23.149 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.590    23.739    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X12Y100        LUT6 (Prop_lut6_I4_O)        0.297    24.036 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[21]_i_1/O
                         net (fo=1, routed)           0.000    24.036    tangerineSOCInst/picorv32Inst/reg_out[21]
    SLICE_X12Y100        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.654    25.511    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X12Y100        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[21]/C
                         clock pessimism              0.206    25.717    
                         clock uncertainty           -0.094    25.623    
    SLICE_X12Y100        FDRE (Setup_fdre_C_D)        0.081    25.704    tangerineSOCInst/picorv32Inst/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                         25.704    
                         arrival time                         -24.036    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.184ns  (logic 3.697ns (45.173%)  route 4.487ns (54.827%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.675ns = ( 25.675 - 20.000 ) 
    Source Clock Delay      (SCD):    6.028ns = ( 16.028 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701    12.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.974    16.028    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.482 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.020    19.502    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][7]
    SLICE_X8Y83          LUT3 (Prop_lut3_I0_O)        0.153    19.655 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.603    20.258    tangerineSOCInst/picorv32Inst/douta[15]
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.331    20.589 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2/O
                         net (fo=1, routed)           0.934    21.523    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    21.647 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1/O
                         net (fo=20, routed)          1.164    22.811    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124    22.935 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    22.935    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X12Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    23.149 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.766    23.916    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X17Y99         LUT5 (Prop_lut5_I1_O)        0.297    24.213 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[7]_i_1/O
                         net (fo=1, routed)           0.000    24.213    tangerineSOCInst/picorv32Inst/reg_out[7]
    SLICE_X17Y99         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.819    25.675    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X17Y99         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[7]/C
                         clock pessimism              0.287    25.962    
                         clock uncertainty           -0.094    25.868    
    SLICE_X17Y99         FDRE (Setup_fdre_C_D)        0.029    25.897    tangerineSOCInst/picorv32Inst/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         25.897    
                         arrival time                         -24.213    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.153ns  (logic 3.697ns (45.346%)  route 4.456ns (54.654%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.675ns = ( 25.675 - 20.000 ) 
    Source Clock Delay      (SCD):    6.028ns = ( 16.028 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701    12.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.974    16.028    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.482 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.020    19.502    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][7]
    SLICE_X8Y83          LUT3 (Prop_lut3_I0_O)        0.153    19.655 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.603    20.258    tangerineSOCInst/picorv32Inst/douta[15]
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.331    20.589 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2/O
                         net (fo=1, routed)           0.934    21.523    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    21.647 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1/O
                         net (fo=20, routed)          1.164    22.811    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124    22.935 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    22.935    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X12Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    23.149 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.735    23.884    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X13Y98         LUT6 (Prop_lut6_I4_O)        0.297    24.181 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[30]_i_1/O
                         net (fo=1, routed)           0.000    24.181    tangerineSOCInst/picorv32Inst/reg_out[30]
    SLICE_X13Y98         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.819    25.675    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X13Y98         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[30]/C
                         clock pessimism              0.287    25.962    
                         clock uncertainty           -0.094    25.868    
    SLICE_X13Y98         FDRE (Setup_fdre_C_D)        0.029    25.897    tangerineSOCInst/picorv32Inst/reg_out_reg[30]
  -------------------------------------------------------------------
                         required time                         25.897    
                         arrival time                         -24.181    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.735ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.135ns  (logic 3.697ns (45.446%)  route 4.438ns (54.554%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.674ns = ( 25.674 - 20.000 ) 
    Source Clock Delay      (SCD):    6.028ns = ( 16.028 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701    12.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.974    16.028    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.482 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.020    19.502    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][7]
    SLICE_X8Y83          LUT3 (Prop_lut3_I0_O)        0.153    19.655 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.603    20.258    tangerineSOCInst/picorv32Inst/douta[15]
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.331    20.589 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2/O
                         net (fo=1, routed)           0.934    21.523    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    21.647 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1/O
                         net (fo=20, routed)          1.164    22.811    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124    22.935 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    22.935    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X12Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    23.149 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.717    23.866    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X17Y96         LUT6 (Prop_lut6_I4_O)        0.297    24.163 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[29]_i_1/O
                         net (fo=1, routed)           0.000    24.163    tangerineSOCInst/picorv32Inst/reg_out[29]
    SLICE_X17Y96         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.818    25.674    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X17Y96         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[29]/C
                         clock pessimism              0.287    25.961    
                         clock uncertainty           -0.094    25.867    
    SLICE_X17Y96         FDRE (Setup_fdre_C_D)        0.032    25.899    tangerineSOCInst/picorv32Inst/reg_out_reg[29]
  -------------------------------------------------------------------
                         required time                         25.899    
                         arrival time                         -24.163    
  -------------------------------------------------------------------
                         slack                                  1.735    

Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.132ns  (logic 3.697ns (45.463%)  route 4.435ns (54.537%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.674ns = ( 25.674 - 20.000 ) 
    Source Clock Delay      (SCD):    6.028ns = ( 16.028 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701    12.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.974    16.028    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.482 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.020    19.502    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][7]
    SLICE_X8Y83          LUT3 (Prop_lut3_I0_O)        0.153    19.655 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.603    20.258    tangerineSOCInst/picorv32Inst/douta[15]
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.331    20.589 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2/O
                         net (fo=1, routed)           0.934    21.523    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    21.647 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1/O
                         net (fo=20, routed)          1.164    22.811    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124    22.935 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    22.935    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X12Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    23.149 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.714    23.863    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X17Y96         LUT6 (Prop_lut6_I4_O)        0.297    24.160 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[23]_i_1/O
                         net (fo=1, routed)           0.000    24.160    tangerineSOCInst/picorv32Inst/reg_out[23]
    SLICE_X17Y96         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.818    25.674    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X17Y96         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[23]/C
                         clock pessimism              0.287    25.961    
                         clock uncertainty           -0.094    25.867    
    SLICE_X17Y96         FDRE (Setup_fdre_C_D)        0.031    25.898    tangerineSOCInst/picorv32Inst/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                         25.898    
                         arrival time                         -24.160    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.096ns  (logic 3.697ns (45.664%)  route 4.399ns (54.336%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.676ns = ( 25.676 - 20.000 ) 
    Source Clock Delay      (SCD):    6.028ns = ( 16.028 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701    12.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.974    16.028    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.482 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.020    19.502    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][7]
    SLICE_X8Y83          LUT3 (Prop_lut3_I0_O)        0.153    19.655 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.603    20.258    tangerineSOCInst/picorv32Inst/douta[15]
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.331    20.589 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2/O
                         net (fo=1, routed)           0.934    21.523    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    21.647 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1/O
                         net (fo=20, routed)          1.164    22.811    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124    22.935 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    22.935    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X12Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    23.149 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.678    23.827    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X10Y97         LUT5 (Prop_lut5_I0_O)        0.297    24.124 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[14]_i_1/O
                         net (fo=1, routed)           0.000    24.124    tangerineSOCInst/picorv32Inst/reg_out[14]
    SLICE_X10Y97         FDSE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.820    25.676    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X10Y97         FDSE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[14]/C
                         clock pessimism              0.287    25.963    
                         clock uncertainty           -0.094    25.869    
    SLICE_X10Y97         FDSE (Setup_fdse_C_D)        0.077    25.946    tangerineSOCInst/picorv32Inst/reg_out_reg[14]
  -------------------------------------------------------------------
                         required time                         25.946    
                         arrival time                         -24.124    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.042ns  (logic 3.697ns (45.971%)  route 4.345ns (54.029%))
  Logic Levels:           6  (LUT3=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.674ns = ( 25.674 - 20.000 ) 
    Source Clock Delay      (SCD):    6.028ns = ( 16.028 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701    12.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.974    16.028    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.482 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.020    19.502    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][7]
    SLICE_X8Y83          LUT3 (Prop_lut3_I0_O)        0.153    19.655 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.603    20.258    tangerineSOCInst/picorv32Inst/douta[15]
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.331    20.589 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2/O
                         net (fo=1, routed)           0.934    21.523    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    21.647 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1/O
                         net (fo=20, routed)          1.164    22.811    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124    22.935 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    22.935    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X12Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    23.149 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.624    23.773    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X13Y96         LUT6 (Prop_lut6_I4_O)        0.297    24.070 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[31]_i_1/O
                         net (fo=1, routed)           0.000    24.070    tangerineSOCInst/picorv32Inst/reg_out[31]
    SLICE_X13Y96         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.818    25.674    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X13Y96         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]/C
                         clock pessimism              0.287    25.961    
                         clock uncertainty           -0.094    25.867    
    SLICE_X13Y96         FDRE (Setup_fdre_C_D)        0.029    25.896    tangerineSOCInst/picorv32Inst/reg_out_reg[31]
  -------------------------------------------------------------------
                         required time                         25.896    
                         arrival time                         -24.070    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.830ns  (required time - arrival time)
  Source:                 tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk50_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.039ns  (logic 3.697ns (45.988%)  route 4.342ns (54.012%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.674ns = ( 25.674 - 20.000 ) 
    Source Clock Delay      (SCD):    6.028ns = ( 16.028 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701    12.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.974    16.028    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454    18.482 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           1.020    19.502    tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15][7]
    SLICE_X8Y83          LUT3 (Prop_lut3_I0_O)        0.153    19.655 r  tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=1, routed)           0.603    20.258    tangerineSOCInst/picorv32Inst/douta[15]
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.331    20.589 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2/O
                         net (fo=1, routed)           0.934    21.523    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    21.647 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1/O
                         net (fo=20, routed)          1.164    22.811    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124    22.935 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    22.935    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X12Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    23.149 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.621    23.770    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.297    24.067 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[8]_i_1/O
                         net (fo=1, routed)           0.000    24.067    tangerineSOCInst/picorv32Inst/reg_out[8]
    SLICE_X13Y96         FDSE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.818    25.674    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X13Y96         FDSE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[8]/C
                         clock pessimism              0.287    25.961    
                         clock uncertainty           -0.094    25.867    
    SLICE_X13Y96         FDSE (Setup_fdse_C_D)        0.031    25.898    tangerineSOCInst/picorv32Inst/reg_out_reg[8]
  -------------------------------------------------------------------
                         required time                         25.898    
                         arrival time                         -24.067    
  -------------------------------------------------------------------
                         slack                                  1.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.931%)  route 0.425ns (75.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.693     1.832    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X17Y95         FDSE                                         r  tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y95         FDSE (Prop_fdse_C_Q)         0.141     1.973 r  tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/Q
                         net (fo=93, routed)          0.425     2.397    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/ADDRD1
    SLICE_X16Y100        RAMD32                                       r  tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.899     2.296    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/WCLK
    SLICE_X16Y100        RAMD32                                       r  tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.263     2.032    
    SLICE_X16Y100        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.341    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.931%)  route 0.425ns (75.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.693     1.832    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X17Y95         FDSE                                         r  tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y95         FDSE (Prop_fdse_C_Q)         0.141     1.973 r  tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/Q
                         net (fo=93, routed)          0.425     2.397    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/ADDRD1
    SLICE_X16Y100        RAMD32                                       r  tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.899     2.296    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/WCLK
    SLICE_X16Y100        RAMD32                                       r  tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism             -0.263     2.032    
    SLICE_X16Y100        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.341    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.931%)  route 0.425ns (75.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.693     1.832    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X17Y95         FDSE                                         r  tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y95         FDSE (Prop_fdse_C_Q)         0.141     1.973 r  tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/Q
                         net (fo=93, routed)          0.425     2.397    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/ADDRD1
    SLICE_X16Y100        RAMD32                                       r  tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.899     2.296    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/WCLK
    SLICE_X16Y100        RAMD32                                       r  tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism             -0.263     2.032    
    SLICE_X16Y100        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.341    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.931%)  route 0.425ns (75.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.693     1.832    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X17Y95         FDSE                                         r  tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y95         FDSE (Prop_fdse_C_Q)         0.141     1.973 r  tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/Q
                         net (fo=93, routed)          0.425     2.397    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/ADDRD1
    SLICE_X16Y100        RAMD32                                       r  tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.899     2.296    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/WCLK
    SLICE_X16Y100        RAMD32                                       r  tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMB_D1/CLK
                         clock pessimism             -0.263     2.032    
    SLICE_X16Y100        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.341    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.931%)  route 0.425ns (75.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.693     1.832    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X17Y95         FDSE                                         r  tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y95         FDSE (Prop_fdse_C_Q)         0.141     1.973 r  tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/Q
                         net (fo=93, routed)          0.425     2.397    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/ADDRD1
    SLICE_X16Y100        RAMD32                                       r  tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.899     2.296    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/WCLK
    SLICE_X16Y100        RAMD32                                       r  tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMC/CLK
                         clock pessimism             -0.263     2.032    
    SLICE_X16Y100        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.341    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.931%)  route 0.425ns (75.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.693     1.832    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X17Y95         FDSE                                         r  tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y95         FDSE (Prop_fdse_C_Q)         0.141     1.973 r  tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/Q
                         net (fo=93, routed)          0.425     2.397    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/ADDRD1
    SLICE_X16Y100        RAMD32                                       r  tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.899     2.296    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/WCLK
    SLICE_X16Y100        RAMD32                                       r  tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism             -0.263     2.032    
    SLICE_X16Y100        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.341    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.931%)  route 0.425ns (75.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.693     1.832    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X17Y95         FDSE                                         r  tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y95         FDSE (Prop_fdse_C_Q)         0.141     1.973 r  tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/Q
                         net (fo=93, routed)          0.425     2.397    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/ADDRD1
    SLICE_X16Y100        RAMS32                                       r  tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.899     2.296    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/WCLK
    SLICE_X16Y100        RAMS32                                       r  tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMD/CLK
                         clock pessimism             -0.263     2.032    
    SLICE_X16Y100        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.341    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.141ns (24.931%)  route 0.425ns (75.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.693     1.832    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X17Y95         FDSE                                         r  tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y95         FDSE (Prop_fdse_C_Q)         0.141     1.973 r  tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/Q
                         net (fo=93, routed)          0.425     2.397    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/ADDRD1
    SLICE_X16Y100        RAMS32                                       r  tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.899     2.296    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/WCLK
    SLICE_X16Y100        RAMS32                                       r  tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMD_D1/CLK
                         clock pessimism             -0.263     2.032    
    SLICE_X16Y100        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.341    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_12_17/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.141ns (24.550%)  route 0.433ns (75.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.693     1.832    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X17Y95         FDSE                                         r  tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y95         FDSE (Prop_fdse_C_Q)         0.141     1.973 r  tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/Q
                         net (fo=93, routed)          0.433     2.406    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_12_17/ADDRD1
    SLICE_X14Y104        RAMD32                                       r  tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_12_17/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.899     2.296    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_12_17/WCLK
    SLICE_X14Y104        RAMD32                                       r  tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.263     2.032    
    SLICE_X14Y104        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.341    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_12_17/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.141ns (24.550%)  route 0.433ns (75.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.693     1.832    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X17Y95         FDSE                                         r  tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y95         FDSE (Prop_fdse_C_Q)         0.141     1.973 r  tangerineSOCInst/picorv32Inst/latched_rd_reg[1]/Q
                         net (fo=93, routed)          0.433     2.406    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_12_17/ADDRD1
    SLICE_X14Y104        RAMD32                                       r  tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_12_17/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.899     2.296    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_12_17/WCLK
    SLICE_X14Y104        RAMD32                                       r  tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.263     2.032    
    SLICE_X14Y104        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.341    tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X1Y43      tangerineSOCInst/picorv32Inst/pcpi_mul/rd_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X1Y41      tangerineSOCInst/picorv32Inst/pcpi_mul/rd_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y17     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y17     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y16     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y15     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y18     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y16     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y18     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y19     tangerineSOCInst/systemRamInst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y99     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y99     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y99     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y99     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y99     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y99     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y99     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y99     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y99     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y99     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y99     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y99     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y99     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y99     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y99     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y99     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y99     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y99     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y99     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y99     tangerineSOCInst/picorv32Inst/cpuregs_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y7    clk_wiz_0Inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y2  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y9    clk_wiz_1Inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk12_clk_wiz_1
  To Clock:  clk100_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -1.615ns,  Total Violation       -1.656ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.615ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/typ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        4.031ns  (logic 0.604ns (14.985%)  route 3.427ns (85.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 175.507 - 170.000 ) 
    Source Clock Delay      (SCD):    5.825ns = ( 172.492 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.770   172.492    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X13Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/typ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.456   172.948 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/typ_reg[0]/Q
                         net (fo=8, routed)           2.049   174.996    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/typ[0]
    SLICE_X14Y139        LUT5 (Prop_lut5_I4_O)        0.148   175.144 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/fifoHidKeyboardWrEn_i_1/O
                         net (fo=1, routed)           1.378   176.522    tangerineSOCInst/usbHostInst/usb_hid_host0Inst_n_3
    SLICE_X13Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.650   175.507    tangerineSOCInst/usbHostInst/clk100
    SLICE_X13Y138        FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg/C
                         clock pessimism              0.071   175.577    
                         clock uncertainty           -0.424   175.154    
    SLICE_X13Y138        FDRE (Setup_fdre_C_D)       -0.247   174.907    tangerineSOCInst/usbHostInst/fifoHidKeyboardWrEn_reg
  -------------------------------------------------------------------
                         required time                        174.907    
                         arrival time                        -176.522    
  -------------------------------------------------------------------
                         slack                                 -1.615    

Slack (VIOLATED) :        -0.040ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.636ns  (logic 0.518ns (19.654%)  route 2.118ns (80.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.501ns = ( 175.501 - 170.000 ) 
    Source Clock Delay      (SCD):    5.819ns = ( 172.486 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.764   172.486    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X10Y133        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDRE (Prop_fdre_C_Q)         0.518   173.004 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[0]/Q
                         net (fo=1, routed)           2.118   175.121    tangerineSOCInst/usbHostInst/key1[0]
    SLICE_X9Y132         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.644   175.501    tangerineSOCInst/usbHostInst/clk100
    SLICE_X9Y132         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[0]/C
                         clock pessimism              0.071   175.571    
                         clock uncertainty           -0.424   175.148    
    SLICE_X9Y132         FDRE (Setup_fdre_C_D)       -0.067   175.081    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[0]
  -------------------------------------------------------------------
                         required time                        175.081    
                         arrival time                        -175.121    
  -------------------------------------------------------------------
                         slack                                 -0.040    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/typ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.650ns  (logic 0.580ns (21.887%)  route 2.070ns (78.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.508ns = ( 175.508 - 170.000 ) 
    Source Clock Delay      (SCD):    5.824ns = ( 172.491 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.769   172.491    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X17Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/typ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y139        FDRE (Prop_fdre_C_Q)         0.456   172.947 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/typ_reg[1]/Q
                         net (fo=8, routed)           2.070   175.017    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/typ[1]
    SLICE_X14Y139        LUT4 (Prop_lut4_I1_O)        0.124   175.141 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/fifoHidKeyboardSyncState_inv_i_1/O
                         net (fo=1, routed)           0.000   175.141    tangerineSOCInst/usbHostInst/usb_hid_host0Inst_n_4
    SLICE_X14Y139        FDSE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.651   175.508    tangerineSOCInst/usbHostInst/clk100
    SLICE_X14Y139        FDSE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv/C
                         clock pessimism              0.071   175.578    
                         clock uncertainty           -0.424   175.155    
    SLICE_X14Y139        FDSE (Setup_fdse_C_D)        0.077   175.232    tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv
  -------------------------------------------------------------------
                         required time                        175.232    
                         arrival time                        -175.141    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.513ns  (logic 0.456ns (18.149%)  route 2.057ns (81.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.501ns = ( 175.501 - 170.000 ) 
    Source Clock Delay      (SCD):    5.819ns = ( 172.486 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.764   172.486    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X11Y133        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDRE (Prop_fdre_C_Q)         0.456   172.942 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[1]/Q
                         net (fo=1, routed)           2.057   174.998    tangerineSOCInst/usbHostInst/key_modifiers[1]
    SLICE_X8Y132         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.644   175.501    tangerineSOCInst/usbHostInst/clk100
    SLICE_X8Y132         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[25]/C
                         clock pessimism              0.071   175.571    
                         clock uncertainty           -0.424   175.148    
    SLICE_X8Y132         FDRE (Setup_fdre_C_D)       -0.045   175.103    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[25]
  -------------------------------------------------------------------
                         required time                        175.103    
                         arrival time                        -174.998    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.496ns  (logic 0.456ns (18.273%)  route 2.040ns (81.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.503ns = ( 175.503 - 170.000 ) 
    Source Clock Delay      (SCD):    5.819ns = ( 172.486 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.764   172.486    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X9Y134         FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDRE (Prop_fdre_C_Q)         0.456   172.942 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[0]/Q
                         net (fo=1, routed)           2.040   174.981    tangerineSOCInst/usbHostInst/key3[0]
    SLICE_X8Y134         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.646   175.503    tangerineSOCInst/usbHostInst/clk100
    SLICE_X8Y134         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[16]/C
                         clock pessimism              0.071   175.573    
                         clock uncertainty           -0.424   175.150    
    SLICE_X8Y134         FDRE (Setup_fdre_C_D)       -0.043   175.107    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[16]
  -------------------------------------------------------------------
                         required time                        175.107    
                         arrival time                        -174.981    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.432ns  (logic 0.518ns (21.297%)  route 1.914ns (78.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.501ns = ( 175.501 - 170.000 ) 
    Source Clock Delay      (SCD):    5.820ns = ( 172.487 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.765   172.487    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X10Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y134        FDRE (Prop_fdre_C_Q)         0.518   173.005 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[3]/Q
                         net (fo=1, routed)           1.914   174.919    tangerineSOCInst/usbHostInst/key2[3]
    SLICE_X9Y132         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.644   175.501    tangerineSOCInst/usbHostInst/clk100
    SLICE_X9Y132         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[11]/C
                         clock pessimism              0.071   175.571    
                         clock uncertainty           -0.424   175.148    
    SLICE_X9Y132         FDRE (Setup_fdre_C_D)       -0.081   175.067    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[11]
  -------------------------------------------------------------------
                         required time                        175.067    
                         arrival time                        -174.919    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.212ns  (logic 0.478ns (21.606%)  route 1.734ns (78.394%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.501ns = ( 175.501 - 170.000 ) 
    Source Clock Delay      (SCD):    5.820ns = ( 172.487 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.765   172.487    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X10Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y134        FDRE (Prop_fdre_C_Q)         0.478   172.965 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[5]/Q
                         net (fo=1, routed)           1.734   174.699    tangerineSOCInst/usbHostInst/key2[5]
    SLICE_X9Y132         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.644   175.501    tangerineSOCInst/usbHostInst/clk100
    SLICE_X9Y132         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[13]/C
                         clock pessimism              0.071   175.571    
                         clock uncertainty           -0.424   175.148    
    SLICE_X9Y132         FDRE (Setup_fdre_C_D)       -0.238   174.910    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[13]
  -------------------------------------------------------------------
                         required time                        174.910    
                         arrival time                        -174.699    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.395ns  (logic 0.518ns (21.629%)  route 1.877ns (78.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.502ns = ( 175.502 - 170.000 ) 
    Source Clock Delay      (SCD):    5.820ns = ( 172.487 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.765   172.487    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X10Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y134        FDRE (Prop_fdre_C_Q)         0.518   173.005 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[0]/Q
                         net (fo=1, routed)           1.877   174.882    tangerineSOCInst/usbHostInst/key2[0]
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.645   175.502    tangerineSOCInst/usbHostInst/clk100
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[8]/C
                         clock pessimism              0.071   175.572    
                         clock uncertainty           -0.424   175.149    
    SLICE_X9Y133         FDRE (Setup_fdre_C_D)       -0.040   175.109    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[8]
  -------------------------------------------------------------------
                         required time                        175.109    
                         arrival time                        -174.882    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.190ns  (logic 0.419ns (19.129%)  route 1.771ns (80.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.501ns = ( 175.501 - 170.000 ) 
    Source Clock Delay      (SCD):    5.819ns = ( 172.486 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.764   172.486    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X9Y134         FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDRE (Prop_fdre_C_Q)         0.419   172.905 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[4]/Q
                         net (fo=1, routed)           1.771   174.676    tangerineSOCInst/usbHostInst/key3[4]
    SLICE_X9Y132         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.644   175.501    tangerineSOCInst/usbHostInst/clk100
    SLICE_X9Y132         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[20]/C
                         clock pessimism              0.071   175.571    
                         clock uncertainty           -0.424   175.148    
    SLICE_X9Y132         FDRE (Setup_fdre_C_D)       -0.233   174.915    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[20]
  -------------------------------------------------------------------
                         required time                        174.915    
                         arrival time                        -174.676    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk100_clk_wiz_0 rise@170.000ns - clk12_clk_wiz_1 rise@166.667ns)
  Data Path Delay:        2.155ns  (logic 0.478ns (22.182%)  route 1.677ns (77.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.502ns = ( 175.502 - 170.000 ) 
    Source Clock Delay      (SCD):    5.819ns = ( 172.486 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                    166.667   166.667 r  
    U22                                               0.000   166.667 r  sysClk50 (IN)
                         net (fo=0)                   0.000   166.667    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502   168.169 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457   170.625    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106   172.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900   167.928 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697   170.625    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096   170.721 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.764   172.486    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X10Y133        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDRE (Prop_fdre_C_Q)         0.478   172.964 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[6]/Q
                         net (fo=1, routed)           1.677   174.641    tangerineSOCInst/usbHostInst/key1[6]
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    U22                                               0.000   170.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000   170.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431   171.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334   173.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643   175.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494   172.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760   173.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   173.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.645   175.502    tangerineSOCInst/usbHostInst/clk100
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[6]/C
                         clock pessimism              0.071   175.572    
                         clock uncertainty           -0.424   175.149    
    SLICE_X9Y133         FDRE (Setup_fdre_C_D)       -0.234   174.915    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[6]
  -------------------------------------------------------------------
                         required time                        174.915    
                         arrival time                        -174.641    
  -------------------------------------------------------------------
                         slack                                  0.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.128ns (15.345%)  route 0.706ns (84.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.622     1.760    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X11Y133        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDRE (Prop_fdre_C_Q)         0.128     1.888 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[6]/Q
                         net (fo=1, routed)           0.706     2.594    tangerineSOCInst/usbHostInst/key_modifiers[6]
    SLICE_X8Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.892     2.289    tangerineSOCInst/usbHostInst/clk100
    SLICE_X8Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[30]/C
                         clock pessimism             -0.188     2.101    
                         clock uncertainty            0.424     2.524    
    SLICE_X8Y133         FDRE (Hold_fdre_C_D)         0.006     2.530    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv/D
                            (rising edge-triggered cell FDSE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.186ns (19.391%)  route 0.773ns (80.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.623     1.761    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X17Y139        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y139        FDRE (Prop_fdre_C_Q)         0.141     1.902 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/reportPulse_reg/Q
                         net (fo=2, routed)           0.773     2.675    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/usbH0ReportPulse
    SLICE_X14Y139        LUT4 (Prop_lut4_I2_O)        0.045     2.720 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/fifoHidKeyboardSyncState_inv_i_1/O
                         net (fo=1, routed)           0.000     2.720    tangerineSOCInst/usbHostInst/usb_hid_host0Inst_n_4
    SLICE_X14Y139        FDSE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.897     2.294    tangerineSOCInst/usbHostInst/clk100
    SLICE_X14Y139        FDSE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv/C
                         clock pessimism             -0.188     2.106    
                         clock uncertainty            0.424     2.529    
    SLICE_X14Y139        FDSE (Hold_fdse_C_D)         0.120     2.649    tangerineSOCInst/usbHostInst/fifoHidKeyboardSyncState_reg_inv
  -------------------------------------------------------------------
                         required time                         -2.649    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.148ns (17.846%)  route 0.681ns (82.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.623     1.761    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X10Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y134        FDRE (Prop_fdre_C_Q)         0.148     1.909 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[4]/Q
                         net (fo=1, routed)           0.681     2.591    tangerineSOCInst/usbHostInst/key2[4]
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.892     2.289    tangerineSOCInst/usbHostInst/clk100
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[12]/C
                         clock pessimism             -0.188     2.101    
                         clock uncertainty            0.424     2.524    
    SLICE_X9Y133         FDRE (Hold_fdre_C_D)        -0.007     2.517    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.148ns (16.807%)  route 0.733ns (83.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.623     1.761    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X10Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y134        FDRE (Prop_fdre_C_Q)         0.148     1.909 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[6]/Q
                         net (fo=1, routed)           0.733     2.642    tangerineSOCInst/usbHostInst/key2[6]
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.892     2.289    tangerineSOCInst/usbHostInst/clk100
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[14]/C
                         clock pessimism             -0.188     2.101    
                         clock uncertainty            0.424     2.524    
    SLICE_X9Y133         FDRE (Hold_fdre_C_D)        -0.006     2.518    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.141ns (14.705%)  route 0.818ns (85.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.623     1.761    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X9Y134         FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y134         FDRE (Prop_fdre_C_Q)         0.141     1.902 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key3_reg[3]/Q
                         net (fo=1, routed)           0.818     2.720    tangerineSOCInst/usbHostInst/key3[3]
    SLICE_X8Y134         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.893     2.290    tangerineSOCInst/usbHostInst/clk100
    SLICE_X8Y134         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[19]/C
                         clock pessimism             -0.188     2.102    
                         clock uncertainty            0.424     2.525    
    SLICE_X8Y134         FDRE (Hold_fdre_C_D)         0.060     2.585    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.148ns (15.827%)  route 0.787ns (84.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.622     1.760    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X10Y133        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDRE (Prop_fdre_C_Q)         0.148     1.908 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[7]/Q
                         net (fo=1, routed)           0.787     2.695    tangerineSOCInst/usbHostInst/key1[7]
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.892     2.289    tangerineSOCInst/usbHostInst/clk100
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[7]/C
                         clock pessimism             -0.188     2.101    
                         clock uncertainty            0.424     2.524    
    SLICE_X9Y133         FDRE (Hold_fdre_C_D)         0.023     2.547    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.148ns (15.712%)  route 0.794ns (84.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.623     1.761    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X10Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y134        FDRE (Prop_fdre_C_Q)         0.148     1.909 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[7]/Q
                         net (fo=1, routed)           0.794     2.703    tangerineSOCInst/usbHostInst/key2[7]
    SLICE_X8Y134         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.893     2.290    tangerineSOCInst/usbHostInst/clk100
    SLICE_X8Y134         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[15]/C
                         clock pessimism             -0.188     2.102    
                         clock uncertainty            0.424     2.525    
    SLICE_X8Y134         FDRE (Hold_fdre_C_D)         0.022     2.547    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.547    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.164ns (16.612%)  route 0.823ns (83.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.623     1.761    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X10Y134        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y134        FDRE (Prop_fdre_C_Q)         0.164     1.925 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key2_reg[3]/Q
                         net (fo=1, routed)           0.823     2.748    tangerineSOCInst/usbHostInst/key2[3]
    SLICE_X9Y132         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.891     2.288    tangerineSOCInst/usbHostInst/clk100
    SLICE_X9Y132         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[11]/C
                         clock pessimism             -0.188     2.100    
                         clock uncertainty            0.424     2.523    
    SLICE_X9Y132         FDRE (Hold_fdre_C_D)         0.066     2.589    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.748    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.141ns (14.453%)  route 0.835ns (85.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.622     1.760    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X11Y133        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y133        FDRE (Prop_fdre_C_Q)         0.141     1.901 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key_modifiers_reg[3]/Q
                         net (fo=1, routed)           0.835     2.736    tangerineSOCInst/usbHostInst/key_modifiers[3]
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.892     2.289    tangerineSOCInst/usbHostInst/clk100
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[27]/C
                         clock pessimism             -0.188     2.101    
                         clock uncertainty            0.424     2.524    
    SLICE_X9Y133         FDRE (Hold_fdre_C_D)         0.047     2.571    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk12_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.164ns (16.330%)  route 0.840ns (83.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.377ns
    Phase Error              (PE):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.622     1.760    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/CLK
    SLICE_X10Y133        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDRE (Prop_fdre_C_Q)         0.164     1.924 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/key1_reg[2]/Q
                         net (fo=1, routed)           0.840     2.765    tangerineSOCInst/usbHostInst/key1[2]
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.892     2.289    tangerineSOCInst/usbHostInst/clk100
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[2]/C
                         clock pessimism             -0.188     2.101    
                         clock uncertainty            0.424     2.524    
    SLICE_X9Y133         FDRE (Hold_fdre_C_D)         0.075     2.599    tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 0.642ns (15.127%)  route 3.602ns (84.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 15.589 - 10.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.771     5.826    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y144         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.518     6.344 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           2.089     8.433    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.124     8.557 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.513    10.070    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X1Y103         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.732    15.589    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X1Y103         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[1]/C
                         clock pessimism              0.110    15.699    
                         clock uncertainty           -0.225    15.474    
    SLICE_X1Y103         FDCE (Setup_fdce_C_CE)      -0.205    15.269    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 0.642ns (15.127%)  route 3.602ns (84.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 15.589 - 10.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.771     5.826    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y144         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.518     6.344 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           2.089     8.433    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.124     8.557 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.513    10.070    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X1Y103         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.732    15.589    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X1Y103         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[2]/C
                         clock pessimism              0.110    15.699    
                         clock uncertainty           -0.225    15.474    
    SLICE_X1Y103         FDCE (Setup_fdce_C_CE)      -0.205    15.269    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[2]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 0.642ns (15.127%)  route 3.602ns (84.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 15.589 - 10.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.771     5.826    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y144         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.518     6.344 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           2.089     8.433    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.124     8.557 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.513    10.070    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X1Y103         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.732    15.589    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X1Y103         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[3]/C
                         clock pessimism              0.110    15.699    
                         clock uncertainty           -0.225    15.474    
    SLICE_X1Y103         FDCE (Setup_fdce_C_CE)      -0.205    15.269    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[3]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 0.766ns (16.615%)  route 3.844ns (83.385%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.753ns = ( 15.753 - 10.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.771     5.826    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y144         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.518     6.344 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           3.017     9.361    tangerineSOCInst/picorv32Inst/pgVSync
    SLICE_X4Y100         LUT6 (Prop_lut6_I4_O)        0.124     9.485 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[0]_i_2/O
                         net (fo=1, routed)           0.827    10.312    tangerineSOCInst/picorv32Inst/registersDoutForCPU[0]_i_2_n_0
    SLICE_X4Y99          LUT5 (Prop_lut5_I2_O)        0.124    10.436 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[0]_i_1/O
                         net (fo=1, routed)           0.000    10.436    tangerineSOCInst/p_1_in__0[0]
    SLICE_X4Y99          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.897    15.753    tangerineSOCInst/clk100
    SLICE_X4Y99          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[0]/C
                         clock pessimism              0.110    15.863    
                         clock uncertainty           -0.225    15.638    
    SLICE_X4Y99          FDRE (Setup_fdre_C_D)        0.032    15.670    tangerineSOCInst/registersDoutForCPU_reg[0]
  -------------------------------------------------------------------
                         required time                         15.670    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.642ns (15.846%)  route 3.409ns (84.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 15.589 - 10.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.771     5.826    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y144         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.518     6.344 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           2.089     8.433    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.124     8.557 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.320     9.877    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X1Y104         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.732    15.589    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X1Y104         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]/C
                         clock pessimism              0.110    15.699    
                         clock uncertainty           -0.225    15.474    
    SLICE_X1Y104         FDCE (Setup_fdce_C_CE)      -0.205    15.269    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[10]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.642ns (15.846%)  route 3.409ns (84.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 15.589 - 10.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.771     5.826    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y144         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.518     6.344 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           2.089     8.433    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.124     8.557 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.320     9.877    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X1Y104         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.732    15.589    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X1Y104         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[5]/C
                         clock pessimism              0.110    15.699    
                         clock uncertainty           -0.225    15.474    
    SLICE_X1Y104         FDCE (Setup_fdce_C_CE)      -0.205    15.269    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[5]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.642ns (15.846%)  route 3.409ns (84.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 15.589 - 10.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.771     5.826    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y144         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.518     6.344 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           2.089     8.433    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.124     8.557 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.320     9.877    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X1Y104         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.732    15.589    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X1Y104         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[7]/C
                         clock pessimism              0.110    15.699    
                         clock uncertainty           -0.225    15.474    
    SLICE_X1Y104         FDCE (Setup_fdce_C_CE)      -0.205    15.269    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[7]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.642ns (15.846%)  route 3.409ns (84.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 15.589 - 10.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.771     5.826    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y144         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.518     6.344 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           2.089     8.433    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.124     8.557 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.320     9.877    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X1Y104         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.732    15.589    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X1Y104         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[8]/C
                         clock pessimism              0.110    15.699    
                         clock uncertainty           -0.225    15.474    
    SLICE_X1Y104         FDCE (Setup_fdce_C_CE)      -0.205    15.269    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[8]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.642ns (15.848%)  route 3.409ns (84.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 15.589 - 10.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.771     5.826    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y144         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.518     6.344 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           2.089     8.433    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.124     8.557 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.320     9.877    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X2Y103         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.732    15.589    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X2Y103         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[0]/C
                         clock pessimism              0.110    15.699    
                         clock uncertainty           -0.225    15.474    
    SLICE_X2Y103         FDCE (Setup_fdce_C_CE)      -0.169    15.305    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[0]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.642ns (15.848%)  route 3.409ns (84.152%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.589ns = ( 15.589 - 10.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.771     5.826    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y144         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.518     6.344 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           2.089     8.433    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.124     8.557 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          1.320     9.877    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X2Y103         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.732    15.589    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X2Y103         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]/C
                         clock pessimism              0.110    15.699    
                         clock uncertainty           -0.225    15.474    
    SLICE_X2Y103         FDCE (Setup_fdce_C_CE)      -0.169    15.305    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -9.877    
  -------------------------------------------------------------------
                         slack                                  5.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.209ns (24.577%)  route 0.641ns (75.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.623     1.761    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X8Y136         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_fdre_C_Q)         0.164     1.925 r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[0]/Q
                         net (fo=2, routed)           0.641     2.567    tangerineSOCInst/sdramDMAInst/pggDMARequestClkD2[0]
    SLICE_X8Y131         LUT3 (Prop_lut3_I0_O)        0.045     2.612 r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[0]_i_1/O
                         net (fo=1, routed)           0.000     2.612    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[0]_i_1_n_0
    SLICE_X8Y131         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.890     2.287    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X8Y131         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]/C
                         clock pessimism             -0.206     2.081    
                         clock uncertainty            0.225     2.306    
    SLICE_X8Y131         FDCE (Hold_fdce_C_D)         0.120     2.426    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.612    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.185ns (19.939%)  route 0.743ns (80.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.625     1.763    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X9Y139         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y139         FDRE (Prop_fdre_C_Q)         0.141     1.904 r  tangerineSOCInst/pixelGenGfxInst/pggDMARequest_reg[1]/Q
                         net (fo=2, routed)           0.743     2.647    tangerineSOCInst/sdramDMAInst/pggDMARequestClkD2[1]
    SLICE_X8Y131         LUT3 (Prop_lut3_I0_O)        0.044     2.691 r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[1]_i_1/O
                         net (fo=1, routed)           0.000     2.691    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched[1]_i_1_n_0
    SLICE_X8Y131         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.890     2.287    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X8Y131         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]/C
                         clock pessimism             -0.206     2.081    
                         clock uncertainty            0.225     2.306    
    SLICE_X8Y131         FDCE (Hold_fdce_C_D)         0.131     2.437    tangerineSOCInst/sdramDMAInst/ch3DmaRequestLatched_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.209ns (14.691%)  route 1.214ns (85.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.627     1.765    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y144         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.164     1.929 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           0.872     2.801    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.045     2.846 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.341     3.188    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X3Y108         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.928     2.325    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X3Y108         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[21]/C
                         clock pessimism             -0.206     2.119    
                         clock uncertainty            0.225     2.344    
    SLICE_X3Y108         FDCE (Hold_fdce_C_CE)       -0.039     2.305    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.209ns (14.691%)  route 1.214ns (85.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.627     1.765    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y144         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.164     1.929 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           0.872     2.801    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.045     2.846 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.341     3.188    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X3Y108         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.928     2.325    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X3Y108         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[22]/C
                         clock pessimism             -0.206     2.119    
                         clock uncertainty            0.225     2.344    
    SLICE_X3Y108         FDCE (Hold_fdce_C_CE)       -0.039     2.305    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.883ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.423ns  (logic 0.209ns (14.691%)  route 1.214ns (85.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.627     1.765    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y144         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.164     1.929 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           0.872     2.801    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.045     2.846 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.341     3.188    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X3Y108         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.928     2.325    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X3Y108         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]/C
                         clock pessimism             -0.206     2.119    
                         clock uncertainty            0.225     2.344    
    SLICE_X3Y108         FDCE (Hold_fdce_C_CE)       -0.039     2.305    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.209ns (14.273%)  route 1.255ns (85.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.627     1.765    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y144         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.164     1.929 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           0.872     2.801    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.045     2.846 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.383     3.230    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X1Y106         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.929     2.326    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X1Y106         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[13]/C
                         clock pessimism             -0.206     2.120    
                         clock uncertainty            0.225     2.345    
    SLICE_X1Y106         FDCE (Hold_fdce_C_CE)       -0.039     2.306    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.209ns (14.273%)  route 1.255ns (85.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.627     1.765    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y144         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.164     1.929 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           0.872     2.801    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.045     2.846 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.383     3.230    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X1Y106         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.929     2.326    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X1Y106         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[14]/C
                         clock pessimism             -0.206     2.120    
                         clock uncertainty            0.225     2.345    
    SLICE_X1Y106         FDCE (Hold_fdce_C_CE)       -0.039     2.306    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.209ns (14.273%)  route 1.255ns (85.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.627     1.765    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y144         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.164     1.929 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           0.872     2.801    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.045     2.846 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.383     3.230    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X1Y106         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.929     2.326    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X1Y106         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[15]/C
                         clock pessimism             -0.206     2.120    
                         clock uncertainty            0.225     2.345    
    SLICE_X1Y106         FDCE (Hold_fdce_C_CE)       -0.039     2.306    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.209ns (14.273%)  route 1.255ns (85.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.627     1.765    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y144         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.164     1.929 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           0.872     2.801    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.045     2.846 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.383     3.230    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X1Y106         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.929     2.326    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X1Y106         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[16]/C
                         clock pessimism             -0.206     2.120    
                         clock uncertainty            0.225     2.345    
    SLICE_X1Y106         FDCE (Hold_fdce_C_CE)       -0.039     2.306    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.306    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 tangerineSOCInst/pixelGenInst/pgVSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.209ns (14.030%)  route 1.281ns (85.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.627     1.765    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X8Y144         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgVSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y144         FDRE (Prop_fdre_C_Q)         0.164     1.929 r  tangerineSOCInst/pixelGenInst/pgVSync_reg/Q
                         net (fo=8, routed)           0.872     2.801    tangerineSOCInst/pixelGenInst/pgVSync
    SLICE_X3Y118         LUT2 (Prop_lut2_I0_O)        0.045     2.846 r  tangerineSOCInst/pixelGenInst/ch3DmaPointer[23]_i_1/O
                         net (fo=24, routed)          0.408     3.255    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]_0[0]
    SLICE_X3Y107         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.928     2.325    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X3Y107         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[17]/C
                         clock pessimism             -0.206     2.119    
                         clock uncertainty            0.225     2.344    
    SLICE_X3Y107         FDCE (Hold_fdce_C_CE)       -0.039     2.305    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.950    





---------------------------------------------------------------------------------------------------
From Clock:  clk50_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/usbHostInst/dout_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 1.480ns (21.954%)  route 5.262ns (78.046%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 15.495 - 10.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.771     5.826    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X8Y106         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     6.344 r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/Q
                         net (fo=10, routed)          1.483     7.827    tangerineSOCInst/picorv32Inst/Q[18]
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.152     7.979 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_10/O
                         net (fo=2, routed)           0.802     8.780    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_10_n_0
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.354     9.134 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_5/O
                         net (fo=48, routed)          1.136    10.270    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_5_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I1_O)        0.332    10.602 r  tangerineSOCInst/picorv32Inst/dout[31]_i_2/O
                         net (fo=34, routed)          1.054    11.656    tangerineSOCInst/picorv32Inst/mem_valid_reg_4
    SLICE_X9Y119         LUT3 (Prop_lut3_I2_O)        0.124    11.780 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1__0/O
                         net (fo=30, routed)          0.787    12.567    tangerineSOCInst/usbHostInst/dout_reg[2]_0
    SLICE_X8Y122         FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.638    15.495    tangerineSOCInst/usbHostInst/clk100
    SLICE_X8Y122         FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[15]/C
                         clock pessimism              0.110    15.605    
                         clock uncertainty           -0.214    15.390    
    SLICE_X8Y122         FDRE (Setup_fdre_C_R)       -0.524    14.866    tangerineSOCInst/usbHostInst/dout_reg[15]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/usbHostInst/dout_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 1.480ns (21.954%)  route 5.262ns (78.046%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 15.495 - 10.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.771     5.826    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X8Y106         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     6.344 r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/Q
                         net (fo=10, routed)          1.483     7.827    tangerineSOCInst/picorv32Inst/Q[18]
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.152     7.979 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_10/O
                         net (fo=2, routed)           0.802     8.780    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_10_n_0
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.354     9.134 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_5/O
                         net (fo=48, routed)          1.136    10.270    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_5_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I1_O)        0.332    10.602 r  tangerineSOCInst/picorv32Inst/dout[31]_i_2/O
                         net (fo=34, routed)          1.054    11.656    tangerineSOCInst/picorv32Inst/mem_valid_reg_4
    SLICE_X9Y119         LUT3 (Prop_lut3_I2_O)        0.124    11.780 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1__0/O
                         net (fo=30, routed)          0.787    12.567    tangerineSOCInst/usbHostInst/dout_reg[2]_0
    SLICE_X8Y122         FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.638    15.495    tangerineSOCInst/usbHostInst/clk100
    SLICE_X8Y122         FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[17]/C
                         clock pessimism              0.110    15.605    
                         clock uncertainty           -0.214    15.390    
    SLICE_X8Y122         FDRE (Setup_fdre_C_R)       -0.524    14.866    tangerineSOCInst/usbHostInst/dout_reg[17]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/usbHostInst/dout_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 1.480ns (21.954%)  route 5.262ns (78.046%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 15.495 - 10.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.771     5.826    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X8Y106         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     6.344 r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/Q
                         net (fo=10, routed)          1.483     7.827    tangerineSOCInst/picorv32Inst/Q[18]
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.152     7.979 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_10/O
                         net (fo=2, routed)           0.802     8.780    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_10_n_0
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.354     9.134 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_5/O
                         net (fo=48, routed)          1.136    10.270    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_5_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I1_O)        0.332    10.602 r  tangerineSOCInst/picorv32Inst/dout[31]_i_2/O
                         net (fo=34, routed)          1.054    11.656    tangerineSOCInst/picorv32Inst/mem_valid_reg_4
    SLICE_X9Y119         LUT3 (Prop_lut3_I2_O)        0.124    11.780 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1__0/O
                         net (fo=30, routed)          0.787    12.567    tangerineSOCInst/usbHostInst/dout_reg[2]_0
    SLICE_X8Y122         FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.638    15.495    tangerineSOCInst/usbHostInst/clk100
    SLICE_X8Y122         FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[19]/C
                         clock pessimism              0.110    15.605    
                         clock uncertainty           -0.214    15.390    
    SLICE_X8Y122         FDRE (Setup_fdre_C_R)       -0.524    14.866    tangerineSOCInst/usbHostInst/dout_reg[19]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/usbHostInst/dout_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 1.480ns (21.954%)  route 5.262ns (78.046%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 15.495 - 10.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.771     5.826    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X8Y106         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     6.344 r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/Q
                         net (fo=10, routed)          1.483     7.827    tangerineSOCInst/picorv32Inst/Q[18]
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.152     7.979 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_10/O
                         net (fo=2, routed)           0.802     8.780    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_10_n_0
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.354     9.134 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_5/O
                         net (fo=48, routed)          1.136    10.270    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_5_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I1_O)        0.332    10.602 r  tangerineSOCInst/picorv32Inst/dout[31]_i_2/O
                         net (fo=34, routed)          1.054    11.656    tangerineSOCInst/picorv32Inst/mem_valid_reg_4
    SLICE_X9Y119         LUT3 (Prop_lut3_I2_O)        0.124    11.780 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1__0/O
                         net (fo=30, routed)          0.787    12.567    tangerineSOCInst/usbHostInst/dout_reg[2]_0
    SLICE_X8Y122         FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.638    15.495    tangerineSOCInst/usbHostInst/clk100
    SLICE_X8Y122         FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[25]/C
                         clock pessimism              0.110    15.605    
                         clock uncertainty           -0.214    15.390    
    SLICE_X8Y122         FDRE (Setup_fdre_C_R)       -0.524    14.866    tangerineSOCInst/usbHostInst/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/usbHostInst/dout_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 1.480ns (21.954%)  route 5.262ns (78.046%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 15.495 - 10.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.771     5.826    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X8Y106         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     6.344 r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/Q
                         net (fo=10, routed)          1.483     7.827    tangerineSOCInst/picorv32Inst/Q[18]
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.152     7.979 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_10/O
                         net (fo=2, routed)           0.802     8.780    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_10_n_0
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.354     9.134 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_5/O
                         net (fo=48, routed)          1.136    10.270    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_5_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I1_O)        0.332    10.602 r  tangerineSOCInst/picorv32Inst/dout[31]_i_2/O
                         net (fo=34, routed)          1.054    11.656    tangerineSOCInst/picorv32Inst/mem_valid_reg_4
    SLICE_X9Y119         LUT3 (Prop_lut3_I2_O)        0.124    11.780 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1__0/O
                         net (fo=30, routed)          0.787    12.567    tangerineSOCInst/usbHostInst/dout_reg[2]_0
    SLICE_X8Y122         FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.638    15.495    tangerineSOCInst/usbHostInst/clk100
    SLICE_X8Y122         FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[28]/C
                         clock pessimism              0.110    15.605    
                         clock uncertainty           -0.214    15.390    
    SLICE_X8Y122         FDRE (Setup_fdre_C_R)       -0.524    14.866    tangerineSOCInst/usbHostInst/dout_reg[28]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/usbHostInst/dout_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 1.480ns (21.954%)  route 5.262ns (78.046%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 15.495 - 10.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.771     5.826    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X8Y106         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     6.344 r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/Q
                         net (fo=10, routed)          1.483     7.827    tangerineSOCInst/picorv32Inst/Q[18]
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.152     7.979 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_10/O
                         net (fo=2, routed)           0.802     8.780    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_10_n_0
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.354     9.134 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_5/O
                         net (fo=48, routed)          1.136    10.270    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_5_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I1_O)        0.332    10.602 r  tangerineSOCInst/picorv32Inst/dout[31]_i_2/O
                         net (fo=34, routed)          1.054    11.656    tangerineSOCInst/picorv32Inst/mem_valid_reg_4
    SLICE_X9Y119         LUT3 (Prop_lut3_I2_O)        0.124    11.780 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1__0/O
                         net (fo=30, routed)          0.787    12.567    tangerineSOCInst/usbHostInst/dout_reg[2]_0
    SLICE_X8Y122         FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.638    15.495    tangerineSOCInst/usbHostInst/clk100
    SLICE_X8Y122         FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[31]/C
                         clock pessimism              0.110    15.605    
                         clock uncertainty           -0.214    15.390    
    SLICE_X8Y122         FDRE (Setup_fdre_C_R)       -0.524    14.866    tangerineSOCInst/usbHostInst/dout_reg[31]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/usbHostInst/dout_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 1.480ns (21.954%)  route 5.262ns (78.046%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 15.495 - 10.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.771     5.826    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X8Y106         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     6.344 r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/Q
                         net (fo=10, routed)          1.483     7.827    tangerineSOCInst/picorv32Inst/Q[18]
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.152     7.979 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_10/O
                         net (fo=2, routed)           0.802     8.780    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_10_n_0
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.354     9.134 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_5/O
                         net (fo=48, routed)          1.136    10.270    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_5_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I1_O)        0.332    10.602 r  tangerineSOCInst/picorv32Inst/dout[31]_i_2/O
                         net (fo=34, routed)          1.054    11.656    tangerineSOCInst/picorv32Inst/mem_valid_reg_4
    SLICE_X9Y119         LUT3 (Prop_lut3_I2_O)        0.124    11.780 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1__0/O
                         net (fo=30, routed)          0.787    12.567    tangerineSOCInst/usbHostInst/dout_reg[2]_0
    SLICE_X9Y122         FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.638    15.495    tangerineSOCInst/usbHostInst/clk100
    SLICE_X9Y122         FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[13]/C
                         clock pessimism              0.110    15.605    
                         clock uncertainty           -0.214    15.390    
    SLICE_X9Y122         FDRE (Setup_fdre_C_R)       -0.429    14.961    tangerineSOCInst/usbHostInst/dout_reg[13]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/usbHostInst/dout_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 1.480ns (21.954%)  route 5.262ns (78.046%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 15.495 - 10.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.771     5.826    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X8Y106         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     6.344 r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/Q
                         net (fo=10, routed)          1.483     7.827    tangerineSOCInst/picorv32Inst/Q[18]
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.152     7.979 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_10/O
                         net (fo=2, routed)           0.802     8.780    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_10_n_0
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.354     9.134 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_5/O
                         net (fo=48, routed)          1.136    10.270    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_5_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I1_O)        0.332    10.602 r  tangerineSOCInst/picorv32Inst/dout[31]_i_2/O
                         net (fo=34, routed)          1.054    11.656    tangerineSOCInst/picorv32Inst/mem_valid_reg_4
    SLICE_X9Y119         LUT3 (Prop_lut3_I2_O)        0.124    11.780 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1__0/O
                         net (fo=30, routed)          0.787    12.567    tangerineSOCInst/usbHostInst/dout_reg[2]_0
    SLICE_X9Y122         FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.638    15.495    tangerineSOCInst/usbHostInst/clk100
    SLICE_X9Y122         FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[14]/C
                         clock pessimism              0.110    15.605    
                         clock uncertainty           -0.214    15.390    
    SLICE_X9Y122         FDRE (Setup_fdre_C_R)       -0.429    14.961    tangerineSOCInst/usbHostInst/dout_reg[14]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/usbHostInst/dout_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 1.480ns (21.954%)  route 5.262ns (78.046%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 15.495 - 10.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.771     5.826    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X8Y106         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     6.344 r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/Q
                         net (fo=10, routed)          1.483     7.827    tangerineSOCInst/picorv32Inst/Q[18]
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.152     7.979 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_10/O
                         net (fo=2, routed)           0.802     8.780    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_10_n_0
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.354     9.134 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_5/O
                         net (fo=48, routed)          1.136    10.270    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_5_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I1_O)        0.332    10.602 r  tangerineSOCInst/picorv32Inst/dout[31]_i_2/O
                         net (fo=34, routed)          1.054    11.656    tangerineSOCInst/picorv32Inst/mem_valid_reg_4
    SLICE_X9Y119         LUT3 (Prop_lut3_I2_O)        0.124    11.780 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1__0/O
                         net (fo=30, routed)          0.787    12.567    tangerineSOCInst/usbHostInst/dout_reg[2]_0
    SLICE_X9Y122         FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.638    15.495    tangerineSOCInst/usbHostInst/clk100
    SLICE_X9Y122         FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[16]/C
                         clock pessimism              0.110    15.605    
                         clock uncertainty           -0.214    15.390    
    SLICE_X9Y122         FDRE (Setup_fdre_C_R)       -0.429    14.961    tangerineSOCInst/usbHostInst/dout_reg[16]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/usbHostInst/dout_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 1.480ns (21.954%)  route 5.262ns (78.046%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 15.495 - 10.000 ) 
    Source Clock Delay      (SCD):    5.826ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.771     5.826    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X8Y106         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.518     6.344 r  tangerineSOCInst/picorv32Inst/mem_addr_reg[20]/Q
                         net (fo=10, routed)          1.483     7.827    tangerineSOCInst/picorv32Inst/Q[18]
    SLICE_X5Y97          LUT5 (Prop_lut5_I0_O)        0.152     7.979 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_10/O
                         net (fo=2, routed)           0.802     8.780    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_10_n_0
    SLICE_X5Y96          LUT3 (Prop_lut3_I1_O)        0.354     9.134 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_5/O
                         net (fo=48, routed)          1.136    10.270    tangerineSOCInst/picorv32Inst/mem_rdata_q[31]_i_5_n_0
    SLICE_X5Y107         LUT4 (Prop_lut4_I1_O)        0.332    10.602 r  tangerineSOCInst/picorv32Inst/dout[31]_i_2/O
                         net (fo=34, routed)          1.054    11.656    tangerineSOCInst/picorv32Inst/mem_valid_reg_4
    SLICE_X9Y119         LUT3 (Prop_lut3_I2_O)        0.124    11.780 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1__0/O
                         net (fo=30, routed)          0.787    12.567    tangerineSOCInst/usbHostInst/dout_reg[2]_0
    SLICE_X9Y122         FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    11.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    13.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    15.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494    12.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760    13.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    13.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.638    15.495    tangerineSOCInst/usbHostInst/clk100
    SLICE_X9Y122         FDRE                                         r  tangerineSOCInst/usbHostInst/dout_reg[18]/C
                         clock pessimism              0.110    15.605    
                         clock uncertainty           -0.214    15.390    
    SLICE_X9Y122         FDRE (Setup_fdre_C_R)       -0.429    14.961    tangerineSOCInst/usbHostInst/dout_reg[18]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -12.567    
  -------------------------------------------------------------------
                         slack                                  2.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramBA_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.190ns (29.637%)  route 0.451ns (70.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    1.764ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.626     1.764    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X9Y108         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141     1.905 r  tangerineSOCInst/picorv32Inst/mem_addr_reg[25]/Q
                         net (fo=4, routed)           0.331     2.236    tangerineSOCInst/sdramDMAInst/sdramBA_reg[1]_1[23]
    SLICE_X8Y120         LUT5 (Prop_lut5_I0_O)        0.049     2.285 r  tangerineSOCInst/sdramDMAInst/sdramBA[1]_i_2/O
                         net (fo=1, routed)           0.120     2.405    tangerineSOCInst/sdramDMAInst/sdramBA[1]_i_2_n_0
    SLICE_X11Y120        FDPE                                         r  tangerineSOCInst/sdramDMAInst/sdramBA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.888     2.285    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X11Y120        FDPE                                         r  tangerineSOCInst/sdramDMAInst/sdramBA_reg[1]/C
                         clock pessimism             -0.206     2.079    
                         clock uncertainty            0.214     2.293    
    SLICE_X11Y120        FDPE (Hold_fdpe_C_D)        -0.002     2.291    tangerineSOCInst/sdramDMAInst/sdramBA_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.209ns (26.333%)  route 0.585ns (73.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.627     1.765    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X10Y106        FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.164     1.929 r  tangerineSOCInst/picorv32Inst/mem_addr_reg[19]/Q
                         net (fo=1, routed)           0.585     2.514    tangerineSOCInst/sdramDMAInst/sdramBA_reg[1]_1[17]
    SLICE_X1Y105         LUT5 (Prop_lut5_I1_O)        0.045     2.559 r  tangerineSOCInst/sdramDMAInst/sdramA[8]_i_1/O
                         net (fo=1, routed)           0.000     2.559    tangerineSOCInst/sdramDMAInst/p_1_in[8]
    SLICE_X1Y105         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.929     2.326    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X1Y105         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[8]/C
                         clock pessimism             -0.206     2.120    
                         clock uncertainty            0.214     2.334    
    SLICE_X1Y105         FDCE (Hold_fdce_C_D)         0.092     2.426    tangerineSOCInst/sdramDMAInst/sdramA_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.003%)  route 0.589ns (75.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.655     1.793    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X3Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141     1.934 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[20]/Q
                         net (fo=2, routed)           0.589     2.523    tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart__0[20]
    SLICE_X3Y107         LUT5 (Prop_lut5_I0_O)        0.045     2.568 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[20]_i_1/O
                         net (fo=1, routed)           0.000     2.568    tangerineSOCInst/sdramDMAInst/ch3DmaPointer[20]_i_1_n_0
    SLICE_X3Y107         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.928     2.325    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X3Y107         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[20]/C
                         clock pessimism             -0.206     2.119    
                         clock uncertainty            0.214     2.333    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.092     2.425    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.209ns (29.546%)  route 0.498ns (70.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.724     1.863    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X2Y99          FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     2.027 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[1]/Q
                         net (fo=2, routed)           0.498     2.525    tangerineSOCInst/sdramDMAInst/Q[1]
    SLICE_X1Y103         LUT5 (Prop_lut5_I0_O)        0.045     2.570 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.570    tangerineSOCInst/sdramDMAInst/ch3DmaPointer[1]_i_1_n_0
    SLICE_X1Y103         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.929     2.326    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X1Y103         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[1]/C
                         clock pessimism             -0.206     2.120    
                         clock uncertainty            0.214     2.334    
    SLICE_X1Y103         FDCE (Hold_fdce_C_D)         0.091     2.425    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 tangerineSOCInst/tickTimerCounter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.186ns (23.744%)  route 0.597ns (76.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.649     1.787    tangerineSOCInst/clk50
    SLICE_X5Y116         FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.141     1.928 r  tangerineSOCInst/tickTimerCounter_reg[17]/Q
                         net (fo=2, routed)           0.597     2.526    tangerineSOCInst/picorv32Inst/tickTimerCounter_reg[17]
    SLICE_X5Y104         LUT4 (Prop_lut4_I2_O)        0.045     2.571 r  tangerineSOCInst/picorv32Inst/registersDoutForCPU[17]_i_1/O
                         net (fo=1, routed)           0.000     2.571    tangerineSOCInst/p_1_in__0[17]
    SLICE_X5Y104         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.928     2.325    tangerineSOCInst/clk100
    SLICE_X5Y104         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[17]/C
                         clock pessimism             -0.206     2.119    
                         clock uncertainty            0.214     2.333    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.091     2.424    tangerineSOCInst/registersDoutForCPU_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.209ns (26.792%)  route 0.571ns (73.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.656     1.794    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X2Y101         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     1.958 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[18]/Q
                         net (fo=2, routed)           0.571     2.529    tangerineSOCInst/sdramDMAInst/Q[5]
    SLICE_X3Y107         LUT5 (Prop_lut5_I0_O)        0.045     2.574 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[18]_i_1/O
                         net (fo=1, routed)           0.000     2.574    tangerineSOCInst/sdramDMAInst/ch3DmaPointer[18]_i_1_n_0
    SLICE_X3Y107         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.928     2.325    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X3Y107         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[18]/C
                         clock pessimism             -0.206     2.119    
                         clock uncertainty            0.214     2.333    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.092     2.425    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.226ns (28.680%)  route 0.562ns (71.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.655     1.793    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X3Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.128     1.921 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[23]/Q
                         net (fo=2, routed)           0.562     2.483    tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart__0[23]
    SLICE_X3Y108         LUT5 (Prop_lut5_I0_O)        0.098     2.581 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[23]_i_2/O
                         net (fo=1, routed)           0.000     2.581    tangerineSOCInst/sdramDMAInst/ch3DmaPointer[23]_i_2_n_0
    SLICE_X3Y108         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.928     2.325    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X3Y108         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]/C
                         clock pessimism             -0.206     2.119    
                         clock uncertainty            0.214     2.333    
    SLICE_X3Y108         FDCE (Hold_fdce_C_D)         0.092     2.425    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.246ns (32.780%)  route 0.504ns (67.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.724     1.863    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X2Y99          FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.148     2.011 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[4]/Q
                         net (fo=2, routed)           0.504     2.515    tangerineSOCInst/sdramDMAInst/Q[3]
    SLICE_X2Y103         LUT5 (Prop_lut5_I0_O)        0.098     2.613 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[4]_i_1/O
                         net (fo=1, routed)           0.000     2.613    tangerineSOCInst/sdramDMAInst/ch3DmaPointer[4]_i_1_n_0
    SLICE_X2Y103         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.929     2.326    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X2Y103         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]/C
                         clock pessimism             -0.206     2.120    
                         clock uncertainty            0.214     2.334    
    SLICE_X2Y103         FDCE (Hold_fdce_C_D)         0.120     2.454    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.613    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.209ns (26.269%)  route 0.587ns (73.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.656     1.794    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X2Y101         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_fdre_C_Q)         0.164     1.958 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[15]/Q
                         net (fo=2, routed)           0.587     2.545    tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart__0[15]
    SLICE_X1Y106         LUT5 (Prop_lut5_I0_O)        0.045     2.590 r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer[15]_i_1/O
                         net (fo=1, routed)           0.000     2.590    tangerineSOCInst/sdramDMAInst/ch3DmaPointer[15]_i_1_n_0
    SLICE_X1Y106         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.929     2.326    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X1Y106         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[15]/C
                         clock pessimism             -0.206     2.120    
                         clock uncertainty            0.214     2.334    
    SLICE_X1Y106         FDCE (Hold_fdce_C_D)         0.092     2.426    tangerineSOCInst/sdramDMAInst/ch3DmaPointer_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tangerineSOCInst/picorv32Inst/mem_wstrb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tangerineSOCInst/sdramDMAInst/sdramDQM_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk50_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.227ns (27.744%)  route 0.591ns (72.256%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.720     1.859    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X4Y96          FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_wstrb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.128     1.987 r  tangerineSOCInst/picorv32Inst/mem_wstrb_reg[2]/Q
                         net (fo=7, routed)           0.591     2.578    tangerineSOCInst/picorv32Inst/p_2_in
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.099     2.677 r  tangerineSOCInst/picorv32Inst/sdramDQM[3]_i_2/O
                         net (fo=1, routed)           0.000     2.677    tangerineSOCInst/sdramDMAInst/sdramDQM_reg[3]_1[3]
    SLICE_X4Y98          FDPE                                         r  tangerineSOCInst/sdramDMAInst/sdramDQM_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.999     2.396    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X4Y98          FDPE                                         r  tangerineSOCInst/sdramDMAInst/sdramDQM_reg[3]/C
                         clock pessimism             -0.206     2.190    
                         clock uncertainty            0.214     2.404    
    SLICE_X4Y98          FDPE (Hold_fdpe_C_D)         0.107     2.511    tangerineSOCInst/sdramDMAInst/sdramDQM_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk125_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.642ns (27.625%)  route 1.682ns (72.375%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 13.577 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.839     5.894    dvidInst/clk25
    SLICE_X6Y152         FDRE                                         r  dvidInst/latched_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y152         FDRE (Prop_fdre_C_Q)         0.518     6.412 r  dvidInst/latched_green_reg[4]/Q
                         net (fo=1, routed)           1.682     8.093    dvidInst/latched_green[4]
    SLICE_X5Y153         LUT3 (Prop_lut3_I2_O)        0.124     8.217 r  dvidInst/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     8.217    dvidInst/shift_green_1[4]
    SLICE_X5Y153         FDRE                                         r  dvidInst/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.721    13.577    dvidInst/clk125
    SLICE_X5Y153         FDRE                                         r  dvidInst/shift_green_reg[4]/C
                         clock pessimism              0.110    13.687    
                         clock uncertainty           -0.225    13.462    
    SLICE_X5Y153         FDRE (Setup_fdre_C_D)        0.031    13.493    dvidInst/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         13.493    
                         arrival time                          -8.217    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.278ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.716ns (30.827%)  route 1.607ns (69.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 13.577 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.839     5.894    dvidInst/clk25
    SLICE_X1Y156         FDRE                                         r  dvidInst/latched_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_fdre_C_Q)         0.419     6.313 r  dvidInst/latched_red_reg[6]/Q
                         net (fo=1, routed)           1.607     7.919    dvidInst/latched_red[6]
    SLICE_X1Y157         LUT3 (Prop_lut3_I2_O)        0.297     8.216 r  dvidInst/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     8.216    dvidInst/shift_red[6]
    SLICE_X1Y157         FDRE                                         r  dvidInst/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.721    13.577    dvidInst/clk125
    SLICE_X1Y157         FDRE                                         r  dvidInst/shift_red_reg[6]/C
                         clock pessimism              0.110    13.687    
                         clock uncertainty           -0.225    13.462    
    SLICE_X1Y157         FDRE (Setup_fdre_C_D)        0.032    13.494    dvidInst/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         13.494    
                         arrival time                          -8.216    
  -------------------------------------------------------------------
                         slack                                  5.278    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.580ns (25.951%)  route 1.655ns (74.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 13.578 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.839     5.894    dvidInst/clk25
    SLICE_X7Y152         FDRE                                         r  dvidInst/latched_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y152         FDRE (Prop_fdre_C_Q)         0.456     6.350 r  dvidInst/latched_green_reg[6]/Q
                         net (fo=1, routed)           1.655     8.004    dvidInst/latched_green[6]
    SLICE_X4Y152         LUT3 (Prop_lut3_I2_O)        0.124     8.128 r  dvidInst/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     8.128    dvidInst/shift_green_1[6]
    SLICE_X4Y152         FDRE                                         r  dvidInst/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.722    13.578    dvidInst/clk125
    SLICE_X4Y152         FDRE                                         r  dvidInst/shift_green_reg[6]/C
                         clock pessimism              0.110    13.688    
                         clock uncertainty           -0.225    13.463    
    SLICE_X4Y152         FDRE (Setup_fdre_C_D)        0.029    13.492    dvidInst/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         13.492    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.580ns (26.049%)  route 1.647ns (73.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 13.577 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.839     5.894    dvidInst/clk25
    SLICE_X7Y152         FDRE                                         r  dvidInst/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y152         FDRE (Prop_fdre_C_Q)         0.456     6.350 r  dvidInst/latched_green_reg[2]/Q
                         net (fo=1, routed)           1.647     7.996    dvidInst/latched_green[2]
    SLICE_X5Y153         LUT3 (Prop_lut3_I2_O)        0.124     8.120 r  dvidInst/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     8.120    dvidInst/shift_green_1[2]
    SLICE_X5Y153         FDRE                                         r  dvidInst/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.721    13.577    dvidInst/clk125
    SLICE_X5Y153         FDRE                                         r  dvidInst/shift_green_reg[2]/C
                         clock pessimism              0.110    13.687    
                         clock uncertainty           -0.225    13.462    
    SLICE_X5Y153         FDRE (Setup_fdre_C_D)        0.031    13.493    dvidInst/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         13.493    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.608ns (26.865%)  route 1.655ns (73.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.578ns = ( 13.578 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.839     5.894    dvidInst/clk25
    SLICE_X7Y152         FDRE                                         r  dvidInst/latched_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y152         FDRE (Prop_fdre_C_Q)         0.456     6.350 r  dvidInst/latched_green_reg[7]/Q
                         net (fo=1, routed)           1.655     8.005    dvidInst/latched_green[7]
    SLICE_X4Y152         LUT3 (Prop_lut3_I2_O)        0.152     8.157 r  dvidInst/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     8.157    dvidInst/shift_green_1[7]
    SLICE_X4Y152         FDRE                                         r  dvidInst/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.722    13.578    dvidInst/clk125
    SLICE_X4Y152         FDRE                                         r  dvidInst/shift_green_reg[7]/C
                         clock pessimism              0.110    13.688    
                         clock uncertainty           -0.225    13.463    
    SLICE_X4Y152         FDRE (Setup_fdre_C_D)        0.075    13.538    dvidInst/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         13.538    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.610ns (27.254%)  route 1.628ns (72.746%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 13.577 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.839     5.894    dvidInst/clk25
    SLICE_X1Y156         FDRE                                         r  dvidInst/latched_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_fdre_C_Q)         0.456     6.350 r  dvidInst/latched_red_reg[5]/Q
                         net (fo=1, routed)           1.628     7.978    dvidInst/latched_red[5]
    SLICE_X1Y157         LUT3 (Prop_lut3_I2_O)        0.154     8.132 r  dvidInst/shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     8.132    dvidInst/shift_red[5]
    SLICE_X1Y157         FDRE                                         r  dvidInst/shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.721    13.577    dvidInst/clk125
    SLICE_X1Y157         FDRE                                         r  dvidInst/shift_red_reg[5]/C
                         clock pessimism              0.110    13.687    
                         clock uncertainty           -0.225    13.462    
    SLICE_X1Y157         FDRE (Setup_fdre_C_D)        0.075    13.537    dvidInst/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 dvidInst/latched_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.672ns (30.088%)  route 1.561ns (69.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.590ns = ( 13.590 - 8.000 ) 
    Source Clock Delay      (SCD):    5.907ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.852     5.907    dvidInst/clk25
    SLICE_X2Y149         FDRE                                         r  dvidInst/latched_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.518     6.425 r  dvidInst/latched_blue_reg[5]/Q
                         net (fo=1, routed)           1.561     7.986    dvidInst/latched_blue[5]
    SLICE_X1Y148         LUT3 (Prop_lut3_I2_O)        0.154     8.140 r  dvidInst/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     8.140    dvidInst/shift_blue_0[5]
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.733    13.590    dvidInst/clk125
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[5]/C
                         clock pessimism              0.110    13.700    
                         clock uncertainty           -0.225    13.475    
    SLICE_X1Y148         FDRE (Setup_fdre_C_D)        0.075    13.550    dvidInst/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         13.550    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 dvidInst/latched_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.672ns (30.418%)  route 1.537ns (69.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 13.577 - 8.000 ) 
    Source Clock Delay      (SCD):    5.893ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.838     5.893    dvidInst/clk25
    SLICE_X6Y153         FDRE                                         r  dvidInst/latched_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y153         FDRE (Prop_fdre_C_Q)         0.518     6.411 r  dvidInst/latched_green_reg[5]/Q
                         net (fo=1, routed)           1.537     7.948    dvidInst/latched_green[5]
    SLICE_X5Y153         LUT3 (Prop_lut3_I2_O)        0.154     8.102 r  dvidInst/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     8.102    dvidInst/shift_green_1[5]
    SLICE_X5Y153         FDRE                                         r  dvidInst/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.721    13.577    dvidInst/clk125
    SLICE_X5Y153         FDRE                                         r  dvidInst/shift_green_reg[5]/C
                         clock pessimism              0.110    13.687    
                         clock uncertainty           -0.225    13.462    
    SLICE_X5Y153         FDRE (Setup_fdre_C_D)        0.075    13.537    dvidInst/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.715ns (33.220%)  route 1.437ns (66.780%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 13.577 - 8.000 ) 
    Source Clock Delay      (SCD):    5.894ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.839     5.894    dvidInst/clk25
    SLICE_X1Y156         FDRE                                         r  dvidInst/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_fdre_C_Q)         0.419     6.313 r  dvidInst/latched_red_reg[0]/Q
                         net (fo=1, routed)           1.437     7.750    dvidInst/latched_red[0]
    SLICE_X1Y157         LUT3 (Prop_lut3_I2_O)        0.296     8.046 r  dvidInst/shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     8.046    dvidInst/shift_red[0]
    SLICE_X1Y157         FDRE                                         r  dvidInst/shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.721    13.577    dvidInst/clk125
    SLICE_X1Y157         FDRE                                         r  dvidInst/shift_red_reg[0]/C
                         clock pessimism              0.110    13.687    
                         clock uncertainty           -0.225    13.462    
    SLICE_X1Y157         FDRE (Setup_fdre_C_D)        0.029    13.491    dvidInst/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                         13.491    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 dvidInst/latched_red_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_clk_wiz_0 rise@8.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.608ns (27.671%)  route 1.589ns (72.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.577ns = ( 13.577 - 8.000 ) 
    Source Clock Delay      (SCD):    5.893ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.838     5.893    dvidInst/clk25
    SLICE_X0Y157         FDRE                                         r  dvidInst/latched_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.456     6.349 r  dvidInst/latched_red_reg[3]/Q
                         net (fo=1, routed)           1.589     7.938    dvidInst/latched_red[3]
    SLICE_X1Y157         LUT3 (Prop_lut3_I2_O)        0.152     8.090 r  dvidInst/shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     8.090    dvidInst/shift_red[3]
    SLICE_X1Y157         FDRE                                         r  dvidInst/shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    U22                                               0.000     8.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     8.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     9.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    11.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    13.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.494    10.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    11.765    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.856 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.721    13.577    dvidInst/clk125
    SLICE_X1Y157         FDRE                                         r  dvidInst/shift_red_reg[3]/C
                         clock pessimism              0.110    13.687    
                         clock uncertainty           -0.225    13.462    
    SLICE_X1Y157         FDRE (Setup_fdre_C_D)        0.075    13.537    dvidInst/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                  5.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.183ns (23.548%)  route 0.594ns (76.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.656     1.794    dvidInst/clk25
    SLICE_X3Y148         FDRE                                         r  dvidInst/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y148         FDRE (Prop_fdre_C_Q)         0.141     1.935 r  dvidInst/latched_blue_reg[1]/Q
                         net (fo=1, routed)           0.594     2.529    dvidInst/latched_blue[1]
    SLICE_X1Y148         LUT3 (Prop_lut3_I2_O)        0.042     2.571 r  dvidInst/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.571    dvidInst/shift_blue_0[1]
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.930     2.327    dvidInst/clk125
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[1]/C
                         clock pessimism             -0.206     2.121    
                         clock uncertainty            0.225     2.346    
    SLICE_X1Y148         FDRE (Hold_fdre_C_D)         0.107     2.453    dvidInst/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.186ns (24.159%)  route 0.584ns (75.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.653     1.791    dvidInst/clk25
    SLICE_X1Y156         FDRE                                         r  dvidInst/latched_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  dvidInst/latched_red_reg[4]/Q
                         net (fo=1, routed)           0.584     2.516    dvidInst/latched_red[4]
    SLICE_X1Y157         LUT3 (Prop_lut3_I2_O)        0.045     2.561 r  dvidInst/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     2.561    dvidInst/shift_red[4]
    SLICE_X1Y157         FDRE                                         r  dvidInst/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.926     2.323    dvidInst/clk125
    SLICE_X1Y157         FDRE                                         r  dvidInst/shift_red_reg[4]/C
                         clock pessimism             -0.206     2.117    
                         clock uncertainty            0.225     2.342    
    SLICE_X1Y157         FDRE (Hold_fdre_C_D)         0.092     2.434    dvidInst/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.183ns (23.047%)  route 0.611ns (76.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.652     1.790    dvidInst/clk25
    SLICE_X0Y157         FDRE                                         r  dvidInst/latched_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.141     1.931 r  dvidInst/latched_red_reg[1]/Q
                         net (fo=1, routed)           0.611     2.542    dvidInst/latched_red[1]
    SLICE_X1Y157         LUT3 (Prop_lut3_I2_O)        0.042     2.584 r  dvidInst/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     2.584    dvidInst/shift_red[1]
    SLICE_X1Y157         FDRE                                         r  dvidInst/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.926     2.323    dvidInst/clk125
    SLICE_X1Y157         FDRE                                         r  dvidInst/shift_red_reg[1]/C
                         clock pessimism             -0.206     2.117    
                         clock uncertainty            0.225     2.342    
    SLICE_X1Y157         FDRE (Hold_fdre_C_D)         0.107     2.449    dvidInst/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.209ns (26.729%)  route 0.573ns (73.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.656     1.794    dvidInst/clk25
    SLICE_X2Y149         FDRE                                         r  dvidInst/latched_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.164     1.958 r  dvidInst/latched_blue_reg[6]/Q
                         net (fo=1, routed)           0.573     2.531    dvidInst/latched_blue[6]
    SLICE_X1Y148         LUT3 (Prop_lut3_I2_O)        0.045     2.576 r  dvidInst/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     2.576    dvidInst/shift_blue_0[6]
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.930     2.327    dvidInst/clk125
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[6]/C
                         clock pessimism             -0.206     2.121    
                         clock uncertainty            0.225     2.346    
    SLICE_X1Y148         FDRE (Hold_fdre_C_D)         0.092     2.438    dvidInst/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.209ns (26.045%)  route 0.593ns (73.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.655     1.793    dvidInst/clk25
    SLICE_X2Y145         FDRE                                         r  dvidInst/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y145         FDRE (Prop_fdre_C_Q)         0.164     1.957 r  dvidInst/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.593     2.551    dvidInst/latched_blue[0]
    SLICE_X1Y148         LUT3 (Prop_lut3_I2_O)        0.045     2.596 r  dvidInst/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     2.596    dvidInst/shift_blue_0[0]
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.930     2.327    dvidInst/clk125
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[0]/C
                         clock pessimism             -0.206     2.121    
                         clock uncertainty            0.225     2.346    
    SLICE_X1Y148         FDRE (Hold_fdre_C_D)         0.091     2.437    dvidInst/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.227ns (28.250%)  route 0.577ns (71.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.655     1.793    dvidInst/clk25
    SLICE_X4Y149         FDRE                                         r  dvidInst/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y149         FDRE (Prop_fdre_C_Q)         0.128     1.921 r  dvidInst/latched_blue_reg[4]/Q
                         net (fo=1, routed)           0.577     2.498    dvidInst/latched_blue[4]
    SLICE_X1Y148         LUT3 (Prop_lut3_I2_O)        0.099     2.597 r  dvidInst/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     2.597    dvidInst/shift_blue_0[4]
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.930     2.327    dvidInst/clk125
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[4]/C
                         clock pessimism             -0.206     2.121    
                         clock uncertainty            0.225     2.346    
    SLICE_X1Y148         FDRE (Hold_fdre_C_D)         0.092     2.438    dvidInst/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.183ns (22.129%)  route 0.644ns (77.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.656     1.794    dvidInst/clk25
    SLICE_X3Y149         FDRE                                         r  dvidInst/latched_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.141     1.935 r  dvidInst/latched_blue_reg[7]/Q
                         net (fo=1, routed)           0.644     2.579    dvidInst/latched_blue[7]
    SLICE_X1Y148         LUT3 (Prop_lut3_I2_O)        0.042     2.621 r  dvidInst/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     2.621    dvidInst/shift_blue_0[7]
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.930     2.327    dvidInst/clk125
    SLICE_X1Y148         FDRE                                         r  dvidInst/shift_blue_reg[7]/C
                         clock pessimism             -0.206     2.121    
                         clock uncertainty            0.225     2.346    
    SLICE_X1Y148         FDRE (Hold_fdre_C_D)         0.107     2.453    dvidInst/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dvidInst/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.186ns (22.919%)  route 0.626ns (77.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.653     1.791    dvidInst/clk25
    SLICE_X7Y152         FDRE                                         r  dvidInst/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y152         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  dvidInst/latched_green_reg[2]/Q
                         net (fo=1, routed)           0.626     2.558    dvidInst/latched_green[2]
    SLICE_X5Y153         LUT3 (Prop_lut3_I2_O)        0.045     2.603 r  dvidInst/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     2.603    dvidInst/shift_green_1[2]
    SLICE_X5Y153         FDRE                                         r  dvidInst/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.926     2.323    dvidInst/clk125
    SLICE_X5Y153         FDRE                                         r  dvidInst/shift_green_reg[2]/C
                         clock pessimism             -0.206     2.117    
                         clock uncertainty            0.225     2.342    
    SLICE_X5Y153         FDRE (Hold_fdre_C_D)         0.092     2.434    dvidInst/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dvidInst/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.141ns (18.080%)  route 0.639ns (81.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.653     1.791    dvidInst/clk25
    SLICE_X3Y156         FDRE                                         r  dvidInst/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDRE (Prop_fdre_C_Q)         0.141     1.932 r  dvidInst/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.639     2.571    dvidInst/latched_red[8]
    SLICE_X2Y157         FDRE                                         r  dvidInst/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.926     2.323    dvidInst/clk125
    SLICE_X2Y157         FDRE                                         r  dvidInst/shift_red_reg[8]/C
                         clock pessimism             -0.206     2.117    
                         clock uncertainty            0.225     2.342    
    SLICE_X2Y157         FDRE (Hold_fdre_C_D)         0.059     2.401    dvidInst/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 dvidInst/latched_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dvidInst/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.164ns (21.076%)  route 0.614ns (78.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.327ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.656     1.794    dvidInst/clk25
    SLICE_X2Y149         FDRE                                         r  dvidInst/latched_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.164     1.958 r  dvidInst/latched_blue_reg[9]/Q
                         net (fo=1, routed)           0.614     2.572    dvidInst/latched_blue[9]
    SLICE_X2Y148         FDRE                                         r  dvidInst/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.930     2.327    dvidInst/clk125
    SLICE_X2Y148         FDRE                                         r  dvidInst/shift_blue_reg[9]/C
                         clock pessimism             -0.206     2.121    
                         clock uncertainty            0.225     2.346    
    SLICE_X2Y148         FDRE (Hold_fdre_C_D)         0.052     2.398    dvidInst/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.398    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.359ns  (logic 1.304ns (20.507%)  route 5.055ns (79.493%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 45.588 - 40.000 ) 
    Source Clock Delay      (SCD):    5.906ns = ( 35.906 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.851    35.906    tangerineSOCInst/clk100
    SLICE_X5Y100         FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456    36.362 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=32, routed)          3.022    39.384    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[0]
    SLICE_X2Y141         LUT4 (Prop_lut4_I0_O)        0.124    39.508 r  tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_3/O
                         net (fo=4, routed)           0.771    40.279    tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_3_n_0
    SLICE_X4Y139         LUT5 (Prop_lut5_I0_O)        0.150    40.429 r  tangerineSOCInst/pixelGenInst/vgaRed[6]_i_7/O
                         net (fo=5, routed)           0.647    41.076    tangerineSOCInst/pixelGenInst/vgaRed[6]_i_7_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I0_O)        0.326    41.402 r  tangerineSOCInst/pixelGenInst/vgaRed[3]_i_3/O
                         net (fo=4, routed)           0.319    41.721    tangerineSOCInst/pixelGenInst/pgB_reg[6]_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I0_O)        0.124    41.845 r  tangerineSOCInst/pixelGenInst/vgaBlue[3]_i_2/O
                         net (fo=1, routed)           0.295    42.141    tangerineSOCInst/pixelGenInst/vgaBlue[3]_i_2_n_0
    SLICE_X1Y141         LUT5 (Prop_lut5_I0_O)        0.124    42.265 r  tangerineSOCInst/pixelGenInst/vgaBlue[3]_i_1/O
                         net (fo=1, routed)           0.000    42.265    tangerineSOCInst/pixelGenInst_n_41
    SLICE_X1Y141         FDRE                                         r  tangerineSOCInst/vgaBlue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.731    45.588    tangerineSOCInst/clk25
    SLICE_X1Y141         FDRE                                         r  tangerineSOCInst/vgaBlue_reg[3]/C
                         clock pessimism              0.110    45.698    
                         clock uncertainty           -0.225    45.473    
    SLICE_X1Y141         FDRE (Setup_fdre_C_D)        0.029    45.502    tangerineSOCInst/vgaBlue_reg[3]
  -------------------------------------------------------------------
                         required time                         45.502    
                         arrival time                         -42.265    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.262ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.336ns  (logic 1.304ns (20.582%)  route 5.032ns (79.418%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 45.588 - 40.000 ) 
    Source Clock Delay      (SCD):    5.906ns = ( 35.906 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.851    35.906    tangerineSOCInst/clk100
    SLICE_X5Y100         FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456    36.362 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=32, routed)          3.022    39.384    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[0]
    SLICE_X2Y141         LUT4 (Prop_lut4_I0_O)        0.124    39.508 r  tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_3/O
                         net (fo=4, routed)           0.771    40.279    tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_3_n_0
    SLICE_X4Y139         LUT5 (Prop_lut5_I0_O)        0.150    40.429 r  tangerineSOCInst/pixelGenInst/vgaRed[6]_i_7/O
                         net (fo=5, routed)           0.647    41.076    tangerineSOCInst/pixelGenInst/vgaRed[6]_i_7_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I0_O)        0.326    41.402 r  tangerineSOCInst/pixelGenInst/vgaRed[3]_i_3/O
                         net (fo=4, routed)           0.328    41.731    tangerineSOCInst/pixelGenInst/pgB_reg[6]_0
    SLICE_X3Y141         LUT6 (Prop_lut6_I0_O)        0.124    41.855 r  tangerineSOCInst/pixelGenInst/vgaRed[4]_i_2/O
                         net (fo=1, routed)           0.263    42.117    tangerineSOCInst/pixelGenInst/vgaRed[4]_i_2_n_0
    SLICE_X3Y141         LUT5 (Prop_lut5_I0_O)        0.124    42.241 r  tangerineSOCInst/pixelGenInst/vgaRed[4]_i_1/O
                         net (fo=1, routed)           0.000    42.241    tangerineSOCInst/pixelGenInst_n_34
    SLICE_X3Y141         FDRE                                         r  tangerineSOCInst/vgaRed_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.731    45.588    tangerineSOCInst/clk25
    SLICE_X3Y141         FDRE                                         r  tangerineSOCInst/vgaRed_reg[4]/C
                         clock pessimism              0.110    45.698    
                         clock uncertainty           -0.225    45.473    
    SLICE_X3Y141         FDRE (Setup_fdre_C_D)        0.031    45.504    tangerineSOCInst/vgaRed_reg[4]
  -------------------------------------------------------------------
                         required time                         45.504    
                         arrival time                         -42.241    
  -------------------------------------------------------------------
                         slack                                  3.262    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.247ns  (logic 1.180ns (18.890%)  route 5.067ns (81.110%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 45.588 - 40.000 ) 
    Source Clock Delay      (SCD):    5.906ns = ( 35.906 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.851    35.906    tangerineSOCInst/clk100
    SLICE_X5Y100         FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456    36.362 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=32, routed)          3.022    39.384    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[0]
    SLICE_X2Y141         LUT4 (Prop_lut4_I0_O)        0.124    39.508 r  tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_3/O
                         net (fo=4, routed)           0.771    40.279    tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_3_n_0
    SLICE_X4Y139         LUT5 (Prop_lut5_I0_O)        0.150    40.429 r  tangerineSOCInst/pixelGenInst/vgaRed[6]_i_7/O
                         net (fo=5, routed)           0.647    41.076    tangerineSOCInst/pixelGenInst/vgaRed[6]_i_7_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I0_O)        0.326    41.402 r  tangerineSOCInst/pixelGenInst/vgaRed[3]_i_3/O
                         net (fo=4, routed)           0.626    42.029    tangerineSOCInst/pixelGenGfxInst/vgaRed_reg[3]
    SLICE_X2Y141         LUT6 (Prop_lut6_I3_O)        0.124    42.153 r  tangerineSOCInst/pixelGenGfxInst/vgaBlue[4]_i_1/O
                         net (fo=1, routed)           0.000    42.153    tangerineSOCInst/pixelGenGfxInst_n_3
    SLICE_X2Y141         FDRE                                         r  tangerineSOCInst/vgaBlue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.731    45.588    tangerineSOCInst/clk25
    SLICE_X2Y141         FDRE                                         r  tangerineSOCInst/vgaBlue_reg[4]/C
                         clock pessimism              0.110    45.698    
                         clock uncertainty           -0.225    45.473    
    SLICE_X2Y141         FDRE (Setup_fdre_C_D)        0.077    45.550    tangerineSOCInst/vgaBlue_reg[4]
  -------------------------------------------------------------------
                         required time                         45.550    
                         arrival time                         -42.153    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        6.072ns  (logic 1.180ns (19.435%)  route 4.892ns (80.565%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 45.587 - 40.000 ) 
    Source Clock Delay      (SCD):    5.906ns = ( 35.906 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.851    35.906    tangerineSOCInst/clk100
    SLICE_X5Y100         FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456    36.362 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=32, routed)          3.022    39.384    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[0]
    SLICE_X2Y141         LUT4 (Prop_lut4_I0_O)        0.124    39.508 r  tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_3/O
                         net (fo=4, routed)           0.771    40.279    tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_3_n_0
    SLICE_X4Y139         LUT5 (Prop_lut5_I0_O)        0.150    40.429 r  tangerineSOCInst/pixelGenInst/vgaRed[6]_i_7/O
                         net (fo=5, routed)           0.666    41.095    tangerineSOCInst/pixelGenInst/vgaRed[6]_i_7_n_0
    SLICE_X1Y139         LUT5 (Prop_lut5_I1_O)        0.326    41.421 r  tangerineSOCInst/pixelGenInst/vgaBlue[5]_i_3/O
                         net (fo=1, routed)           0.433    41.853    tangerineSOCInst/pixelGenGfxInst/vgaBlue_reg[5]
    SLICE_X1Y139         LUT6 (Prop_lut6_I3_O)        0.124    41.977 r  tangerineSOCInst/pixelGenGfxInst/vgaBlue[5]_i_1/O
                         net (fo=1, routed)           0.000    41.977    tangerineSOCInst/pixelGenGfxInst_n_2
    SLICE_X1Y139         FDRE                                         r  tangerineSOCInst/vgaBlue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.730    45.587    tangerineSOCInst/clk25
    SLICE_X1Y139         FDRE                                         r  tangerineSOCInst/vgaBlue_reg[5]/C
                         clock pessimism              0.110    45.697    
                         clock uncertainty           -0.225    45.472    
    SLICE_X1Y139         FDRE (Setup_fdre_C_D)        0.029    45.501    tangerineSOCInst/vgaBlue_reg[5]
  -------------------------------------------------------------------
                         required time                         45.501    
                         arrival time                         -41.977    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.996ns  (logic 1.696ns (28.286%)  route 4.300ns (71.714%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 45.587 - 40.000 ) 
    Source Clock Delay      (SCD):    5.906ns = ( 35.906 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.851    35.906    tangerineSOCInst/clk100
    SLICE_X5Y100         FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456    36.362 r  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=17, routed)          2.304    38.666    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X3Y141         LUT5 (Prop_lut5_I1_O)        0.150    38.816 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_9/O
                         net (fo=1, routed)           0.557    39.373    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_9_n_0
    SLICE_X3Y140         LUT5 (Prop_lut5_I0_O)        0.320    39.693 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5/O
                         net (fo=2, routed)           0.601    40.294    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5_n_0
    SLICE_X1Y140         LUT5 (Prop_lut5_I0_O)        0.320    40.614 r  tangerineSOCInst/pixelGenGfxInst/vgaBlue[7]_i_3/O
                         net (fo=4, routed)           0.535    41.149    tangerineSOCInst/pixelGenGfxInst/vgaBlue[7]_i_3_n_0
    SLICE_X4Y140         LUT6 (Prop_lut6_I2_O)        0.326    41.475 r  tangerineSOCInst/pixelGenGfxInst/vgaGreen[2]_i_2/O
                         net (fo=1, routed)           0.303    41.778    tangerineSOCInst/pixelGenInst/vgaGreen_reg[2]
    SLICE_X4Y141         LUT6 (Prop_lut6_I0_O)        0.124    41.902 r  tangerineSOCInst/pixelGenInst/vgaGreen[2]_i_1/O
                         net (fo=1, routed)           0.000    41.902    tangerineSOCInst/pixelGenInst_n_23
    SLICE_X4Y141         FDRE                                         r  tangerineSOCInst/vgaGreen_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.730    45.587    tangerineSOCInst/clk25
    SLICE_X4Y141         FDRE                                         r  tangerineSOCInst/vgaGreen_reg[2]/C
                         clock pessimism              0.110    45.697    
                         clock uncertainty           -0.225    45.472    
    SLICE_X4Y141         FDRE (Setup_fdre_C_D)        0.029    45.501    tangerineSOCInst/vgaGreen_reg[2]
  -------------------------------------------------------------------
                         required time                         45.501    
                         arrival time                         -41.902    
  -------------------------------------------------------------------
                         slack                                  3.599    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.988ns  (logic 1.180ns (19.707%)  route 4.808ns (80.293%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 45.587 - 40.000 ) 
    Source Clock Delay      (SCD):    5.906ns = ( 35.906 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.851    35.906    tangerineSOCInst/clk100
    SLICE_X5Y100         FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456    36.362 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=32, routed)          3.022    39.384    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[0]
    SLICE_X2Y141         LUT4 (Prop_lut4_I0_O)        0.124    39.508 r  tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_3/O
                         net (fo=4, routed)           0.771    40.279    tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_3_n_0
    SLICE_X4Y139         LUT5 (Prop_lut5_I0_O)        0.150    40.429 r  tangerineSOCInst/pixelGenInst/vgaRed[6]_i_7/O
                         net (fo=5, routed)           0.647    41.076    tangerineSOCInst/pixelGenInst/vgaRed[6]_i_7_n_0
    SLICE_X2Y139         LUT5 (Prop_lut5_I0_O)        0.326    41.402 r  tangerineSOCInst/pixelGenInst/vgaRed[3]_i_3/O
                         net (fo=4, routed)           0.367    41.770    tangerineSOCInst/pixelGenGfxInst/vgaRed_reg[3]
    SLICE_X3Y139         LUT6 (Prop_lut6_I3_O)        0.124    41.894 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[3]_i_1/O
                         net (fo=1, routed)           0.000    41.894    tangerineSOCInst/pixelGenGfxInst_n_28
    SLICE_X3Y139         FDRE                                         r  tangerineSOCInst/vgaRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.730    45.587    tangerineSOCInst/clk25
    SLICE_X3Y139         FDRE                                         r  tangerineSOCInst/vgaRed_reg[3]/C
                         clock pessimism              0.110    45.697    
                         clock uncertainty           -0.225    45.472    
    SLICE_X3Y139         FDRE (Setup_fdre_C_D)        0.029    45.501    tangerineSOCInst/vgaRed_reg[3]
  -------------------------------------------------------------------
                         required time                         45.501    
                         arrival time                         -41.894    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.829ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.817ns  (logic 1.703ns (29.276%)  route 4.114ns (70.724%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.588ns = ( 45.588 - 40.000 ) 
    Source Clock Delay      (SCD):    5.906ns = ( 35.906 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.851    35.906    tangerineSOCInst/clk100
    SLICE_X5Y100         FDRE                                         r  tangerineSOCInst/vmMode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456    36.362 r  tangerineSOCInst/vmMode_reg[1]/Q
                         net (fo=17, routed)          2.304    38.666    tangerineSOCInst/pixelGenGfxInst/Q[1]
    SLICE_X3Y141         LUT5 (Prop_lut5_I1_O)        0.150    38.816 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_9/O
                         net (fo=1, routed)           0.557    39.373    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_9_n_0
    SLICE_X3Y140         LUT5 (Prop_lut5_I0_O)        0.320    39.693 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5/O
                         net (fo=2, routed)           0.473    40.166    tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_5_n_0
    SLICE_X3Y140         LUT5 (Prop_lut5_I0_O)        0.321    40.487 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_3/O
                         net (fo=4, routed)           0.497    40.985    tangerineSOCInst/pixelGenGfxInst/pggB_reg[5]_0
    SLICE_X2Y141         LUT6 (Prop_lut6_I1_O)        0.332    41.317 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[7]_i_4/O
                         net (fo=1, routed)           0.282    41.599    tangerineSOCInst/pixelGenInst/vgaRed_reg[7]_0
    SLICE_X2Y141         LUT6 (Prop_lut6_I5_O)        0.124    41.723 r  tangerineSOCInst/pixelGenInst/vgaRed[7]_i_1/O
                         net (fo=1, routed)           0.000    41.723    tangerineSOCInst/pixelGenInst_n_33
    SLICE_X2Y141         FDRE                                         r  tangerineSOCInst/vgaRed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.731    45.588    tangerineSOCInst/clk25
    SLICE_X2Y141         FDRE                                         r  tangerineSOCInst/vgaRed_reg[7]/C
                         clock pessimism              0.110    45.698    
                         clock uncertainty           -0.225    45.473    
    SLICE_X2Y141         FDRE (Setup_fdre_C_D)        0.079    45.552    tangerineSOCInst/vgaRed_reg[7]
  -------------------------------------------------------------------
                         required time                         45.552    
                         arrival time                         -41.723    
  -------------------------------------------------------------------
                         slack                                  3.829    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.803ns  (logic 1.180ns (20.335%)  route 4.623ns (79.665%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 45.587 - 40.000 ) 
    Source Clock Delay      (SCD):    5.906ns = ( 35.906 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.851    35.906    tangerineSOCInst/clk100
    SLICE_X5Y100         FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456    36.362 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=32, routed)          3.022    39.384    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[0]
    SLICE_X2Y141         LUT4 (Prop_lut4_I0_O)        0.124    39.508 r  tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_3/O
                         net (fo=4, routed)           0.771    40.279    tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_3_n_0
    SLICE_X4Y139         LUT5 (Prop_lut5_I0_O)        0.150    40.429 r  tangerineSOCInst/pixelGenInst/vgaRed[6]_i_7/O
                         net (fo=5, routed)           0.378    40.807    tangerineSOCInst/pixelGenInst/vgaRed[6]_i_7_n_0
    SLICE_X2Y140         LUT5 (Prop_lut5_I1_O)        0.326    41.133 r  tangerineSOCInst/pixelGenInst/vgaRed[6]_i_4/O
                         net (fo=1, routed)           0.452    41.585    tangerineSOCInst/pixelGenGfxInst/vgaRed_reg[6]
    SLICE_X2Y140         LUT6 (Prop_lut6_I3_O)        0.124    41.709 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[6]_i_1/O
                         net (fo=1, routed)           0.000    41.709    tangerineSOCInst/pixelGenGfxInst_n_26
    SLICE_X2Y140         FDRE                                         r  tangerineSOCInst/vgaRed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.730    45.587    tangerineSOCInst/clk25
    SLICE_X2Y140         FDRE                                         r  tangerineSOCInst/vgaRed_reg[6]/C
                         clock pessimism              0.110    45.697    
                         clock uncertainty           -0.225    45.472    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.077    45.549    tangerineSOCInst/vgaRed_reg[6]
  -------------------------------------------------------------------
                         required time                         45.549    
                         arrival time                         -41.709    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaGreen_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.754ns  (logic 1.180ns (20.509%)  route 4.574ns (79.491%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.586ns = ( 45.586 - 40.000 ) 
    Source Clock Delay      (SCD):    5.906ns = ( 35.906 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.851    35.906    tangerineSOCInst/clk100
    SLICE_X5Y100         FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456    36.362 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=32, routed)          3.022    39.384    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[0]
    SLICE_X2Y141         LUT4 (Prop_lut4_I0_O)        0.124    39.508 r  tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_3/O
                         net (fo=4, routed)           0.771    40.279    tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_3_n_0
    SLICE_X4Y139         LUT5 (Prop_lut5_I0_O)        0.150    40.429 r  tangerineSOCInst/pixelGenInst/vgaRed[6]_i_7/O
                         net (fo=5, routed)           0.488    40.917    tangerineSOCInst/pixelGenInst/vgaRed[6]_i_7_n_0
    SLICE_X4Y139         LUT5 (Prop_lut5_I1_O)        0.326    41.243 r  tangerineSOCInst/pixelGenInst/vgaGreen[5]_i_4/O
                         net (fo=1, routed)           0.292    41.536    tangerineSOCInst/pixelGenGfxInst/vgaGreen_reg[5]
    SLICE_X5Y140         LUT6 (Prop_lut6_I3_O)        0.124    41.660 r  tangerineSOCInst/pixelGenGfxInst/vgaGreen[5]_i_1/O
                         net (fo=1, routed)           0.000    41.660    tangerineSOCInst/pixelGenGfxInst_n_18
    SLICE_X5Y140         FDRE                                         r  tangerineSOCInst/vgaGreen_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.729    45.586    tangerineSOCInst/clk25
    SLICE_X5Y140         FDRE                                         r  tangerineSOCInst/vgaGreen_reg[5]/C
                         clock pessimism              0.110    45.696    
                         clock uncertainty           -0.225    45.471    
    SLICE_X5Y140         FDRE (Setup_fdre_C_D)        0.031    45.502    tangerineSOCInst/vgaGreen_reg[5]
  -------------------------------------------------------------------
                         required time                         45.502    
                         arrival time                         -41.660    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.857ns  (required time - arrival time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk100_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        5.740ns  (logic 1.180ns (20.559%)  route 4.560ns (79.441%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.587ns = ( 45.587 - 40.000 ) 
    Source Clock Delay      (SCD):    5.906ns = ( 35.906 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    U22                                               0.000    30.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    30.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    31.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    33.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    35.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    32.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    33.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    34.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.851    35.906    tangerineSOCInst/clk100
    SLICE_X5Y100         FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.456    36.362 f  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=32, routed)          3.022    39.384    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[0]
    SLICE_X2Y141         LUT4 (Prop_lut4_I0_O)        0.124    39.508 r  tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_3/O
                         net (fo=4, routed)           0.771    40.279    tangerineSOCInst/pixelGenInst/vgaGreen[4]_i_3_n_0
    SLICE_X4Y139         LUT5 (Prop_lut5_I0_O)        0.150    40.429 r  tangerineSOCInst/pixelGenInst/vgaRed[6]_i_7/O
                         net (fo=5, routed)           0.474    40.903    tangerineSOCInst/pixelGenInst/vgaRed[6]_i_7_n_0
    SLICE_X1Y139         LUT5 (Prop_lut5_I1_O)        0.326    41.229 r  tangerineSOCInst/pixelGenInst/vgaBlue[6]_i_3/O
                         net (fo=1, routed)           0.292    41.521    tangerineSOCInst/pixelGenGfxInst/vgaBlue_reg[6]
    SLICE_X1Y140         LUT6 (Prop_lut6_I3_O)        0.124    41.645 r  tangerineSOCInst/pixelGenGfxInst/vgaBlue[6]_i_1/O
                         net (fo=1, routed)           0.000    41.645    tangerineSOCInst/pixelGenGfxInst_n_1
    SLICE_X1Y140         FDRE                                         r  tangerineSOCInst/vgaBlue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    U22                                               0.000    40.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    40.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    41.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    43.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    45.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494    42.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    43.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    43.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.730    45.587    tangerineSOCInst/clk25
    SLICE_X1Y140         FDRE                                         r  tangerineSOCInst/vgaBlue_reg[6]/C
                         clock pessimism              0.110    45.697    
                         clock uncertainty           -0.225    45.472    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.031    45.503    tangerineSOCInst/vgaBlue_reg[6]
  -------------------------------------------------------------------
                         required time                         45.503    
                         arrival time                         -41.645    
  -------------------------------------------------------------------
                         slack                                  3.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.292%)  route 0.580ns (75.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.724     1.863    tangerineSOCInst/clk100
    SLICE_X1Y98          FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=4, routed)           0.580     2.584    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[3]
    SLICE_X2Y119         LUT6 (Prop_lut6_I5_O)        0.045     2.629 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[1]_i_1/O
                         net (fo=1, routed)           0.000     2.629    tangerineSOCInst/pixelGenInst/pgState__0[1]
    SLICE_X2Y119         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.919     2.316    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X2Y119         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/C
                         clock pessimism             -0.206     2.110    
                         clock uncertainty            0.225     2.335    
    SLICE_X2Y119         FDRE (Hold_fdre_C_D)         0.121     2.456    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaBlue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.098ns  (logic 0.186ns (16.942%)  route 0.912ns (83.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.655     1.793    tangerineSOCInst/clk100
    SLICE_X5Y100         FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.934 r  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=32, routed)          0.912     2.846    tangerineSOCInst/pixelGenGfxInst/Q[0]
    SLICE_X1Y139         LUT6 (Prop_lut6_I5_O)        0.045     2.891 r  tangerineSOCInst/pixelGenGfxInst/vgaBlue[5]_i_1/O
                         net (fo=1, routed)           0.000     2.891    tangerineSOCInst/pixelGenGfxInst_n_2
    SLICE_X1Y139         FDRE                                         r  tangerineSOCInst/vgaBlue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.927     2.324    tangerineSOCInst/clk25
    SLICE_X1Y139         FDRE                                         r  tangerineSOCInst/vgaBlue_reg[5]/C
                         clock pessimism             -0.206     2.118    
                         clock uncertainty            0.225     2.343    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.091     2.434    tangerineSOCInst/vgaBlue_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.891    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.345ns (32.373%)  route 0.721ns (67.627%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.724     1.863    tangerineSOCInst/clk100
    SLICE_X1Y98          FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     2.004 r  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=4, routed)           0.552     2.556    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[3]
    SLICE_X2Y120         LUT5 (Prop_lut5_I1_O)        0.048     2.604 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[4]_i_6/O
                         net (fo=1, routed)           0.057     2.661    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[4]_i_6_n_0
    SLICE_X2Y120         LUT6 (Prop_lut6_I5_O)        0.111     2.772 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[4]_i_4/O
                         net (fo=1, routed)           0.111     2.884    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[4]_i_4_n_0
    SLICE_X3Y120         LUT6 (Prop_lut6_I4_O)        0.045     2.929 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[4]_i_1/O
                         net (fo=1, routed)           0.000     2.929    tangerineSOCInst/pixelGenInst/pgState__0[4]
    SLICE_X3Y120         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.918     2.315    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X3Y120         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]/C
                         clock pessimism             -0.206     2.109    
                         clock uncertainty            0.225     2.334    
    SLICE_X3Y120         FDRE (Hold_fdre_C_D)         0.091     2.425    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.929    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.441%)  route 0.823ns (81.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.724     1.863    tangerineSOCInst/clk100
    SLICE_X1Y98          FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     2.004 f  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=4, routed)           0.690     2.694    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[3]
    SLICE_X2Y120         LUT6 (Prop_lut6_I3_O)        0.045     2.739 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.132     2.872    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.919     2.316    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X2Y119         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]/C
                         clock pessimism             -0.206     2.110    
                         clock uncertainty            0.225     2.335    
    SLICE_X2Y119         FDRE (Hold_fdre_C_CE)       -0.016     2.319    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.186ns (18.441%)  route 0.823ns (81.559%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.724     1.863    tangerineSOCInst/clk100
    SLICE_X1Y98          FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     2.004 f  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=4, routed)           0.690     2.694    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[3]
    SLICE_X2Y120         LUT6 (Prop_lut6_I3_O)        0.045     2.739 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.132     2.872    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X2Y119         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.919     2.316    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X2Y119         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[3]/C
                         clock pessimism             -0.206     2.110    
                         clock uncertainty            0.225     2.335    
    SLICE_X2Y119         FDRE (Hold_fdre_C_CE)       -0.016     2.319    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.016ns  (logic 0.186ns (18.306%)  route 0.830ns (81.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.724     1.863    tangerineSOCInst/clk100
    SLICE_X1Y98          FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     2.004 f  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=4, routed)           0.690     2.694    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[3]
    SLICE_X2Y120         LUT6 (Prop_lut6_I3_O)        0.045     2.739 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.140     2.879    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X3Y120         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.918     2.315    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X3Y120         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]/C
                         clock pessimism             -0.206     2.109    
                         clock uncertainty            0.225     2.334    
    SLICE_X3Y120         FDRE (Hold_fdre_C_CE)       -0.039     2.295    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.879    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.231ns (19.458%)  route 0.956ns (80.542%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.721     1.860    tangerineSOCInst/clk100
    SLICE_X5Y98          FDRE                                         r  tangerineSOCInst/vmMode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141     2.001 r  tangerineSOCInst/vmMode_reg[5]/Q
                         net (fo=6, routed)           0.867     2.868    tangerineSOCInst/pixelGenGfxInst/Q[3]
    SLICE_X6Y137         LUT6 (Prop_lut6_I3_O)        0.045     2.913 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[0]_i_2/O
                         net (fo=1, routed)           0.089     3.002    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[0]_i_2_n_0
    SLICE_X6Y137         LUT6 (Prop_lut6_I1_O)        0.045     3.047 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[0]_i_1/O
                         net (fo=1, routed)           0.000     3.047    tangerineSOCInst/pixelGenGfxInst/pggState__0[0]
    SLICE_X6Y137         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.924     2.321    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X6Y137         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[0]/C
                         clock pessimism             -0.206     2.115    
                         clock uncertainty            0.225     2.340    
    SLICE_X6Y137         FDRE (Hold_fdre_C_D)         0.121     2.461    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.231ns (19.742%)  route 0.939ns (80.258%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.321ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.721     1.860    tangerineSOCInst/clk100
    SLICE_X5Y98          FDRE                                         r  tangerineSOCInst/vmMode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141     2.001 r  tangerineSOCInst/vmMode_reg[5]/Q
                         net (fo=6, routed)           0.804     2.805    tangerineSOCInst/pixelGenGfxInst/Q[3]
    SLICE_X5Y137         LUT6 (Prop_lut6_I1_O)        0.045     2.850 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[1]_i_3/O
                         net (fo=1, routed)           0.135     2.985    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[1]_i_3_n_0
    SLICE_X5Y137         LUT6 (Prop_lut6_I3_O)        0.045     3.030 r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState[1]_i_1/O
                         net (fo=1, routed)           0.000     3.030    tangerineSOCInst/pixelGenGfxInst/pggState__0[1]
    SLICE_X5Y137         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.924     2.321    tangerineSOCInst/pixelGenGfxInst/clk25
    SLICE_X5Y137         FDRE                                         r  tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[1]/C
                         clock pessimism             -0.206     2.115    
                         clock uncertainty            0.225     2.340    
    SLICE_X5Y137         FDRE (Hold_fdre_C_D)         0.091     2.431    tangerineSOCInst/pixelGenGfxInst/FSM_sequential_pggState_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.431    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.611ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/vgaRed_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.186ns (14.846%)  route 1.067ns (85.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.655     1.793    tangerineSOCInst/clk100
    SLICE_X5Y100         FDRE                                         r  tangerineSOCInst/vmMode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.934 r  tangerineSOCInst/vmMode_reg[0]/Q
                         net (fo=32, routed)          1.067     3.001    tangerineSOCInst/pixelGenGfxInst/Q[0]
    SLICE_X3Y139         LUT6 (Prop_lut6_I5_O)        0.045     3.046 r  tangerineSOCInst/pixelGenGfxInst/vgaRed[5]_i_1/O
                         net (fo=1, routed)           0.000     3.046    tangerineSOCInst/pixelGenGfxInst_n_27
    SLICE_X3Y139         FDRE                                         r  tangerineSOCInst/vgaRed_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.927     2.324    tangerineSOCInst/clk25
    SLICE_X3Y139         FDRE                                         r  tangerineSOCInst/vgaRed_reg[5]/C
                         clock pessimism             -0.206     2.118    
                         clock uncertainty            0.225     2.343    
    SLICE_X3Y139         FDRE (Hold_fdre_C_D)         0.092     2.435    tangerineSOCInst/vgaRed_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.611    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 tangerineSOCInst/vmMode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.186ns (17.420%)  route 0.882ns (82.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.724     1.863    tangerineSOCInst/clk100
    SLICE_X1Y98          FDRE                                         r  tangerineSOCInst/vmMode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     2.004 f  tangerineSOCInst/vmMode_reg[3]/Q
                         net (fo=4, routed)           0.690     2.694    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]_0[3]
    SLICE_X2Y120         LUT6 (Prop_lut6_I3_O)        0.045     2.739 r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1/O
                         net (fo=6, routed)           0.192     2.931    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState[5]_i_1_n_0
    SLICE_X4Y120         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.917     2.314    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X4Y120         FDRE                                         r  tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]/C
                         clock pessimism             -0.206     2.108    
                         clock uncertainty            0.225     2.333    
    SLICE_X4Y120         FDRE (Hold_fdre_C_CE)       -0.039     2.294    tangerineSOCInst/pixelGenInst/FSM_sequential_pgState_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.637    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk50_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.471ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.052ns  (logic 1.401ns (27.730%)  route 3.651ns (72.270%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.676ns = ( 25.676 - 20.000 ) 
    Source Clock Delay      (SCD):    6.078ns = ( 16.078 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         2.023    16.078    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X6Y95          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518    16.596 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/Q
                         net (fo=1, routed)           0.738    17.334    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_1[15]
    SLICE_X9Y90          LUT6 (Prop_lut6_I0_O)        0.124    17.458 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2/O
                         net (fo=1, routed)           0.934    18.392    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    18.516 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1/O
                         net (fo=20, routed)          1.164    19.680    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124    19.804 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    19.804    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X12Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    20.018 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.815    20.833    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X11Y98         LUT6 (Prop_lut6_I4_O)        0.297    21.130 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[17]_i_1/O
                         net (fo=1, routed)           0.000    21.130    tangerineSOCInst/picorv32Inst/reg_out[17]
    SLICE_X11Y98         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.820    25.676    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X11Y98         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[17]/C
                         clock pessimism              0.110    25.786    
                         clock uncertainty           -0.214    25.572    
    SLICE_X11Y98         FDRE (Setup_fdre_C_D)        0.029    25.601    tangerineSOCInst/picorv32Inst/reg_out_reg[17]
  -------------------------------------------------------------------
                         required time                         25.601    
                         arrival time                         -21.130    
  -------------------------------------------------------------------
                         slack                                  4.471    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.004ns  (logic 1.401ns (28.000%)  route 3.603ns (72.000%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.675ns = ( 25.675 - 20.000 ) 
    Source Clock Delay      (SCD):    6.078ns = ( 16.078 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         2.023    16.078    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X6Y95          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518    16.596 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/Q
                         net (fo=1, routed)           0.738    17.334    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_1[15]
    SLICE_X9Y90          LUT6 (Prop_lut6_I0_O)        0.124    17.458 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2/O
                         net (fo=1, routed)           0.934    18.392    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    18.516 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1/O
                         net (fo=20, routed)          1.164    19.680    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124    19.804 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    19.804    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X12Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    20.018 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.766    20.784    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X17Y99         LUT5 (Prop_lut5_I1_O)        0.297    21.081 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[7]_i_1/O
                         net (fo=1, routed)           0.000    21.081    tangerineSOCInst/picorv32Inst/reg_out[7]
    SLICE_X17Y99         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.819    25.675    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X17Y99         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[7]/C
                         clock pessimism              0.110    25.785    
                         clock uncertainty           -0.214    25.571    
    SLICE_X17Y99         FDRE (Setup_fdre_C_D)        0.029    25.600    tangerineSOCInst/picorv32Inst/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         25.600    
                         arrival time                         -21.081    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/pcpi_mul/rd_reg__0/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.563ns  (logic 0.952ns (20.863%)  route 3.611ns (79.137%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.596ns = ( 25.596 - 20.000 ) 
    Source Clock Delay      (SCD):    5.905ns = ( 15.905 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.850    15.905    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y106         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.456    16.361 r  tangerineSOCInst/sdramDMAInst/ch0Ready_reg/Q
                         net (fo=3, routed)           0.636    16.997    tangerineSOCInst/picorv32Inst/pcpi_mul/ch0Ready
    SLICE_X7Y98          LUT6 (Prop_lut6_I1_O)        0.124    17.121 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_5/O
                         net (fo=2, routed)           0.728    17.848    tangerineSOCInst/picorv32Inst/pcpi_mul/ch0Ready_reg
    SLICE_X5Y97          LUT5 (Prop_lut5_I3_O)        0.124    17.972 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_2/O
                         net (fo=65, routed)          0.492    18.464    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_valid_reg
    SLICE_X6Y96          LUT6 (Prop_lut6_I3_O)        0.124    18.588 f  tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0_i_19/O
                         net (fo=4, routed)           0.886    19.474    tangerineSOCInst/picorv32Inst/pcpi_mul/cpuResetn_reg
    SLICE_X13Y95         LUT6 (Prop_lut6_I1_O)        0.124    19.598 r  tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0_i_1/O
                         net (fo=34, routed)          0.870    20.468    tangerineSOCInst/picorv32Inst/pcpi_mul/E[0]
    DSP48_X1Y41          DSP48E1                                      r  tangerineSOCInst/picorv32Inst/pcpi_mul/rd_reg__0/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.740    25.596    tangerineSOCInst/picorv32Inst/pcpi_mul/clk50
    DSP48_X1Y41          DSP48E1                                      r  tangerineSOCInst/picorv32Inst/pcpi_mul/rd_reg__0/CLK
                         clock pessimism              0.110    25.706    
                         clock uncertainty           -0.214    25.492    
    DSP48_X1Y41          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.497    24.995    tangerineSOCInst/picorv32Inst/pcpi_mul/rd_reg__0
  -------------------------------------------------------------------
                         required time                         24.995    
                         arrival time                         -20.468    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_op1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.755ns  (logic 0.952ns (20.023%)  route 3.803ns (79.977%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns = ( 25.509 - 20.000 ) 
    Source Clock Delay      (SCD):    5.905ns = ( 15.905 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.850    15.905    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y106         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.456    16.361 r  tangerineSOCInst/sdramDMAInst/ch0Ready_reg/Q
                         net (fo=3, routed)           0.636    16.997    tangerineSOCInst/picorv32Inst/pcpi_mul/ch0Ready
    SLICE_X7Y98          LUT6 (Prop_lut6_I1_O)        0.124    17.121 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_5/O
                         net (fo=2, routed)           0.728    17.848    tangerineSOCInst/picorv32Inst/pcpi_mul/ch0Ready_reg
    SLICE_X5Y97          LUT5 (Prop_lut5_I3_O)        0.124    17.972 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_2/O
                         net (fo=65, routed)          0.492    18.464    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_valid_reg
    SLICE_X6Y96          LUT6 (Prop_lut6_I3_O)        0.124    18.588 f  tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0_i_19/O
                         net (fo=4, routed)           0.886    19.474    tangerineSOCInst/picorv32Inst/pcpi_mul/cpuResetn_reg
    SLICE_X13Y95         LUT6 (Prop_lut6_I1_O)        0.124    19.598 r  tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0_i_1/O
                         net (fo=34, routed)          1.061    20.659    tangerineSOCInst/picorv32Inst/pcpi_mul_n_44
    SLICE_X13Y107        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_op1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.652    25.509    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X13Y107        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_op1_reg[24]/C
                         clock pessimism              0.110    25.619    
                         clock uncertainty           -0.214    25.404    
    SLICE_X13Y107        FDRE (Setup_fdre_C_CE)      -0.205    25.199    tangerineSOCInst/picorv32Inst/reg_op1_reg[24]
  -------------------------------------------------------------------
                         required time                         25.199    
                         arrival time                         -20.659    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Ready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_op1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.755ns  (logic 0.952ns (20.023%)  route 3.803ns (79.977%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.509ns = ( 25.509 - 20.000 ) 
    Source Clock Delay      (SCD):    5.905ns = ( 15.905 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.850    15.905    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y106         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.456    16.361 r  tangerineSOCInst/sdramDMAInst/ch0Ready_reg/Q
                         net (fo=3, routed)           0.636    16.997    tangerineSOCInst/picorv32Inst/pcpi_mul/ch0Ready
    SLICE_X7Y98          LUT6 (Prop_lut6_I1_O)        0.124    17.121 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_5/O
                         net (fo=2, routed)           0.728    17.848    tangerineSOCInst/picorv32Inst/pcpi_mul/ch0Ready_reg
    SLICE_X5Y97          LUT5 (Prop_lut5_I3_O)        0.124    17.972 r  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_2/O
                         net (fo=65, routed)          0.492    18.464    tangerineSOCInst/picorv32Inst/pcpi_mul/mem_valid_reg
    SLICE_X6Y96          LUT6 (Prop_lut6_I3_O)        0.124    18.588 f  tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0_i_19/O
                         net (fo=4, routed)           0.886    19.474    tangerineSOCInst/picorv32Inst/pcpi_mul/cpuResetn_reg
    SLICE_X13Y95         LUT6 (Prop_lut6_I1_O)        0.124    19.598 r  tangerineSOCInst/picorv32Inst/pcpi_mul/rd0__0_i_1/O
                         net (fo=34, routed)          1.061    20.659    tangerineSOCInst/picorv32Inst/pcpi_mul_n_44
    SLICE_X13Y107        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_op1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.652    25.509    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X13Y107        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_op1_reg[26]/C
                         clock pessimism              0.110    25.619    
                         clock uncertainty           -0.214    25.404    
    SLICE_X13Y107        FDRE (Setup_fdre_C_CE)      -0.205    25.199    tangerineSOCInst/picorv32Inst/reg_op1_reg[26]
  -------------------------------------------------------------------
                         required time                         25.199    
                         arrival time                         -20.659    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.972ns  (logic 1.401ns (28.176%)  route 3.571ns (71.824%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.675ns = ( 25.675 - 20.000 ) 
    Source Clock Delay      (SCD):    6.078ns = ( 16.078 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         2.023    16.078    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X6Y95          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518    16.596 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/Q
                         net (fo=1, routed)           0.738    17.334    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_1[15]
    SLICE_X9Y90          LUT6 (Prop_lut6_I0_O)        0.124    17.458 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2/O
                         net (fo=1, routed)           0.934    18.392    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    18.516 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1/O
                         net (fo=20, routed)          1.164    19.680    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124    19.804 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    19.804    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X12Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    20.018 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.735    20.753    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X13Y98         LUT6 (Prop_lut6_I4_O)        0.297    21.050 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[30]_i_1/O
                         net (fo=1, routed)           0.000    21.050    tangerineSOCInst/picorv32Inst/reg_out[30]
    SLICE_X13Y98         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.819    25.675    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X13Y98         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[30]/C
                         clock pessimism              0.110    25.785    
                         clock uncertainty           -0.214    25.571    
    SLICE_X13Y98         FDRE (Setup_fdre_C_D)        0.029    25.600    tangerineSOCInst/picorv32Inst/reg_out_reg[30]
  -------------------------------------------------------------------
                         required time                         25.600    
                         arrival time                         -21.050    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.570ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.954ns  (logic 1.401ns (28.279%)  route 3.553ns (71.721%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.674ns = ( 25.674 - 20.000 ) 
    Source Clock Delay      (SCD):    6.078ns = ( 16.078 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         2.023    16.078    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X6Y95          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518    16.596 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/Q
                         net (fo=1, routed)           0.738    17.334    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_1[15]
    SLICE_X9Y90          LUT6 (Prop_lut6_I0_O)        0.124    17.458 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2/O
                         net (fo=1, routed)           0.934    18.392    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    18.516 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1/O
                         net (fo=20, routed)          1.164    19.680    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124    19.804 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    19.804    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X12Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    20.018 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.717    20.735    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X17Y96         LUT6 (Prop_lut6_I4_O)        0.297    21.032 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[29]_i_1/O
                         net (fo=1, routed)           0.000    21.032    tangerineSOCInst/picorv32Inst/reg_out[29]
    SLICE_X17Y96         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.818    25.674    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X17Y96         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[29]/C
                         clock pessimism              0.110    25.784    
                         clock uncertainty           -0.214    25.570    
    SLICE_X17Y96         FDRE (Setup_fdre_C_D)        0.032    25.602    tangerineSOCInst/picorv32Inst/reg_out_reg[29]
  -------------------------------------------------------------------
                         required time                         25.602    
                         arrival time                         -21.032    
  -------------------------------------------------------------------
                         slack                                  4.570    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.951ns  (logic 1.401ns (28.296%)  route 3.550ns (71.704%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.674ns = ( 25.674 - 20.000 ) 
    Source Clock Delay      (SCD):    6.078ns = ( 16.078 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         2.023    16.078    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X6Y95          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518    16.596 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/Q
                         net (fo=1, routed)           0.738    17.334    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_1[15]
    SLICE_X9Y90          LUT6 (Prop_lut6_I0_O)        0.124    17.458 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2/O
                         net (fo=1, routed)           0.934    18.392    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    18.516 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1/O
                         net (fo=20, routed)          1.164    19.680    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124    19.804 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    19.804    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X12Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    20.018 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.714    20.732    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X17Y96         LUT6 (Prop_lut6_I4_O)        0.297    21.029 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[23]_i_1/O
                         net (fo=1, routed)           0.000    21.029    tangerineSOCInst/picorv32Inst/reg_out[23]
    SLICE_X17Y96         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.818    25.674    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X17Y96         FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[23]/C
                         clock pessimism              0.110    25.784    
                         clock uncertainty           -0.214    25.570    
    SLICE_X17Y96         FDRE (Setup_fdre_C_D)        0.031    25.601    tangerineSOCInst/picorv32Inst/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                         25.601    
                         arrival time                         -21.029    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.827ns  (logic 1.401ns (29.023%)  route 3.426ns (70.977%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.511ns = ( 25.511 - 20.000 ) 
    Source Clock Delay      (SCD):    6.078ns = ( 16.078 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         2.023    16.078    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X6Y95          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518    16.596 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/Q
                         net (fo=1, routed)           0.738    17.334    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_1[15]
    SLICE_X9Y90          LUT6 (Prop_lut6_I0_O)        0.124    17.458 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2/O
                         net (fo=1, routed)           0.934    18.392    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    18.516 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1/O
                         net (fo=20, routed)          1.164    19.680    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124    19.804 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    19.804    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X12Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    20.018 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.590    20.608    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X12Y100        LUT6 (Prop_lut6_I4_O)        0.297    20.905 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[21]_i_1/O
                         net (fo=1, routed)           0.000    20.905    tangerineSOCInst/picorv32Inst/reg_out[21]
    SLICE_X12Y100        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.654    25.511    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X12Y100        FDRE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[21]/C
                         clock pessimism              0.110    25.621    
                         clock uncertainty           -0.214    25.406    
    SLICE_X12Y100        FDRE (Setup_fdre_C_D)        0.081    25.487    tangerineSOCInst/picorv32Inst/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                         25.487    
                         arrival time                         -20.905    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.656ns  (required time - arrival time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/reg_out_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk50_clk_wiz_0 rise@20.000ns - clk100_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        4.915ns  (logic 1.401ns (28.502%)  route 3.514ns (71.498%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.676ns = ( 25.676 - 20.000 ) 
    Source Clock Delay      (SCD):    6.078ns = ( 16.078 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    U22                                               0.000    10.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701    12.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    14.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         2.023    16.078    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X6Y95          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518    16.596 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[15]/Q
                         net (fo=1, routed)           0.738    17.334    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_1[15]
    SLICE_X9Y90          LUT6 (Prop_lut6_I0_O)        0.124    17.458 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2/O
                         net (fo=1, routed)           0.934    18.392    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_2_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    18.516 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1/O
                         net (fo=20, routed)          1.164    19.680    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0
    SLICE_X12Y96         LUT6 (Prop_lut6_I1_O)        0.124    19.804 r  tangerineSOCInst/picorv32Inst/reg_out[31]_i_11/O
                         net (fo=1, routed)           0.000    19.804    tangerineSOCInst/picorv32Inst/reg_out[31]_i_11_n_0
    SLICE_X12Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    20.018 r  tangerineSOCInst/picorv32Inst/reg_out_reg[31]_i_4/O
                         net (fo=25, routed)          0.678    20.696    tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out_reg[7]
    SLICE_X10Y97         LUT5 (Prop_lut5_I0_O)        0.297    20.993 r  tangerineSOCInst/picorv32Inst/pcpi_mul/reg_out[14]_i_1/O
                         net (fo=1, routed)           0.000    20.993    tangerineSOCInst/picorv32Inst/reg_out[14]
    SLICE_X10Y97         FDSE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U22                                               0.000    20.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000    20.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431    21.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334    23.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643    25.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494    22.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760    23.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.820    25.676    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X10Y97         FDSE                                         r  tangerineSOCInst/picorv32Inst/reg_out_reg[14]/C
                         clock pessimism              0.110    25.786    
                         clock uncertainty           -0.214    25.572    
    SLICE_X10Y97         FDSE (Setup_fdse_C_D)        0.077    25.649    tangerineSOCInst/picorv32Inst/reg_out_reg[14]
  -------------------------------------------------------------------
                         required time                         25.649    
                         arrival time                         -20.993    
  -------------------------------------------------------------------
                         slack                                  4.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 tangerineSOCInst/registersDoutForCPU_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.274%)  route 0.496ns (72.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.721     1.860    tangerineSOCInst/clk100
    SLICE_X5Y99          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141     2.001 r  tangerineSOCInst/registersDoutForCPU_reg[11]/Q
                         net (fo=1, routed)           0.283     2.284    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[11]
    SLICE_X8Y97          LUT6 (Prop_lut6_I2_O)        0.045     2.329 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[11]_i_1/O
                         net (fo=4, routed)           0.213     2.542    tangerineSOCInst/picorv32Inst/mem_rdata_q[11]_i_1_n_0
    SLICE_X12Y97         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.970     2.367    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X12Y97         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[11]/C
                         clock pessimism             -0.206     2.161    
                         clock uncertainty            0.214     2.375    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.059     2.434    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.434    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/decoded_rd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.276ns (35.585%)  route 0.500ns (64.415%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.693     1.832    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X13Y93         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.141     1.973 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/Q
                         net (fo=1, routed)           0.158     2.131    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_1[7]
    SLICE_X13Y93         LUT6 (Prop_lut6_I0_O)        0.045     2.176 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[7]_i_2/O
                         net (fo=1, routed)           0.135     2.311    tangerineSOCInst/picorv32Inst/mem_rdata_q[7]_i_2_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I0_O)        0.045     2.356 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[7]_i_1/O
                         net (fo=4, routed)           0.207     2.562    tangerineSOCInst/picorv32Inst/mem_rdata_q[7]_i_1_n_0
    SLICE_X14Y95         LUT3 (Prop_lut3_I2_O)        0.045     2.607 r  tangerineSOCInst/picorv32Inst/decoded_rd[0]_i_1/O
                         net (fo=1, routed)           0.000     2.607    tangerineSOCInst/picorv32Inst/decoded_rd[0]_i_1_n_0
    SLICE_X14Y95         FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_rd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.969     2.366    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X14Y95         FDRE                                         r  tangerineSOCInst/picorv32Inst/decoded_rd_reg[0]/C
                         clock pessimism             -0.206     2.160    
                         clock uncertainty            0.214     2.374    
    SLICE_X14Y95         FDRE (Hold_fdre_C_D)         0.120     2.494    tangerineSOCInst/picorv32Inst/decoded_rd_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 tangerineSOCInst/UARTInst/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/mem_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.276ns (35.301%)  route 0.506ns (64.699%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.721     1.860    tangerineSOCInst/UARTInst/clk100
    SLICE_X7Y98          FDRE                                         r  tangerineSOCInst/UARTInst/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     2.001 f  tangerineSOCInst/UARTInst/ready_reg/Q
                         net (fo=6, routed)           0.200     2.201    tangerineSOCInst/picorv32Inst/pcpi_mul/ready
    SLICE_X5Y96          LUT6 (Prop_lut6_I2_O)        0.045     2.246 f  tangerineSOCInst/picorv32Inst/pcpi_mul/mem_rdata_q[14]_i_4/O
                         net (fo=3, routed)           0.146     2.392    tangerineSOCInst/picorv32Inst/pcpi_mul_n_7
    SLICE_X5Y97          LUT4 (Prop_lut4_I3_O)        0.045     2.437 f  tangerineSOCInst/picorv32Inst/mem_valid_i_2/O
                         net (fo=1, routed)           0.159     2.597    tangerineSOCInst/picorv32Inst/mem_valid_i_2_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.045     2.642 r  tangerineSOCInst/picorv32Inst/mem_valid_i_1/O
                         net (fo=1, routed)           0.000     2.642    tangerineSOCInst/picorv32Inst/mem_valid_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.998     2.395    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X6Y94          FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_valid_reg/C
                         clock pessimism             -0.206     2.189    
                         clock uncertainty            0.214     2.403    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.120     2.523    tangerineSOCInst/picorv32Inst/mem_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 tangerineSOCInst/registersDoutForCPU_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.832%)  route 0.629ns (77.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.654     1.792    tangerineSOCInst/clk100
    SLICE_X5Y104         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.141     1.933 r  tangerineSOCInst/registersDoutForCPU_reg[28]/Q
                         net (fo=2, routed)           0.367     2.300    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[28]
    SLICE_X8Y98          LUT5 (Prop_lut5_I2_O)        0.045     2.345 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[28]_i_1/O
                         net (fo=4, routed)           0.262     2.607    tangerineSOCInst/picorv32Inst/mem_rdata_q[28]_i_1_n_0
    SLICE_X12Y97         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.970     2.367    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X12Y97         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[28]/C
                         clock pessimism             -0.206     2.161    
                         clock uncertainty            0.214     2.375    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.063     2.438    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.438    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 tangerineSOCInst/registersDoutForCPU_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.532%)  route 0.639ns (77.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.654     1.792    tangerineSOCInst/clk100
    SLICE_X4Y103         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.933 r  tangerineSOCInst/registersDoutForCPU_reg[20]/Q
                         net (fo=2, routed)           0.253     2.186    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[20]
    SLICE_X6Y103         LUT6 (Prop_lut6_I2_O)        0.045     2.231 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[20]_i_1/O
                         net (fo=4, routed)           0.387     2.618    tangerineSOCInst/picorv32Inst/mem_rdata_q[20]_i_1_n_0
    SLICE_X9Y98          FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.971     2.368    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X9Y98          FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[20]/C
                         clock pessimism             -0.206     2.162    
                         clock uncertainty            0.214     2.376    
    SLICE_X9Y98          FDRE (Hold_fdre_C_D)         0.066     2.442    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.442    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 tangerineSOCInst/registersDoutForCPU_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.877%)  route 0.593ns (76.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.721     1.860    tangerineSOCInst/clk100
    SLICE_X4Y99          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     2.001 r  tangerineSOCInst/registersDoutForCPU_reg[9]/Q
                         net (fo=1, routed)           0.314     2.314    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[9]
    SLICE_X8Y99          LUT6 (Prop_lut6_I2_O)        0.045     2.359 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[9]_i_1/O
                         net (fo=4, routed)           0.279     2.639    tangerineSOCInst/picorv32Inst/mem_rdata_q[9]_i_1_n_0
    SLICE_X15Y96         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.969     2.366    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X15Y96         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[9]/C
                         clock pessimism             -0.206     2.160    
                         clock uncertainty            0.214     2.374    
    SLICE_X15Y96         FDRE (Hold_fdre_C_D)         0.072     2.446    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.231ns (28.647%)  route 0.575ns (71.353%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.693     1.832    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X13Y93         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.141     1.973 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[7]/Q
                         net (fo=1, routed)           0.158     2.131    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_1[7]
    SLICE_X13Y93         LUT6 (Prop_lut6_I0_O)        0.045     2.176 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[7]_i_2/O
                         net (fo=1, routed)           0.135     2.311    tangerineSOCInst/picorv32Inst/mem_rdata_q[7]_i_2_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I0_O)        0.045     2.356 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[7]_i_1/O
                         net (fo=4, routed)           0.282     2.638    tangerineSOCInst/picorv32Inst/mem_rdata_q[7]_i_1_n_0
    SLICE_X15Y96         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.969     2.366    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X15Y96         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[7]/C
                         clock pessimism             -0.206     2.160    
                         clock uncertainty            0.214     2.374    
    SLICE_X15Y96         FDRE (Hold_fdre_C_D)         0.070     2.444    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 tangerineSOCInst/sdramDMAInst/ch0Dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.254ns (30.521%)  route 0.578ns (69.479%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.693     1.832    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X10Y94         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.164     1.996 r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[0]/Q
                         net (fo=2, routed)           0.275     2.271    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_1[0]
    SLICE_X10Y94         LUT6 (Prop_lut6_I3_O)        0.045     2.316 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[0]_i_2/O
                         net (fo=1, routed)           0.303     2.619    tangerineSOCInst/picorv32Inst/mem_rdata_q[0]_i_2_n_0
    SLICE_X11Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.664 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.664    tangerineSOCInst/picorv32Inst/mem_rdata_q[0]_i_1_n_0
    SLICE_X11Y93         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.970     2.367    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X11Y93         FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[0]/C
                         clock pessimism             -0.206     2.161    
                         clock uncertainty            0.214     2.375    
    SLICE_X11Y93         FDRE (Hold_fdre_C_D)         0.091     2.466    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 tangerineSOCInst/registersDoutForCPU_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.231ns (27.533%)  route 0.608ns (72.467%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.721     1.860    tangerineSOCInst/clk100
    SLICE_X4Y99          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     2.001 r  tangerineSOCInst/registersDoutForCPU_reg[1]/Q
                         net (fo=2, routed)           0.387     2.387    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[1]
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.045     2.432 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[1]_i_2/O
                         net (fo=1, routed)           0.221     2.654    tangerineSOCInst/picorv32Inst/mem_rdata_q[1]_i_2_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I2_O)        0.045     2.699 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.699    tangerineSOCInst/picorv32Inst/mem_rdata_q[1]_i_1_n_0
    SLICE_X5Y95          FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.998     2.395    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X5Y95          FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[1]/C
                         clock pessimism             -0.206     2.189    
                         clock uncertainty            0.214     2.403    
    SLICE_X5Y95          FDRE (Hold_fdre_C_D)         0.092     2.495    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.495    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 tangerineSOCInst/registersDoutForCPU_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk50_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk50_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.209ns (23.877%)  route 0.666ns (76.122%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.656     1.794    tangerineSOCInst/clk100
    SLICE_X2Y100         FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.958 r  tangerineSOCInst/registersDoutForCPU_reg[15]/Q
                         net (fo=1, routed)           0.222     2.181    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[31]_0[15]
    SLICE_X6Y100         LUT6 (Prop_lut6_I2_O)        0.045     2.226 r  tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1/O
                         net (fo=20, routed)          0.444     2.670    tangerineSOCInst/picorv32Inst/mem_rdata_q[15]_i_1_n_0
    SLICE_X9Y97          FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.971     2.368    tangerineSOCInst/picorv32Inst/clk50
    SLICE_X9Y97          FDRE                                         r  tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[15]/C
                         clock pessimism             -0.206     2.162    
                         clock uncertainty            0.214     2.376    
    SLICE_X9Y97          FDRE (Hold_fdre_C_D)         0.070     2.446    tangerineSOCInst/picorv32Inst/mem_rdata_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.446    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.223    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.436ns  (logic 0.220ns (2.332%)  route 9.216ns (97.668%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.095     9.436    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X17Y91         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.817     5.673    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X17Y91         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.255ns  (logic 0.220ns (2.377%)  route 9.035ns (97.623%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         1.914     9.255    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X13Y132        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.645     5.502    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X13Y132        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.252ns  (logic 0.220ns (2.378%)  route 9.032ns (97.622%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         1.911     9.252    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X17Y131        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.642     5.499    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X17Y131        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.122ns  (logic 0.071ns (1.722%)  route 4.051ns (98.278%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         3.166     3.166    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     3.211 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     3.425    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.451 r  reset_BUFG_inst/O
                         net (fo=540, routed)         0.671     4.122    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X17Y131        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.889     2.286    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X17Y131        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.125ns  (logic 0.071ns (1.721%)  route 4.054ns (98.279%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         3.166     3.166    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     3.211 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     3.425    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.451 r  reset_BUFG_inst/O
                         net (fo=540, routed)         0.674     4.125    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X13Y132        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.891     2.288    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X13Y132        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        4.197ns  (logic 0.071ns (1.692%)  route 4.126ns (98.308%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         3.166     3.166    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     3.211 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     3.425    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.451 r  reset_BUFG_inst/O
                         net (fo=540, routed)         0.746     4.197    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X17Y91         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.968     2.365    tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X17Y91         FDRE                                         r  tangerineSOCInst/UARTInst/rxFiFoInst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.127ns  (logic 0.518ns (45.981%)  route 0.609ns (54.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.502ns
    Source Clock Delay      (SCD):    5.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.760     5.815    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y131        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y131        FDRE (Prop_fdre_C_Q)         0.518     6.333 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=28, routed)          0.609     6.941    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X15Y132        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.645     5.502    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X15Y132        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.929ns  (logic 0.456ns (49.064%)  route 0.473ns (50.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns
    Source Clock Delay      (SCD):    5.818ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.763     5.818    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y132        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.456     6.274 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=63, routed)          0.473     6.747    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X16Y131        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.642     5.499    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X16Y131        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.165%)  route 0.193ns (57.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.526ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.621     1.759    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X13Y132        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y132        FDRE (Prop_fdre_C_Q)         0.141     1.900 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=63, routed)          0.193     2.094    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X16Y131        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.889     2.286    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X16Y131        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.239%)  route 0.244ns (59.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.618     1.756    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X18Y131        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y131        FDRE (Prop_fdre_C_Q)         0.164     1.920 r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=28, routed)          0.244     2.164    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X15Y132        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.891     2.288    tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X15Y132        FDRE                                         r  tangerineSOCInst/usbHostInst/keyboardFifoinst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.556ns  (logic 0.220ns (2.302%)  route 9.336ns (97.698%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.216     9.556    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X0Y89          LDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramCKE_reg/G
                            (positive level-sensitive latch)
  Destination:            sdramCKE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.799ns  (logic 4.127ns (71.166%)  route 1.672ns (28.834%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/G
    SLICE_X0Y89          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/Q
                         net (fo=1, routed)           1.672     2.231    sdramCKE_OBUF
    Y25                  OBUF (Prop_obuf_I_O)         3.568     5.799 r  sdramCKE_OBUF_inst/O
                         net (fo=0)                   0.000     5.799    sdramCKE
    Y25                                                               r  sdramCKE (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramCKE_reg/G
                            (positive level-sensitive latch)
  Destination:            sdramCKE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.426ns (81.535%)  route 0.323ns (18.465%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          LDCE                         0.000     0.000 r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/G
    SLICE_X0Y89          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/Q
                         net (fo=1, routed)           0.323     0.481    sdramCKE_OBUF
    Y25                  OBUF (Prop_obuf_I_O)         1.268     1.749 r  sdramCKE_OBUF_inst/O
                         net (fo=0)                   0.000     1.749    sdramCKE
    Y25                                                               r  sdramCKE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.236ns  (logic 0.071ns (1.676%)  route 4.165ns (98.324%))
  Logic Levels:           2  (BUFG=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         3.166     3.166    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.045     3.211 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.213     3.425    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.451 r  reset_BUFG_inst/O
                         net (fo=540, routed)         0.786     4.236    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X0Y89          LDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramCKE_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100_clk_wiz_0
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.586ns  (logic 4.220ns (25.443%)  route 12.366ns (74.557%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.753     5.808    chipsetClock
    SLICE_X8Y123         FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDPE (Prop_fdpe_C_Q)         0.478     6.286 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)         12.366    18.652    sdramD_IOBUF[23]_inst/T
    F4                   OBUFT (TriStatE_obuft_T_O)
                                                      3.742    22.394 r  sdramD_IOBUF[23]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    22.394    sdramD[23]
    F4                                                                r  sdramD[23] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.295ns  (logic 4.242ns (26.032%)  route 12.053ns (73.968%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.753     5.808    chipsetClock
    SLICE_X8Y123         FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDPE (Prop_fdpe_C_Q)         0.478     6.286 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)         12.053    18.339    sdramD_IOBUF[16]_inst/T
    E5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.764    22.103 r  sdramD_IOBUF[16]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    22.103    sdramD[16]
    E5                                                                r  sdramD[16] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.617ns  (logic 4.260ns (27.280%)  route 11.356ns (72.720%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.753     5.808    chipsetClock
    SLICE_X8Y123         FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDPE (Prop_fdpe_C_Q)         0.478     6.286 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)         11.356    17.642    sdramD_IOBUF[18]_inst/T
    C1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.782    21.424 r  sdramD_IOBUF[18]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.424    sdramD[18]
    C1                                                                r  sdramD[18] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.468ns  (logic 4.261ns (27.549%)  route 11.206ns (72.451%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.753     5.808    chipsetClock
    SLICE_X8Y123         FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDPE (Prop_fdpe_C_Q)         0.478     6.286 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)         11.206    17.492    sdramD_IOBUF[17]_inst/T
    B1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.783    21.276 r  sdramD_IOBUF[17]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.276    sdramD[17]
    B1                                                                r  sdramD[17] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.301ns  (logic 4.244ns (27.739%)  route 11.056ns (72.261%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.753     5.808    chipsetClock
    SLICE_X8Y123         FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDPE (Prop_fdpe_C_Q)         0.478     6.286 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)         11.056    17.342    sdramD_IOBUF[22]_inst/T
    F2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.766    21.109 r  sdramD_IOBUF[22]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    21.109    sdramD[22]
    F2                                                                r  sdramD[22] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.151ns  (logic 4.245ns (28.015%)  route 10.907ns (71.985%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.753     5.808    chipsetClock
    SLICE_X8Y123         FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDPE (Prop_fdpe_C_Q)         0.478     6.286 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)         10.907    17.193    sdramD_IOBUF[21]_inst/T
    E2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.767    20.959 r  sdramD_IOBUF[21]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.959    sdramD[21]
    E2                                                                r  sdramD[21] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.009ns  (logic 4.252ns (28.330%)  route 10.757ns (71.670%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.753     5.808    chipsetClock
    SLICE_X8Y123         FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDPE (Prop_fdpe_C_Q)         0.478     6.286 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)         10.757    17.043    sdramD_IOBUF[20]_inst/T
    E1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.774    20.816 r  sdramD_IOBUF[20]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.816    sdramD[20]
    E1                                                                r  sdramD[20] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.859ns  (logic 4.252ns (28.616%)  route 10.607ns (71.384%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.753     5.808    chipsetClock
    SLICE_X8Y123         FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDPE (Prop_fdpe_C_Q)         0.478     6.286 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)         10.607    16.893    sdramD_IOBUF[19]_inst/T
    D1                   OBUFT (TriStatE_obuft_T_O)
                                                      3.774    20.667 r  sdramD_IOBUF[19]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.667    sdramD[19]
    D1                                                                r  sdramD[19] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.106ns  (logic 4.195ns (29.739%)  route 9.911ns (70.261%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.753     5.808    chipsetClock
    SLICE_X8Y123         FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDPE (Prop_fdpe_C_Q)         0.478     6.286 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          9.911    16.197    sdramD_IOBUF[3]_inst/T
    M6                   OBUFT (TriStatE_obuft_T_O)
                                                      3.717    19.914 r  sdramD_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.914    sdramD[3]
    M6                                                                r  sdramD[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdramD_IOBUF[31]_inst_i_1/C
                            (rising edge-triggered cell FDPE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.949ns  (logic 4.188ns (30.025%)  route 9.761ns (69.975%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.753     5.808    chipsetClock
    SLICE_X8Y123         FDPE                                         r  sdramD_IOBUF[31]_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y123         FDPE (Prop_fdpe_C_Q)         0.478     6.286 f  sdramD_IOBUF[31]_inst_i_1/Q
                         net (fo=33, routed)          9.761    16.047    sdramD_IOBUF[2]_inst/T
    M5                   OBUFT (TriStatE_obuft_T_O)
                                                      3.710    19.757 r  sdramD_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    19.757    sdramD[2]
    M5                                                                r  sdramD[2] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.733ns  (logic 1.389ns (80.123%)  route 0.344ns (19.877%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.655     1.793    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X0Y105         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.934 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[14]/Q
                         net (fo=1, routed)           0.344     2.279    sdramD_IOBUF[14]_inst/I
    T25                  OBUFT (Prop_obuft_I_O)       1.248     3.526 r  sdramD_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.526    sdramD[14]
    T25                                                               r  sdramD[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.682ns  (logic 1.396ns (82.990%)  route 0.286ns (17.010%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.715     1.854    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X0Y80          FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.995 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[9]/Q
                         net (fo=1, routed)           0.286     2.281    sdramD_IOBUF[9]_inst/I
    V23                  OBUFT (Prop_obuft_I_O)       1.255     3.536 r  sdramD_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.536    sdramD[9]
    V23                                                               r  sdramD[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.386ns (79.324%)  route 0.361ns (20.676%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.655     1.793    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X0Y105         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.934 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[13]/Q
                         net (fo=1, routed)           0.361     2.295    sdramD_IOBUF[13]_inst/I
    T24                  OBUFT (Prop_obuft_I_O)       1.245     3.540 r  sdramD_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.540    sdramD[13]
    T24                                                               r  sdramD[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.744ns  (logic 1.418ns (81.326%)  route 0.326ns (18.674%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.713     1.852    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X2Y78          FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     2.016 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[8]/Q
                         net (fo=1, routed)           0.326     2.342    sdramD_IOBUF[8]_inst/I
    Y23                  OBUFT (Prop_obuft_I_O)       1.254     3.596 r  sdramD_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.596    sdramD[8]
    Y23                                                               r  sdramD[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.420ns (81.267%)  route 0.327ns (18.733%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.714     1.853    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X2Y79          FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     2.017 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[10]/Q
                         net (fo=1, routed)           0.327     2.344    sdramD_IOBUF[10]_inst/I
    W23                  OBUFT (Prop_obuft_I_O)       1.256     3.601 r  sdramD_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.601    sdramD[10]
    W23                                                               r  sdramD[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.364ns (77.488%)  route 0.396ns (22.512%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.713     1.852    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X0Y78          FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.993 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[12]/Q
                         net (fo=1, routed)           0.396     2.389    sdramD_IOBUF[12]_inst/I
    V21                  OBUFT (Prop_obuft_I_O)       1.223     3.612 r  sdramD_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.612    sdramD[12]
    V21                                                               r  sdramD[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.392ns (76.038%)  route 0.439ns (23.962%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.656     1.794    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X0Y102         FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.935 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[15]/Q
                         net (fo=1, routed)           0.439     2.374    sdramD_IOBUF[15]_inst/I
    R25                  OBUFT (Prop_obuft_I_O)       1.251     3.625 r  sdramD_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.625    sdramD[15]
    R25                                                               r  sdramD[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramA_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.415ns (76.070%)  route 0.445ns (23.930%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.656     1.794    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X1Y102         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     1.935 r  tangerineSOCInst/sdramDMAInst/sdramA_reg[7]/Q
                         net (fo=1, routed)           0.445     2.380    sdramA_OBUF[7]
    Y26                  OBUF (Prop_obuf_I_O)         1.274     3.655 r  sdramA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.655    sdramA[7]
    Y26                                                               r  sdramA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.429ns (75.569%)  route 0.462ns (24.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.656     1.794    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X1Y102         FDCE                                         r  tangerineSOCInst/sdramDMAInst/sdramA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     1.935 r  tangerineSOCInst/sdramDMAInst/sdramA_reg[4]/Q
                         net (fo=1, routed)           0.462     2.397    sdramA_OBUF[4]
    AB26                 OBUF (Prop_obuf_I_O)         1.288     3.685 r  sdramA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.685    sdramA[4]
    AB26                                                              r  sdramA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdramD[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.866ns  (logic 1.361ns (72.948%)  route 0.505ns (27.052%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.713     1.852    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X0Y78          FDRE                                         r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.993 r  tangerineSOCInst/sdramDMAInst/sdramD_tristate_oe_reg[11]/Q
                         net (fo=1, routed)           0.505     2.498    sdramD_IOBUF[11]_inst/I
    U21                  OBUFT (Prop_obuft_I_O)       1.220     3.718 r  sdramD_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.718    sdramD[11]
    U21                                                               r  sdramD[11] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100ps_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                            (clock source 'clk100ps_clk_wiz_0'  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            sdramCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.846ns  (logic 3.676ns (41.557%)  route 5.170ns (58.443%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 rise edge)
                                                      5.750     5.750 r  
    U22                                               0.000     5.750 r  sysClk50 (IN)
                         net (fo=0)                   0.000     5.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     7.252 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     9.709    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    11.566    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.701     7.865 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.843     9.709    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.805 r  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=1, routed)           3.326    13.131    sdramCLK_OBUF
    AA25                 OBUF (Prop_obuf_I_O)         3.580    16.711 r  sdramCLK_OBUF_inst/O
                         net (fo=0)                   0.000    16.711    sdramCLK
    AA25                                                              r  sdramCLK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                            (clock source 'clk100ps_clk_wiz_0'  {rise@5.750ns fall@10.750ns period=10.000ns})
  Destination:            sdramCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.306ns (47.918%)  route 1.420ns (52.082%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100ps_clk_wiz_0 fall edge)
                                                      0.750     0.750 f  
    U22                                               0.000     0.750 f  sysClk50 (IN)
                         net (fo=0)                   0.000     0.750    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     1.020 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.863    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.889 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     2.498    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.180     1.318 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.545     1.863    clk_wiz_0Inst/inst/clk100ps_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.889 f  clk_wiz_0Inst/inst/clkout7_buf/O
                         net (fo=1, routed)           0.875     2.764    sdramCLK_OBUF
    AA25                 OBUF (Prop_obuf_I_O)         1.280     4.044 f  sdramCLK_OBUF_inst/O
                         net (fo=0)                   0.000     4.044    sdramCLK
    AA25                                                              f  sdramCLK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk125_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.388ns  (logic 2.387ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.842     9.897    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         f  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.472    10.369 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001    10.370    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_OB)    1.915    12.285 r  OBUFDS_red/OB
                         net (fo=0)                   0.000    12.285    hdmiDN[2]
    D25                                                               r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.387ns  (logic 2.386ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.842     9.897    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         f  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.472    10.369 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001    10.370    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_O)     1.914    12.284 r  OBUFDS_red/O
                         net (fo=0)                   0.000    12.284    hdmiDP[2]
    E25                                                               r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.843     9.898    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         f  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.472    10.370 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001    10.371    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_OB)    1.895    12.266 r  OBUFDS_green/OB
                         net (fo=0)                   0.000    12.266    hdmiDN[1]
    G26                                                               r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.367ns  (logic 2.366ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.843     9.898    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         f  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.472    10.370 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001    10.371    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_O)     1.894    12.265 r  OBUFDS_green/O
                         net (fo=0)                   0.000    12.265    hdmiDP[1]
    H26                                                               r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.360ns  (logic 2.359ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.838     9.893    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         f  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.472    10.365 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    10.366    I
    F23                  OBUFDS (Prop_obufds_I_OB)    1.887    12.253 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000    12.253    hdmiDN[0]
    E23                                                               r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.359ns  (logic 2.358ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.838     9.893    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         f  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.472    10.365 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    10.366    I
    F23                  OBUFDS (Prop_obufds_I_O)     1.886    12.252 r  OBUFDS_blue/O
                         net (fo=0)                   0.000    12.252    hdmiDP[0]
    F23                                                               r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.347ns  (logic 2.346ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.831     9.886    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         f  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.472    10.358 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    10.359    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_OB)    1.874    12.233 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000    12.233    hdmiClkN
    F22                                                               r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 2.345ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    U22                                               0.000     4.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000     4.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     5.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     7.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     9.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.701     6.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.843     7.959    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.055 f  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          1.831     9.886    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         f  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.472    10.358 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    10.359    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_O)     1.873    12.232 r  OBUFDS_clock/O
                         net (fo=0)                   0.000    12.232    hdmiClkP
    G22                                                               r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.000ns  (logic 0.999ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.639     1.777    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         r  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.177     1.954 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.955    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_O)     0.822     2.777 r  OBUFDS_clock/O
                         net (fo=0)                   0.000     2.777    hdmiClkP
    G22                                                               r  hdmiClkP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiClkN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.001ns  (logic 1.000ns (99.900%)  route 0.001ns (0.100%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.639     1.777    dvidInst/clk125
    OLOGIC_X0Y170        ODDR                                         r  dvidInst/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.177     1.954 r  dvidInst/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     1.955    hdmiPixelClock
    G22                  OBUFDS (Prop_obufds_I_OB)    0.823     2.778 r  OBUFDS_clock/OB
                         net (fo=0)                   0.000     2.778    hdmiClkN
    F22                                                               r  hdmiClkN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.012ns  (logic 1.011ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.642     1.780    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         r  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.177     1.957 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.958    I
    F23                  OBUFDS (Prop_obufds_I_O)     0.834     2.793 r  OBUFDS_blue/O
                         net (fo=0)                   0.000     2.793    hdmiDP[0]
    F23                                                               r  hdmiDP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.013ns  (logic 1.012ns (99.901%)  route 0.001ns (0.099%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.642     1.780    dvidInst/clk125
    OLOGIC_X0Y166        ODDR                                         r  dvidInst/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y166        ODDR (Prop_oddr_C_Q)         0.177     1.957 r  dvidInst/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     1.958    I
    F23                  OBUFDS (Prop_obufds_I_OB)    0.835     2.794 r  OBUFDS_blue/OB
                         net (fo=0)                   0.000     2.794    hdmiDN[0]
    E23                                                               r  hdmiDN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.021ns  (logic 1.020ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         r  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_O)     0.843     2.803 r  OBUFDS_green/O
                         net (fo=0)                   0.000     2.803    hdmiDP[1]
    H26                                                               r  hdmiDP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 1.021ns (99.902%)  route 0.001ns (0.098%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y156        ODDR                                         r  dvidInst/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_green/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_1
    H26                  OBUFDS (Prop_obufds_I_OB)    0.844     2.804 r  OBUFDS_green/OB
                         net (fo=0)                   0.000     2.804    hdmiDN[1]
    G26                                                               r  hdmiDN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 1.039ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         r  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_O)     0.862     2.822 r  OBUFDS_red/O
                         net (fo=0)                   0.000     2.822    hdmiDP[2]
    E25                                                               r  hdmiDP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dvidInst/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk125_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmiDN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.041ns  (logic 1.040ns (99.904%)  route 0.001ns (0.096%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk125_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout3_buf/O
                         net (fo=44, routed)          0.644     1.782    dvidInst/clk125
    OLOGIC_X0Y160        ODDR                                         r  dvidInst/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y160        ODDR (Prop_oddr_C_Q)         0.177     1.959 r  dvidInst/ODDR2_red/Q
                         net (fo=1, routed)           0.001     1.960    hdmiEncodedData_2
    E25                  OBUFDS (Prop_obufds_I_OB)    0.863     2.823 r  OBUFDS_red/OB
                         net (fo=0)                   0.000     2.823    hdmiDN[2]
    D25                                                               r  hdmiDN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk12_clk_wiz_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb1dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.027ns  (logic 4.121ns (34.266%)  route 7.906ns (65.734%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.760     5.815    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X16Y151        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y151        FDSE (Prop_fdse_C_Q)         0.518     6.333 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/Q
                         net (fo=10, routed)          7.906    14.238    usb1dp_IOBUF_inst/T
    C2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.603    17.841 r  usb1dp_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.841    usb1dp
    C2                                                                r  usb1dp (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb1dm
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.887ns  (logic 4.122ns (34.673%)  route 7.765ns (65.327%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106     6.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900     1.261 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697     3.959    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.760     5.815    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X16Y151        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y151        FDSE (Prop_fdse_C_Q)         0.518     6.333 f  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/Q
                         net (fo=10, routed)          7.765    14.098    usb1dm_IOBUF_inst/T
    B2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.604    17.702 r  usb1dm_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.702    usb1dm
    B2                                                                r  usb1dm (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb1dm
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.569ns  (logic 0.988ns (21.622%)  route 3.581ns (78.378%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.624     1.762    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X16Y151        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y151        FDSE (Prop_fdse_C_Q)         0.164     1.926 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/ug_reg/Q
                         net (fo=10, routed)          3.581     5.508    usb1dm_IOBUF_inst/T
    B2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     6.332 r  usb1dm_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.332    usb1dm
    B2                                                                r  usb1dm (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/up_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            usb1dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.579ns  (logic 1.452ns (31.709%)  route 3.127ns (68.291%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.623     1.761    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X20Y152        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/up_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y152        FDRE (Prop_fdre_C_Q)         0.164     1.925 r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/up_reg/Q
                         net (fo=3, routed)           3.127     5.053    usb1dp_IOBUF_inst/I
    C2                   OBUFT (Prop_obuft_I_O)       1.288     6.341 r  usb1dp_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.341    usb1dp
    C2                                                                r  usb1dp (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk50_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/SPIInst/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdCardClk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.933ns  (logic 4.059ns (31.384%)  route 8.874ns (68.616%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        2.023     6.078    tangerineSOCInst/SPIInst/clk50
    SLICE_X7Y93          FDRE                                         r  tangerineSOCInst/SPIInst/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.456     6.534 r  tangerineSOCInst/SPIInst/sclk_reg/Q
                         net (fo=1, routed)           8.874    15.408    sdCardClk_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.603    19.011 r  sdCardClk_OBUF_inst/O
                         net (fo=0)                   0.000    19.011    sdCardClk
    A4                                                                r  sdCardClk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/SPIInst/mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdCardCmd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.911ns  (logic 4.115ns (31.871%)  route 8.796ns (68.129%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457     3.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761     5.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.701     2.115 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.843     3.959    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.055 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.945     6.000    tangerineSOCInst/SPIInst/clk50
    SLICE_X8Y93          FDRE                                         r  tangerineSOCInst/SPIInst/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.518     6.518 r  tangerineSOCInst/SPIInst/mosi_reg/Q
                         net (fo=1, routed)           8.796    15.314    sdCardCmd_OBUF
    B4                   OBUF (Prop_obuf_I_O)         3.597    18.911 r  sdCardCmd_OBUF_inst/O
                         net (fo=0)                   0.000    18.911    sdCardCmd
    B4                                                                r  sdCardCmd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tangerineSOCInst/SPIInst/mosi_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdCardCmd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.267ns  (logic 1.461ns (27.740%)  route 3.806ns (72.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.693     1.832    tangerineSOCInst/SPIInst/clk50
    SLICE_X8Y93          FDRE                                         r  tangerineSOCInst/SPIInst/mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164     1.996 r  tangerineSOCInst/SPIInst/mosi_reg/Q
                         net (fo=1, routed)           3.806     5.802    sdCardCmd_OBUF
    B4                   OBUF (Prop_obuf_I_O)         1.297     7.099 r  sdCardCmd_OBUF_inst/O
                         net (fo=0)                   0.000     7.099    sdCardCmd
    B4                                                                r  sdCardCmd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tangerineSOCInst/SPIInst/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sdCardClk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.339ns  (logic 1.444ns (27.046%)  route 3.895ns (72.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.720     1.859    tangerineSOCInst/SPIInst/clk50
    SLICE_X7Y93          FDRE                                         r  tangerineSOCInst/SPIInst/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     2.000 r  tangerineSOCInst/SPIInst/sclk_reg/Q
                         net (fo=1, routed)           3.895     5.895    sdCardClk_OBUF
    A4                   OBUF (Prop_obuf_I_O)         1.303     7.198 r  sdCardClk_OBUF_inst/O
                         net (fo=0)                   0.000     7.198    sdCardClk
    A4                                                                r  sdCardClk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.701ns  (logic 0.096ns (2.594%)  route 3.605ns (97.406%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.701    12.115 f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.843    13.959    clk_wiz_0Inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_0Inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.761    15.816    clk_wiz_0Inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.180ns  (logic 0.026ns (2.202%)  route 1.155ns (97.798%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.180     0.568 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.545     1.113    clk_wiz_0Inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_0Inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.610     1.748    clk_wiz_0Inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.900ns  (logic 0.096ns (1.959%)  route 4.804ns (98.041%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                     10.000    10.000 f  
    U22                                               0.000    10.000 f  sysClk50 (IN)
                         net (fo=0)                   0.000    10.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.502    11.502 f  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.457    13.959    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.900    11.261 f  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.697    13.959    clk_wiz_1Inst/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    14.055 f  clk_wiz_1Inst/inst/clkf_buf/O
                         net (fo=1, routed)           2.106    16.161    clk_wiz_1Inst/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.026ns (1.545%)  route 1.657ns (98.455%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.843     1.113    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.683     0.201 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.912     1.113    clk_wiz_1Inst/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.139 r  clk_wiz_1Inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.745     1.883    clk_wiz_1Inst/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100_clk_wiz_0

Max Delay           511 Endpoints
Min Delay           511 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/ready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.969ns  (logic 0.220ns (2.207%)  route 9.749ns (97.793%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.628     9.969    tangerineSOCInst/UARTInst/reset_BUFG
    SLICE_X7Y98          FDRE                                         r  tangerineSOCInst/UARTInst/ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.897     5.753    tangerineSOCInst/UARTInst/clk100
    SLICE_X7Y98          FDRE                                         r  tangerineSOCInst/UARTInst/ready_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.969ns  (logic 0.220ns (2.207%)  route 9.749ns (97.793%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.628     9.969    tangerineSOCInst/reset_BUFG
    SLICE_X6Y98          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.897     5.753    tangerineSOCInst/clk100
    SLICE_X6Y98          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/registersDoutForCPU_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.969ns  (logic 0.220ns (2.207%)  route 9.749ns (97.793%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.628     9.969    tangerineSOCInst/reset_BUFG
    SLICE_X6Y98          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.897     5.753    tangerineSOCInst/clk100
    SLICE_X6Y98          FDRE                                         r  tangerineSOCInst/registersDoutForCPU_reg[8]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.698ns  (logic 0.220ns (2.268%)  route 9.478ns (97.732%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.358     9.698    tangerineSOCInst/usbHostInst/reset_BUFG
    SLICE_X8Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.645     5.502    tangerineSOCInst/usbHostInst/clk100
    SLICE_X8Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[10]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.698ns  (logic 0.220ns (2.268%)  route 9.478ns (97.732%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.358     9.698    tangerineSOCInst/usbHostInst/reset_BUFG
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.645     5.502    tangerineSOCInst/usbHostInst/clk100
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[12]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.698ns  (logic 0.220ns (2.268%)  route 9.478ns (97.732%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.358     9.698    tangerineSOCInst/usbHostInst/reset_BUFG
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.645     5.502    tangerineSOCInst/usbHostInst/clk100
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[14]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.698ns  (logic 0.220ns (2.268%)  route 9.478ns (97.732%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.358     9.698    tangerineSOCInst/usbHostInst/reset_BUFG
    SLICE_X8Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.645     5.502    tangerineSOCInst/usbHostInst/clk100
    SLICE_X8Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.698ns  (logic 0.220ns (2.268%)  route 9.478ns (97.732%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.358     9.698    tangerineSOCInst/usbHostInst/reset_BUFG
    SLICE_X8Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.645     5.502    tangerineSOCInst/usbHostInst/clk100
    SLICE_X8Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[22]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.698ns  (logic 0.220ns (2.268%)  route 9.478ns (97.732%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.358     9.698    tangerineSOCInst/usbHostInst/reset_BUFG
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.645     5.502    tangerineSOCInst/usbHostInst/clk100
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[23]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.698ns  (logic 0.220ns (2.268%)  route 9.478ns (97.732%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.358     9.698    tangerineSOCInst/usbHostInst/reset_BUFG
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.645     5.502    tangerineSOCInst/usbHostInst/clk100
    SLICE_X9Y133         FDRE                                         r  tangerineSOCInst/usbHostInst/fifoHidKeyboardDataIn_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerReset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.045ns (9.043%)  route 0.453ns (90.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.453     0.453    tangerineSOCInst/picorv32Inst/locked
    SLICE_X3Y98          LUT6 (Prop_lut6_I2_O)        0.045     0.498 r  tangerineSOCInst/picorv32Inst/tickTimerReset_i_1/O
                         net (fo=1, routed)           0.000     0.498    tangerineSOCInst/picorv32Inst_n_99
    SLICE_X3Y98          FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         1.001     2.398    tangerineSOCInst/clk100
    SLICE_X3Y98          FDRE                                         r  tangerineSOCInst/tickTimerReset_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/UARTInst/dataToSendStrobe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.045ns (5.356%)  route 0.795ns (94.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.795     0.795    tangerineSOCInst/picorv32Inst/locked
    SLICE_X4Y91          LUT6 (Prop_lut6_I3_O)        0.045     0.840 r  tangerineSOCInst/picorv32Inst/dataToSendStrobe_i_1/O
                         net (fo=1, routed)           0.000     0.840    tangerineSOCInst/UARTInst/dataToSendStrobe_reg_0
    SLICE_X4Y91          FDRE                                         r  tangerineSOCInst/UARTInst/dataToSendStrobe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.997     2.394    tangerineSOCInst/UARTInst/clk100
    SLICE_X4Y91          FDRE                                         r  tangerineSOCInst/UARTInst/dataToSendStrobe_reg/C

Slack:                    inf
  Source:                 sdramD[13]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.257ns (30.410%)  route 0.588ns (69.590%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  sdramD[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[13]_inst/IO
    T24                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  sdramD_IOBUF[13]_inst/IBUF/O
                         net (fo=2, routed)           0.588     0.845    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[13]
    SLICE_X6Y95          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.998     2.395    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X6Y95          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[13]/C

Slack:                    inf
  Source:                 sdramD[31]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.268ns (31.516%)  route 0.583ns (68.484%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J25                                               0.000     0.000 r  sdramD[31] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[31]_inst/IO
    J25                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  sdramD_IOBUF[31]_inst/IBUF/O
                         net (fo=2, routed)           0.583     0.851    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[31]
    SLICE_X7Y144         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.928     2.325    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y144         FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]/C

Slack:                    inf
  Source:                 sdramD[24]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.277ns (32.268%)  route 0.582ns (67.732%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K26                                               0.000     0.000 r  sdramD[24] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[24]_inst/IO
    K26                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  sdramD_IOBUF[24]_inst/IBUF/O
                         net (fo=2, routed)           0.582     0.859    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[24]
    SLICE_X11Y140        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.898     2.295    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X11Y140        FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[24]/C

Slack:                    inf
  Source:                 sdramD[10]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.269ns (29.622%)  route 0.638ns (70.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W23                                               0.000     0.000 r  sdramD[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[10]_inst/IO
    W23                  IBUF (Prop_ibuf_I_O)         0.269     0.269 r  sdramD_IOBUF[10]_inst/IBUF/O
                         net (fo=2, routed)           0.638     0.907    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[10]
    SLICE_X9Y91          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.969     2.366    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X9Y91          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[10]/C

Slack:                    inf
  Source:                 sdramD[8]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.266ns (27.936%)  route 0.687ns (72.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y23                                               0.000     0.000 r  sdramD[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[8]_inst/IO
    Y23                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sdramD_IOBUF[8]_inst/IBUF/O
                         net (fo=2, routed)           0.687     0.954    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[8]
    SLICE_X8Y90          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.969     2.366    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X8Y90          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[8]/C

Slack:                    inf
  Source:                 sdramD[9]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.267ns (27.965%)  route 0.688ns (72.035%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V23                                               0.000     0.000 r  sdramD[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[9]_inst/IO
    V23                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  sdramD_IOBUF[9]_inst/IBUF/O
                         net (fo=2, routed)           0.688     0.955    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[9]
    SLICE_X8Y90          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.969     2.366    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X8Y90          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[9]/C

Slack:                    inf
  Source:                 sdramD[14]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.992ns  (logic 0.260ns (26.193%)  route 0.732ns (73.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T25                                               0.000     0.000 r  sdramD[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[14]_inst/IO
    T25                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  sdramD_IOBUF[14]_inst/IBUF/O
                         net (fo=2, routed)           0.732     0.992    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[14]
    SLICE_X7Y94          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.998     2.395    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X7Y94          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[14]/C

Slack:                    inf
  Source:                 sdramD[11]
                            (input port)
  Destination:            tangerineSOCInst/sdramDMAInst/ch0Dout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.992ns  (logic 0.232ns (23.403%)  route 0.760ns (76.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U21                                               0.000     0.000 r  sdramD[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    sdramD_IOBUF[11]_inst/IO
    U21                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sdramD_IOBUF[11]_inst/IBUF/O
                         net (fo=2, routed)           0.760     0.992    tangerineSOCInst/sdramDMAInst/ch3BufRamDin_reg[31]_0[11]
    SLICE_X8Y90          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout6_buf/O
                         net (fo=711, routed)         0.969     2.366    tangerineSOCInst/sdramDMAInst/clk100
    SLICE_X8Y90          FDCE                                         r  tangerineSOCInst/sdramDMAInst/ch0Dout_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk12_clk_wiz_1

Max Delay           200 Endpoints
Min Delay           200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.318ns  (logic 0.220ns (2.361%)  route 9.098ns (97.639%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         1.977     9.318    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/reset_BUFG
    SLICE_X12Y146        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.653     5.510    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X12Y146        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.318ns  (logic 0.220ns (2.361%)  route 9.098ns (97.639%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         1.977     9.318    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/reset_BUFG
    SLICE_X12Y146        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.653     5.510    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X12Y146        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.318ns  (logic 0.220ns (2.361%)  route 9.098ns (97.639%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         1.977     9.318    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/reset_BUFG
    SLICE_X13Y146        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.653     5.510    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X13Y146        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.318ns  (logic 0.220ns (2.361%)  route 9.098ns (97.639%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         1.977     9.318    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/reset_BUFG
    SLICE_X12Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.653     5.510    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X12Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.318ns  (logic 0.220ns (2.361%)  route 9.098ns (97.639%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         1.977     9.318    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/reset_BUFG
    SLICE_X13Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.653     5.510    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X13Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.318ns  (logic 0.220ns (2.361%)  route 9.098ns (97.639%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         1.977     9.318    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/reset_BUFG
    SLICE_X12Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.653     5.510    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X12Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.318ns  (logic 0.220ns (2.361%)  route 9.098ns (97.639%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         1.977     9.318    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/reset_BUFG
    SLICE_X13Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.653     5.510    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X13Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/bitadr_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/cond_reg/R
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.307ns  (logic 0.220ns (2.364%)  route 9.087ns (97.636%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         1.967     9.307    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/reset_BUFG
    SLICE_X17Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/cond_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.653     5.510    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X17Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/cond_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/inst_ready_reg/R
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.307ns  (logic 0.220ns (2.364%)  route 9.087ns (97.636%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         1.967     9.307    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/reset_BUFG
    SLICE_X16Y147        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/inst_ready_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.653     5.510    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X16Y147        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/inst_ready_reg/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nak_reg/S
                            (rising edge-triggered cell FDSE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.307ns  (logic 0.220ns (2.364%)  route 9.087ns (97.636%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         1.967     9.307    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/reset_BUFG
    SLICE_X14Y145        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nak_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.972     5.828    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.191 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.765    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         1.653     5.510    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X14Y145        FDSE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/nak_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.000ns (0.000%)  route 1.716ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         1.716     1.716    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X14Y146        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.899     2.296    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X14Y146        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.000ns (0.000%)  route 1.716ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         1.716     1.716    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X14Y146        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.899     2.296    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X14Y146        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.000ns (0.000%)  route 1.716ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         1.716     1.716    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X14Y146        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.899     2.296    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X14Y146        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.000ns (0.000%)  route 1.716ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         1.716     1.716    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X14Y146        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.899     2.296    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X14Y146        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.760ns  (logic 0.000ns (0.000%)  route 1.760ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         1.760     1.760    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X16Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.898     2.295    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X16Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[20]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.760ns  (logic 0.000ns (0.000%)  route 1.760ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         1.760     1.760    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X16Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.898     2.295    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X16Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[21]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.760ns  (logic 0.000ns (0.000%)  route 1.760ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         1.760     1.760    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X16Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.898     2.295    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X16Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[22]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.760ns  (logic 0.000ns (0.000%)  route 1.760ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         1.760     1.760    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X16Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.898     2.295    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X16Y145        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/conct_reg[23]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.775ns  (logic 0.000ns (0.000%)  route 1.775ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         1.775     1.775    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X14Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.900     2.297    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X14Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[10]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_clk_wiz_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.775ns  (logic 0.000ns (0.000%)  route 1.775ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.163ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         1.775     1.775    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/locked
    SLICE_X14Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_1Inst/inst/clk_in1
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.022     2.419    clk_wiz_1Inst/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040     0.379 r  clk_wiz_1Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989     1.368    clk_wiz_1Inst/inst/clk12_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_1Inst/inst/clkout1_buf/O
                         net (fo=282, routed)         0.900     2.297    tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/CLK
    SLICE_X14Y148        FDRE                                         r  tangerineSOCInst/usbHostInst/usb_hid_host0Inst/ukp/interval_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk25_clk_wiz_0

Max Delay           236 Endpoints
Min Delay           236 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.571ns  (logic 0.220ns (2.299%)  route 9.351ns (97.701%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.230     9.571    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X2Y93          FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.898     5.754    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X2Y93          FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[10]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.571ns  (logic 0.220ns (2.299%)  route 9.351ns (97.701%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.230     9.571    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X2Y93          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.898     5.754    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X2Y93          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[11]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.571ns  (logic 0.220ns (2.299%)  route 9.351ns (97.701%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.230     9.571    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X2Y93          FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.898     5.754    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X2Y93          FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[12]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.571ns  (logic 0.220ns (2.299%)  route 9.351ns (97.701%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.230     9.571    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X2Y93          FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.898     5.754    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X2Y93          FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[13]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.571ns  (logic 0.220ns (2.299%)  route 9.351ns (97.701%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.230     9.571    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X2Y93          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.898     5.754    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X2Y93          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[8]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.571ns  (logic 0.220ns (2.299%)  route 9.351ns (97.701%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.230     9.571    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X2Y93          FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.898     5.754    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X2Y93          FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtrShadow_reg[9]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.560ns  (logic 0.220ns (2.301%)  route 9.340ns (97.699%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.220     9.560    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X2Y94          FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.898     5.754    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X2Y94          FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[10]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.560ns  (logic 0.220ns (2.301%)  route 9.340ns (97.699%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.220     9.560    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X1Y93          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.898     5.754    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X1Y93          FDRE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[11]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.560ns  (logic 0.220ns (2.301%)  route 9.340ns (97.699%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.220     9.560    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X1Y93          FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.898     5.754    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X1Y93          FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[12]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.560ns  (logic 0.220ns (2.301%)  route 9.340ns (97.699%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.220     9.560    tangerineSOCInst/pixelGenInst/reset_BUFG
    SLICE_X1Y94          FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         1.898     5.754    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X1Y94          FDSE                                         r  tangerineSOCInst/pixelGenInst/pgDisplayPtr_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.045ns (5.305%)  route 0.803ns (94.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.617     0.617    tangerineSOCInst/pixelGenInst/locked
    SLICE_X3Y118         LUT2 (Prop_lut2_I1_O)        0.045     0.662 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.186     0.848    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X7Y118         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.919     2.316    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X7Y118         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.045ns (5.305%)  route 0.803ns (94.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.617     0.617    tangerineSOCInst/pixelGenInst/locked
    SLICE_X3Y118         LUT2 (Prop_lut2_I1_O)        0.045     0.662 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.186     0.848    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X7Y118         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.919     2.316    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X7Y118         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.045ns (5.305%)  route 0.803ns (94.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.617     0.617    tangerineSOCInst/pixelGenInst/locked
    SLICE_X3Y118         LUT2 (Prop_lut2_I1_O)        0.045     0.662 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.186     0.848    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X7Y118         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.919     2.316    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X7Y118         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.045ns (5.305%)  route 0.803ns (94.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.617     0.617    tangerineSOCInst/pixelGenInst/locked
    SLICE_X3Y118         LUT2 (Prop_lut2_I1_O)        0.045     0.662 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.186     0.848    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X7Y118         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.919     2.316    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X7Y118         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.045ns (4.994%)  route 0.856ns (95.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.617     0.617    tangerineSOCInst/pixelGenInst/locked
    SLICE_X3Y118         LUT2 (Prop_lut2_I1_O)        0.045     0.662 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.239     0.901    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X7Y117         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.920     2.317    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X7Y117         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.045ns (4.994%)  route 0.856ns (95.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.617     0.617    tangerineSOCInst/pixelGenInst/locked
    SLICE_X3Y118         LUT2 (Prop_lut2_I1_O)        0.045     0.662 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.239     0.901    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X7Y117         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.920     2.317    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X7Y117         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.045ns (4.994%)  route 0.856ns (95.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.617     0.617    tangerineSOCInst/pixelGenInst/locked
    SLICE_X3Y118         LUT2 (Prop_lut2_I1_O)        0.045     0.662 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.239     0.901    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X7Y117         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.920     2.317    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X7Y117         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgLetterData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.901ns  (logic 0.045ns (4.994%)  route 0.856ns (95.006%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.617     0.617    tangerineSOCInst/pixelGenInst/locked
    SLICE_X3Y118         LUT2 (Prop_lut2_I1_O)        0.045     0.662 r  tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1/O
                         net (fo=8, routed)           0.239     0.901    tangerineSOCInst/pixelGenInst/pgLetterData[7]_i_1_n_0
    SLICE_X7Y117         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.920     2.317    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X7Y117         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgLetterData_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.042ns (4.067%)  route 0.991ns (95.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.782     0.782    tangerineSOCInst/pixelGenInst/locked
    SLICE_X3Y121         LUT4 (Prop_lut4_I2_O)        0.042     0.824 r  tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1/O
                         net (fo=18, routed)          0.209     1.033    tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1_n_0
    SLICE_X6Y123         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.913     2.310    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X6Y123         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[16]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.042ns (4.067%)  route 0.991ns (95.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.267ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.782     0.782    tangerineSOCInst/pixelGenInst/locked
    SLICE_X3Y121         LUT4 (Prop_lut4_I2_O)        0.042     0.824 r  tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1/O
                         net (fo=18, routed)          0.209     1.033    tangerineSOCInst/pixelGenInst/pgBackgroundColor[23]_i_1_n_0
    SLICE_X6Y123         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout1_buf/O
                         net (fo=330, routed)         0.913     2.310    tangerineSOCInst/pixelGenInst/clk25
    SLICE_X6Y123         FDRE                                         r  tangerineSOCInst/pixelGenInst/pgBackgroundColor_reg[23]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk50_clk_wiz_0

Max Delay           214 Endpoints
Min Delay           214 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 0.220ns (2.248%)  route 9.565ns (97.752%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.445     9.785    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X2Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.732     5.589    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X2Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[11]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 0.220ns (2.248%)  route 9.565ns (97.752%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.445     9.785    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X2Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.732     5.589    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X2Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[12]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 0.220ns (2.248%)  route 9.565ns (97.752%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.445     9.785    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X2Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.732     5.589    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X2Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[13]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 0.220ns (2.248%)  route 9.565ns (97.752%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.445     9.785    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X2Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.732     5.589    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X2Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[14]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 0.220ns (2.248%)  route 9.565ns (97.752%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.445     9.785    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X3Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.732     5.589    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X3Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[16]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 0.220ns (2.248%)  route 9.565ns (97.752%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.445     9.785    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X3Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.732     5.589    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X3Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[17]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 0.220ns (2.248%)  route 9.565ns (97.752%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.445     9.785    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X3Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.732     5.589    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X3Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[19]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 0.220ns (2.248%)  route 9.565ns (97.752%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.445     9.785    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X3Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.732     5.589    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X3Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[20]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 0.220ns (2.248%)  route 9.565ns (97.752%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.445     9.785    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X3Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.732     5.589    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X3Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[21]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 0.220ns (2.248%)  route 9.565ns (97.752%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         6.539     6.539    locked
    SLICE_X84Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.663 r  reset_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.581     7.245    reset
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     7.341 r  reset_BUFG_inst/O
                         net (fo=540, routed)         2.445     9.785    tangerineSOCInst/sdramDMAInst/reset_BUFG
    SLICE_X3Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         1.431     1.431 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           2.334     3.765    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.643     5.500    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.494     2.005 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.760     3.765    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.856 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.732     5.589    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X3Y104         FDRE                                         r  tangerineSOCInst/sdramDMAInst/ch3DmaPointerStart_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.045ns (6.060%)  route 0.698ns (93.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.557     0.557    tangerineSOCInst/locked
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.045     0.602 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.140     0.743    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.923     2.320    tangerineSOCInst/clk50
    SLICE_X5Y113         FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.045ns (6.060%)  route 0.698ns (93.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.557     0.557    tangerineSOCInst/locked
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.045     0.602 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.140     0.743    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.923     2.320    tangerineSOCInst/clk50
    SLICE_X5Y113         FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.045ns (6.060%)  route 0.698ns (93.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.557     0.557    tangerineSOCInst/locked
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.045     0.602 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.140     0.743    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.923     2.320    tangerineSOCInst/clk50
    SLICE_X5Y113         FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.045ns (6.060%)  route 0.698ns (93.940%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.557     0.557    tangerineSOCInst/locked
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.045     0.602 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.140     0.743    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X5Y113         FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.923     2.320    tangerineSOCInst/clk50
    SLICE_X5Y113         FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.045ns (5.650%)  route 0.751ns (94.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.557     0.557    tangerineSOCInst/locked
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.045     0.602 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.194     0.796    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X5Y112         FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.924     2.321    tangerineSOCInst/clk50
    SLICE_X5Y112         FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.045ns (5.650%)  route 0.751ns (94.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.557     0.557    tangerineSOCInst/locked
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.045     0.602 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.194     0.796    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X5Y112         FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.924     2.321    tangerineSOCInst/clk50
    SLICE_X5Y112         FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.045ns (5.650%)  route 0.751ns (94.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.557     0.557    tangerineSOCInst/locked
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.045     0.602 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.194     0.796    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X5Y112         FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.924     2.321    tangerineSOCInst/clk50
    SLICE_X5Y112         FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/tickTimerCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.045ns (5.650%)  route 0.751ns (94.350%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.557     0.557    tangerineSOCInst/locked
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.045     0.602 r  tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1/O
                         net (fo=41, routed)          0.194     0.796    tangerineSOCInst/tickTimerPrescalerCounter[15]_i_1_n_0
    SLICE_X5Y112         FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        0.924     2.321    tangerineSOCInst/clk50
    SLICE_X5Y112         FDRE                                         r  tangerineSOCInst/tickTimerCounter_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.045ns (5.249%)  route 0.812ns (94.751%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.661     0.661    tangerineSOCInst/picorv32Inst/locked
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.045     0.706 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1/O
                         net (fo=27, routed)          0.151     0.857    tangerineSOCInst/sdramDMAInst/dout_reg[2]_0
    SLICE_X3Y97          FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.001     2.398    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X3Y97          FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[10]/C

Slack:                    inf
  Source:                 clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            tangerineSOCInst/sdramDMAInst/dout_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk50_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.045ns (5.249%)  route 0.812ns (94.751%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.256ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  clk_wiz_0Inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=119, routed)         0.661     0.661    tangerineSOCInst/picorv32Inst/locked
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.045     0.706 r  tangerineSOCInst/picorv32Inst/dout[31]_i_1/O
                         net (fo=27, routed)          0.151     0.857    tangerineSOCInst/sdramDMAInst/dout_reg[2]_0
    SLICE_X3Y97          FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk50_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U22                                               0.000     0.000 r  sysClk50 (IN)
                         net (fo=0)                   0.000     0.000    sysClk50
    U22                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  sysClk50_IBUF_inst/O
                         net (fo=2, routed)           0.910     1.368    clk_wiz_0Inst/inst/clk_in1
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.879     2.276    clk_wiz_0Inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.502     0.774 r  clk_wiz_0Inst/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.595     1.368    clk_wiz_0Inst/inst/clk50_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.397 r  clk_wiz_0Inst/inst/clkout5_buf/O
                         net (fo=1112, routed)        1.001     2.398    tangerineSOCInst/sdramDMAInst/clk50
    SLICE_X3Y97          FDRE                                         r  tangerineSOCInst/sdramDMAInst/dout_reg[3]/C





