/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:55:53 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_moca_phy.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:53p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_MOCA_PHY_H__
#define BCHP_MOCA_PHY_H__

/***************************************************************************
 *MOCA_PHY - MOCA_PHY registers
 ***************************************************************************/
#define BCHP_MOCA_PHY_RTL_VER_REG                0x00288000 /* Version Number Register. */
#define BCHP_MOCA_PHY_CPU_CONTROL_REG            0x00288004 /* CPU Control Register. */
#define BCHP_MOCA_PHY_BYPASS_REG                 0x00288008 /* Bypass Register. */
#define BCHP_MOCA_PHY_PREAMBLE_PARAMS            0x0028800c /* Preamble Parameters */
#define BCHP_MOCA_PHY_FIXED_REG_1                0x00288010 /* Probe II and Preamble Normalization Factor */
#define BCHP_MOCA_PHY_FIXED_REG_2                0x00288014 /* Bin Scrambler Seed and Probe I Seed */
#define BCHP_MOCA_PHY_FIXED_REG_3                0x00288018 /* Fixed Register #3 */
#define BCHP_MOCA_PHY_FIXED_REG_4                0x0028801c /* Preamble Processing Parameters */
#define BCHP_MOCA_PHY_FIXED_REG_5                0x00288020 /* Preamble Processing Parameters II + Normal RS + Farrow */
#define BCHP_MOCA_PHY_FIXED_REG_6                0x00288028 /* Fixed Register #6. */
#define BCHP_MOCA_PHY_HPF_PARM_REG_1             0x0028802c /* HPF Parameters #1 */
#define BCHP_MOCA_PHY_HPF_PARM_REG_2             0x00288030 /* HPF Parameters #2 */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG            0x00288034 /* PHY Delays. */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_2          0x00288038 /* PHY Delays #2 */
#define BCHP_MOCA_PHY_FIXED_REG_8                0x0028803c /* Fixed Register #8 */
#define BCHP_MOCA_PHY_SP_RX_REG_0                0x00288040 /* SP Rx bits 7_0 */
#define BCHP_MOCA_PHY_SP_RX_REG_1                0x00288044 /* SP Rx bits 15_8 */
#define BCHP_MOCA_PHY_SP_RX_REG_2                0x00288048 /* SP Rx bits 23_16 */
#define BCHP_MOCA_PHY_SP_RX_REG_3                0x0028804c /* SP Rx bits 29-24 */
#define BCHP_MOCA_PHY_AGC_PARM_REG_1             0x00288060 /* AGC Parameter Register #1 */
#define BCHP_MOCA_PHY_AGC_PARM_REG_2             0x00288064 /* AGC Parameter Register #2. */
#define BCHP_MOCA_PHY_AGC_PARM_REG_3             0x00288068 /* AGC Parameter Register #3. */
#define BCHP_MOCA_PHY_FIXED_REG_9                0x00288070 /* Fixed Register #9 */
#define BCHP_MOCA_PHY_FIXED_REG_10               0x00288074 /* Fixed Register #10 */
#define BCHP_MOCA_PHY_INTER_STAT_REG             0x00288078 /* Interrupt Status */
#define BCHP_MOCA_PHY_FIXED_REG_11               0x0028807c /* Fixed Register #11 */
#define BCHP_MOCA_PHY_FIXED_REG_12               0x00289c00 /* Fixed Register #12 */
#define BCHP_MOCA_PHY_FIXED_REG_13               0x00289c04 /* Fixed Register #13 */
#define BCHP_MOCA_PHY_FIXED_REG_14               0x00289c08 /* Fixed Register #14 */
#define BCHP_MOCA_PHY_FIXED_REG_15               0x00289c0c /* Fixed Register #15 */
#define BCHP_MOCA_PHY_FIXED_REG_16               0x00289c10 /* Fixed Register #16 */
#define BCHP_MOCA_PHY_FIXED_REG_17               0x00289c14 /* Fixed Register #17 */
#define BCHP_MOCA_PHY_FIXED_REG_18               0x00289c18 /* Fixed Register #18 */
#define BCHP_MOCA_PHY_FIXED_REG_19               0x00289c1c /* Fixed Register #19 */
#define BCHP_MOCA_PHY_FIXED_REG_20               0x00289c20 /* Fixed Register #20 */
#define BCHP_MOCA_PHY_OFFSET_REG                 0x00289c24 /* Offset Register */
#define BCHP_MOCA_PHY_CALIB_CONTROL_REG          0x00289c28 /* Calibration Control Register */
#define BCHP_MOCA_PHY_ACI_RSSI_REG               0x00289c2c /* ACI RSSI */
#define BCHP_MOCA_PHY_AFE_COUNTERS_REG           0x00289c30 /* AFE Counters */
#define BCHP_MOCA_PHY_FE_PARAMS_REG_0            0x00289c34 /* FE Parameters #0 */
#define BCHP_MOCA_PHY_FE_PARAMS_REG_1            0x00289c38 /* FE Parameters #1 */
#define BCHP_MOCA_PHY_FE_PARAMS_REG_2            0x00289c3c /* FE Parameters #2 */
#define BCHP_MOCA_PHY_USDS_PLL_REG_1             0x00289c40 /* USDS PLL #1 */
#define BCHP_MOCA_PHY_USDS_PLL_REG_2             0x00289c44 /* USDS PLL #2 */
#define BCHP_MOCA_PHY_USDS_PLL_REG_3             0x00289c48 /* USDS PLL #3 */
#define BCHP_MOCA_PHY_USDS_PLL_REG_4             0x00289c4c /* USDS PLL #4 */
#define BCHP_MOCA_PHY_USDS_PLL_REG_5             0x00289c50 /* USDS PLL #5 */
#define BCHP_MOCA_PHY_DAC_REG_1                  0x00289c58 /* DAC #1 */
#define BCHP_MOCA_PHY_DAC_REG_2                  0x00289c5c /* DAC #2 */
#define BCHP_MOCA_PHY_DAC_REG_3                  0x00289c60 /* DAC #3 */
#define BCHP_MOCA_PHY_DAC_REG_4                  0x00289c64 /* DAC #4 */
#define BCHP_MOCA_PHY_DAC_REG_5                  0x00289c68 /* DAC #5 */
#define BCHP_MOCA_PHY_ADC_REG_1                  0x00289c6c /* ADC #1 */
#define BCHP_MOCA_PHY_ADC_REG_2                  0x00289c70 /* ADC #2 */
#define BCHP_MOCA_PHY_TEST_DDFS_REG_1            0x00289c80 /* Test DDFS #1 */
#define BCHP_MOCA_PHY_TEST_DDFS_REG_2            0x00289c84 /* Test DDFS #2 */
#define BCHP_MOCA_PHY_TEST_DDFS_REG_3            0x00289c88 /* Test DDFS #3 */
#define BCHP_MOCA_PHY_DAC_HOFF_REG_1             0x00289c90 /* DAC HOFF #1 */
#define BCHP_MOCA_PHY_TXON_TIMER_REG             0x00289ca0 /* TXON Timer */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG            0x00289ca4 /* TXOFF Timer */
#define BCHP_MOCA_PHY_RXON_TIMER_REG             0x00289ca8 /* RXON Timer */
#define BCHP_MOCA_PHY_TRX_REG_1                  0x00289cc0 /* TRX #1 */
#define BCHP_MOCA_PHY_LO_DDFS_REG_1              0x00289cc4 /* LO  DDFS #1 */
#define BCHP_MOCA_PHY_LO_REG_1                   0x00289cc8 /* LO #1 (i_LO_write_dataR01) */
#define BCHP_MOCA_PHY_LO_REG_2                   0x00289ccc /* LO #2 (i_LO_write_dataR02) */
#define BCHP_MOCA_PHY_LO_REG_3                   0x00289cd0 /* LO #3 (i_LO_write_dataR03) */
#define BCHP_MOCA_PHY_RX_REG_1                   0x00289cd4 /* RX #1 (i_RX_write_dataR01) */
#define BCHP_MOCA_PHY_RX_REG_2                   0x00289cd8 /* RX #2 (i_RX_write_dataR02) */
#define BCHP_MOCA_PHY_RX_REG_3                   0x00289cdc /* RX #3 (i_RX_write_dataR03) */
#define BCHP_MOCA_PHY_RX_REG_4                   0x00289ce0 /* RX #4 (i_RX_write_dataR04) */
#define BCHP_MOCA_PHY_TX_REG_1                   0x00289ce4 /* TX #1 (i_TX_write_dataR01) */
#define BCHP_MOCA_PHY_TX_REG_2                   0x00289ce8 /* TX #2 (i_TX_write_dataR02) */
#define BCHP_MOCA_PHY_TX_REG_3                   0x00289cec /* TX #3 (i_TX_write_dataR03) */
#define BCHP_MOCA_PHY_TX_REG_4                   0x00289cf0 /* TX #4 (i_TX_write_dataR04) */
#define BCHP_MOCA_PHY_TX_REG_5                   0x00289cf4 /* TX #5 (i_TX_write_dataR05) */
#define BCHP_MOCA_PHY_LP1_RX_REG_0               0x0028a980 /* LP1 Rx bits 7_0 */
#define BCHP_MOCA_PHY_LP1_RX_REG_1               0x0028a984 /* LP1 Rx bits 15_8 */
#define BCHP_MOCA_PHY_LP1_RX_REG_2               0x0028a988 /* LP1 Rx bits 23_16 */
#define BCHP_MOCA_PHY_LP1_RX_REG_3               0x0028a98c /* LP1 Rx bits 31_24 */
#define BCHP_MOCA_PHY_LP1_RX_REG_4               0x0028a990 /* LP1 Rx bits 39_32 */
#define BCHP_MOCA_PHY_LP1_RX_REG_5               0x0028a994 /* LP1 Rx bits 47_40 */
#define BCHP_MOCA_PHY_LP1_RX_REG_6               0x0028a998 /* LP1 Rx bits 55_48 */
#define BCHP_MOCA_PHY_LP1_RX_REG_7               0x0028a99c /* LP1 Rx bits 63_56 */
#define BCHP_MOCA_PHY_LP2_RX_REG_0               0x0028a9a0 /* LP2 Rx bits 7_0 */
#define BCHP_MOCA_PHY_LP2_RX_REG_1               0x0028a9a4 /* LP2 Rx bits 15_8 */
#define BCHP_MOCA_PHY_LP2_RX_REG_2               0x0028a9a8 /* LP2 Rx bits 23_16 */
#define BCHP_MOCA_PHY_LP2_RX_REG_3               0x0028a9ac /* LP2 Rx bits 31_24 */
#define BCHP_MOCA_PHY_LP2_RX_REG_4               0x0028a9b0 /* LP2 Rx bits 39_32 */
#define BCHP_MOCA_PHY_LP2_RX_REG_5               0x0028a9b4 /* LP2 Rx bits 47_40 */
#define BCHP_MOCA_PHY_LP2_RX_REG_6               0x0028a9b8 /* LP2 Rx bits 55_48 */
#define BCHP_MOCA_PHY_LP2_RX_REG_7               0x0028a9bc /* LP2 Rx bits 63_56 */
#define BCHP_MOCA_PHY_LP3_RX_REG_0               0x0028a9c0 /* LP3 Rx bits 7_0 */
#define BCHP_MOCA_PHY_LP3_RX_REG_1               0x0028a9c4 /* LP3 Rx bits 15_8 */
#define BCHP_MOCA_PHY_LP3_RX_REG_2               0x0028a9c8 /* LP3 Rx bits 23_16 */
#define BCHP_MOCA_PHY_LP3_RX_REG_3               0x0028a9cc /* LP3 Rx bits 31_24 */
#define BCHP_MOCA_PHY_LP3_RX_REG_4               0x0028a9d0 /* LP3 Rx bits 39_32 */
#define BCHP_MOCA_PHY_LP3_RX_REG_5               0x0028a9d4 /* LP3 Rx bits 47_40 */
#define BCHP_MOCA_PHY_LP3_RX_REG_6               0x0028a9d8 /* LP3 Rx bits 55_48 */
#define BCHP_MOCA_PHY_LP3_RX_REG_7               0x0028a9dc /* LP3 Rx bits 63_56 */
#define BCHP_MOCA_PHY_LP4_RX_REG_0               0x0028a9e0 /* LP4 Rx bits 7_0 */
#define BCHP_MOCA_PHY_LP4_RX_REG_1               0x0028a9e4 /* LP4 Rx bits 15_8 */
#define BCHP_MOCA_PHY_LP4_RX_REG_2               0x0028a9e8 /* LP4 Rx bits 23_16 */
#define BCHP_MOCA_PHY_LP4_RX_REG_3               0x0028a9ec /* LP4 Rx bits 31_24 */
#define BCHP_MOCA_PHY_LP4_RX_REG_4               0x0028a9f0 /* LP4 Rx bits 39_32 */
#define BCHP_MOCA_PHY_LP4_RX_REG_5               0x0028a9f4 /* LP4 Rx bits 47_40 */
#define BCHP_MOCA_PHY_LP4_RX_REG_6               0x0028a9f8 /* LP4 Rx bits 55_48 */
#define BCHP_MOCA_PHY_LP4_RX_REG_7               0x0028a9fc /* LP4 Rx bits 63_56 */
#define BCHP_MOCA_PHY_DES_KEY_REG_1              0x002880c4 /* DES Key Sequence Low */
#define BCHP_MOCA_PHY_DES_KEY_REG_2              0x002880c8 /* DES Key Sequence High */
#define BCHP_MOCA_PHY_TP_SC_LOCATION             0x002880cc /* "Probe II SC1, SC2" */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1          0x002880d0 /* Rx and Tx Burst Parameters #1 */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_2          0x002880d4 /* Rx and Tx Burst Parameters #2 */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_3          0x002880d8 /* Rx and Tx Burst Parameters #3 */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_4          0x002880dc /* Fec Parameters */
#define BCHP_MOCA_PHY_RX_RESULTS_READ_REG        0x002880e0 /* RX Results Reading Register and RX-Learning Parameters Load */
#define BCHP_MOCA_PHY_BURST_RX_REG_1             0x002880e4 /* RX Burst Parameters #1 */
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1        0x002880e8 /* RX Burst Init Parameters #1 */
#define BCHP_MOCA_PHY_BURST_EYE_DEBUG_REG        0x002880ec /* RX Burst Eye Debug */
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_2        0x002880f0 /* RX Burst Init Parameters #2 */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1          0x002880f4 /* TX Burst Switches */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_2          0x002880f8 /* Profile TX - Gain */
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1        0x002880fc /* Profile parameters #1 */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2          0x00288200 /* RX Burst Switches */
#define BCHP_MOCA_PHY_BURST_RX_PILOTS_REG        0x00288204 /* RX Burst Parameters #2 */
#define BCHP_MOCA_PHY_SCFO_STEP_REG              0x00288208 /* SCFO Step */
#define BCHP_MOCA_PHY_ACQUISITION_REG            0x0028820c /* Acquisition */
#define BCHP_MOCA_PHY_ACQUISITION_REG_1          0x00288210 /* Acquisition Parameter #1 */
#define BCHP_MOCA_PHY_BURST_RF_FCW               0x00288214 /* LO Freq Offset */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1          0x00288218 /* RX Gain Set */
#define BCHP_MOCA_PHY_BURST_RX_LERN_REG_1        0x0028823c /* Rx Burst Learn Parameters #1 */
#define BCHP_MOCA_PHY_BURST_RX_LERN_SFO_REG      0x00288240 /* Rx Burst Learn Parameters #2 */
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG        0x00288300 /* Burst Status. */
#define BCHP_MOCA_PHY_FEC_UNERROR_IN_REG         0x00288304 /* FEC UnError */
#define BCHP_MOCA_PHY_FEC_CORRECTED_IN_REG       0x00288308 /* FEC Corrected */
#define BCHP_MOCA_PHY_FEC_UNCORRECTED_IN_REG     0x0028830c /* FEC UnCorrected */
#define BCHP_MOCA_PHY_PP_P_EN_DATA_REG           0x00288310 /* Power Absolute Value(RSSI) */
#define BCHP_MOCA_PHY_PP_A_AC_MAX_REAL_REG       0x00288314 /* AC Max Real Value */
#define BCHP_MOCA_PHY_PP_A_AC_MAX_IMAG_REG       0x00288318 /* AC Maximum Image Value */
#define BCHP_MOCA_PHY_PP_ABS_VAL_REG             0x0028831c /* AC Maximum Absolute Value */
#define BCHP_MOCA_PHY_AGC_STAT_RSSI_AVRG_IN_REG  0x00288320 /* AGC RSSI */
#define BCHP_MOCA_PHY_GAIN_RESULT                0x00288324 /* Gain Result */
#define BCHP_MOCA_PHY_RX_LEARN_1_REG             0x00288340 /* Rx Learning register #1 */
#define BCHP_MOCA_PHY_RX_LEARN_SFO_REG           0x00288344 /* Rx Learning register #2 */
#define BCHP_MOCA_PHY_GOERTZEL_STAT_REG          0x00288348 /* Goertzel Status */
#define BCHP_MOCA_PHY_GOERTZEL_RESULTS_REG       0x0028834c /* Gortzel Results */
#define BCHP_MOCA_PHY_PROBES_STATUS              0x00288c00 /* Probes Status */

/***************************************************************************
 *RTL_VER_REG - Version Number Register.
 ***************************************************************************/
/* MOCA_PHY :: RTL_VER_REG :: reserved0 [31:04] */
#define BCHP_MOCA_PHY_RTL_VER_REG_reserved0_MASK                   0xfffffff0
#define BCHP_MOCA_PHY_RTL_VER_REG_reserved0_SHIFT                  4

/* MOCA_PHY :: RTL_VER_REG :: ver_num [03:00] */
#define BCHP_MOCA_PHY_RTL_VER_REG_ver_num_MASK                     0x0000000f
#define BCHP_MOCA_PHY_RTL_VER_REG_ver_num_SHIFT                    0

/***************************************************************************
 *CPU_CONTROL_REG - CPU Control Register.
 ***************************************************************************/
/* MOCA_PHY :: CPU_CONTROL_REG :: reserved0 [31:08] */
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_reserved0_MASK               0xffffff00
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_reserved0_SHIFT              8

/* MOCA_PHY :: CPU_CONTROL_REG :: usds_domain_sw_rst [07:07] */
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_usds_domain_sw_rst_MASK      0x00000080
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_usds_domain_sw_rst_SHIFT     7

/* MOCA_PHY :: CPU_CONTROL_REG :: trx_domain_sw_rst [06:06] */
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_trx_domain_sw_rst_MASK       0x00000040
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_trx_domain_sw_rst_SHIFT      6

/* MOCA_PHY :: CPU_CONTROL_REG :: goertzel_restart [05:05] */
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_goertzel_restart_MASK        0x00000020
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_goertzel_restart_SHIFT       5

/* MOCA_PHY :: CPU_CONTROL_REG :: phy_enable [04:04] */
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_phy_enable_MASK              0x00000010
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_phy_enable_SHIFT             4

/* MOCA_PHY :: CPU_CONTROL_REG :: test_mode [03:03] */
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_test_mode_MASK               0x00000008
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_test_mode_SHIFT              3

/* MOCA_PHY :: CPU_CONTROL_REG :: doub_buf_deb [02:01] */
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_doub_buf_deb_MASK            0x00000006
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_doub_buf_deb_SHIFT           1

/* MOCA_PHY :: CPU_CONTROL_REG :: cpu_ctrl [00:00] */
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_cpu_ctrl_MASK                0x00000001
#define BCHP_MOCA_PHY_CPU_CONTROL_REG_cpu_ctrl_SHIFT               0

/***************************************************************************
 *BYPASS_REG - Bypass Register.
 ***************************************************************************/
/* MOCA_PHY :: BYPASS_REG :: reserved0 [31:16] */
#define BCHP_MOCA_PHY_BYPASS_REG_reserved0_MASK                    0xffff0000
#define BCHP_MOCA_PHY_BYPASS_REG_reserved0_SHIFT                   16

/* MOCA_PHY :: BYPASS_REG :: rx_int_dec_bypass [15:15] */
#define BCHP_MOCA_PHY_BYPASS_REG_rx_int_dec_bypass_MASK            0x00008000
#define BCHP_MOCA_PHY_BYPASS_REG_rx_int_dec_bypass_SHIFT           15

/* MOCA_PHY :: BYPASS_REG :: rx_fe_lpf_bypass [14:14] */
#define BCHP_MOCA_PHY_BYPASS_REG_rx_fe_lpf_bypass_MASK             0x00004000
#define BCHP_MOCA_PHY_BYPASS_REG_rx_fe_lpf_bypass_SHIFT            14

/* MOCA_PHY :: BYPASS_REG :: afe_rf_test_mode [13:13] */
#define BCHP_MOCA_PHY_BYPASS_REG_afe_rf_test_mode_MASK             0x00002000
#define BCHP_MOCA_PHY_BYPASS_REG_afe_rf_test_mode_SHIFT            13

/* MOCA_PHY :: BYPASS_REG :: convert_int_x4_bypass [12:12] */
#define BCHP_MOCA_PHY_BYPASS_REG_convert_int_x4_bypass_MASK        0x00001000
#define BCHP_MOCA_PHY_BYPASS_REG_convert_int_x4_bypass_SHIFT       12

/* MOCA_PHY :: BYPASS_REG :: convert_int_x2_bypass [11:11] */
#define BCHP_MOCA_PHY_BYPASS_REG_convert_int_x2_bypass_MASK        0x00000800
#define BCHP_MOCA_PHY_BYPASS_REG_convert_int_x2_bypass_SHIFT       11

/* MOCA_PHY :: BYPASS_REG :: lo_freq_cor_en [10:10] */
#define BCHP_MOCA_PHY_BYPASS_REG_lo_freq_cor_en_MASK               0x00000400
#define BCHP_MOCA_PHY_BYPASS_REG_lo_freq_cor_en_SHIFT              10

/* MOCA_PHY :: BYPASS_REG :: tx_int_dec_bypass [09:09] */
#define BCHP_MOCA_PHY_BYPASS_REG_tx_int_dec_bypass_MASK            0x00000200
#define BCHP_MOCA_PHY_BYPASS_REG_tx_int_dec_bypass_SHIFT           9

/* MOCA_PHY :: BYPASS_REG :: fd_pr_bypass [08:08] */
#define BCHP_MOCA_PHY_BYPASS_REG_fd_pr_bypass_MASK                 0x00000100
#define BCHP_MOCA_PHY_BYPASS_REG_fd_pr_bypass_SHIFT                8

/* MOCA_PHY :: BYPASS_REG :: agc_bypass [07:07] */
#define BCHP_MOCA_PHY_BYPASS_REG_agc_bypass_MASK                   0x00000080
#define BCHP_MOCA_PHY_BYPASS_REG_agc_bypass_SHIFT                  7

/* MOCA_PHY :: BYPASS_REG :: tx_iqcompensator_bypass [06:06] */
#define BCHP_MOCA_PHY_BYPASS_REG_tx_iqcompensator_bypass_MASK      0x00000040
#define BCHP_MOCA_PHY_BYPASS_REG_tx_iqcompensator_bypass_SHIFT     6

/* MOCA_PHY :: BYPASS_REG :: convert_dec_int_bypass [05:05] */
#define BCHP_MOCA_PHY_BYPASS_REG_convert_dec_int_bypass_MASK       0x00000020
#define BCHP_MOCA_PHY_BYPASS_REG_convert_dec_int_bypass_SHIFT      5

/* MOCA_PHY :: BYPASS_REG :: rx_phase_rot_bypass [04:04] */
#define BCHP_MOCA_PHY_BYPASS_REG_rx_phase_rot_bypass_MASK          0x00000010
#define BCHP_MOCA_PHY_BYPASS_REG_rx_phase_rot_bypass_SHIFT         4

/* MOCA_PHY :: BYPASS_REG :: rs_rx_bypass [03:03] */
#define BCHP_MOCA_PHY_BYPASS_REG_rs_rx_bypass_MASK                 0x00000008
#define BCHP_MOCA_PHY_BYPASS_REG_rs_rx_bypass_SHIFT                3

/* MOCA_PHY :: BYPASS_REG :: hpf_bypass [02:02] */
#define BCHP_MOCA_PHY_BYPASS_REG_hpf_bypass_MASK                   0x00000004
#define BCHP_MOCA_PHY_BYPASS_REG_hpf_bypass_SHIFT                  2

/* MOCA_PHY :: BYPASS_REG :: des_bypass [01:01] */
#define BCHP_MOCA_PHY_BYPASS_REG_des_bypass_MASK                   0x00000002
#define BCHP_MOCA_PHY_BYPASS_REG_des_bypass_SHIFT                  1

/* MOCA_PHY :: BYPASS_REG :: rs_tx_bypass [00:00] */
#define BCHP_MOCA_PHY_BYPASS_REG_rs_tx_bypass_MASK                 0x00000001
#define BCHP_MOCA_PHY_BYPASS_REG_rs_tx_bypass_SHIFT                0

/***************************************************************************
 *PREAMBLE_PARAMS - Preamble Parameters
 ***************************************************************************/
/* MOCA_PHY :: PREAMBLE_PARAMS :: p2_a1 [31:28] */
#define BCHP_MOCA_PHY_PREAMBLE_PARAMS_p2_a1_MASK                   0xf0000000
#define BCHP_MOCA_PHY_PREAMBLE_PARAMS_p2_a1_SHIFT                  28

/* MOCA_PHY :: PREAMBLE_PARAMS :: p2_b1 [27:24] */
#define BCHP_MOCA_PHY_PREAMBLE_PARAMS_p2_b1_MASK                   0x0f000000
#define BCHP_MOCA_PHY_PREAMBLE_PARAMS_p2_b1_SHIFT                  24

/* MOCA_PHY :: PREAMBLE_PARAMS :: p2_a2 [23:20] */
#define BCHP_MOCA_PHY_PREAMBLE_PARAMS_p2_a2_MASK                   0x00f00000
#define BCHP_MOCA_PHY_PREAMBLE_PARAMS_p2_a2_SHIFT                  20

/* MOCA_PHY :: PREAMBLE_PARAMS :: p2_b2 [19:16] */
#define BCHP_MOCA_PHY_PREAMBLE_PARAMS_p2_b2_MASK                   0x000f0000
#define BCHP_MOCA_PHY_PREAMBLE_PARAMS_p2_b2_SHIFT                  16

/* MOCA_PHY :: PREAMBLE_PARAMS :: p3_a3 [15:12] */
#define BCHP_MOCA_PHY_PREAMBLE_PARAMS_p3_a3_MASK                   0x0000f000
#define BCHP_MOCA_PHY_PREAMBLE_PARAMS_p3_a3_SHIFT                  12

/* MOCA_PHY :: PREAMBLE_PARAMS :: p3_b3 [11:08] */
#define BCHP_MOCA_PHY_PREAMBLE_PARAMS_p3_b3_MASK                   0x00000f00
#define BCHP_MOCA_PHY_PREAMBLE_PARAMS_p3_b3_SHIFT                  8

/* MOCA_PHY :: PREAMBLE_PARAMS :: p4_a4 [07:04] */
#define BCHP_MOCA_PHY_PREAMBLE_PARAMS_p4_a4_MASK                   0x000000f0
#define BCHP_MOCA_PHY_PREAMBLE_PARAMS_p4_a4_SHIFT                  4

/* MOCA_PHY :: PREAMBLE_PARAMS :: p4_b4 [03:00] */
#define BCHP_MOCA_PHY_PREAMBLE_PARAMS_p4_b4_MASK                   0x0000000f
#define BCHP_MOCA_PHY_PREAMBLE_PARAMS_p4_b4_SHIFT                  0

/***************************************************************************
 *FIXED_REG_1 - Probe II and Preamble Normalization Factor
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_1 :: preamble_nor_fac [31:16] */
#define BCHP_MOCA_PHY_FIXED_REG_1_preamble_nor_fac_MASK            0xffff0000
#define BCHP_MOCA_PHY_FIXED_REG_1_preamble_nor_fac_SHIFT           16

/* MOCA_PHY :: FIXED_REG_1 :: probe_ii_nor_fac [15:00] */
#define BCHP_MOCA_PHY_FIXED_REG_1_probe_ii_nor_fac_MASK            0x0000ffff
#define BCHP_MOCA_PHY_FIXED_REG_1_probe_ii_nor_fac_SHIFT           0

/***************************************************************************
 *FIXED_REG_2 - Bin Scrambler Seed and Probe I Seed
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_2 :: reserved0 [31:30] */
#define BCHP_MOCA_PHY_FIXED_REG_2_reserved0_MASK                   0xc0000000
#define BCHP_MOCA_PHY_FIXED_REG_2_reserved0_SHIFT                  30

/* MOCA_PHY :: FIXED_REG_2 :: pp_seed [29:15] */
#define BCHP_MOCA_PHY_FIXED_REG_2_pp_seed_MASK                     0x3fff8000
#define BCHP_MOCA_PHY_FIXED_REG_2_pp_seed_SHIFT                    15

/* MOCA_PHY :: FIXED_REG_2 :: bin_scram_seed [14:00] */
#define BCHP_MOCA_PHY_FIXED_REG_2_bin_scram_seed_MASK              0x00007fff
#define BCHP_MOCA_PHY_FIXED_REG_2_bin_scram_seed_SHIFT             0

/***************************************************************************
 *FIXED_REG_3 - Fixed Register #3
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_3 :: pp_cc_mode_sel [31:31] */
#define BCHP_MOCA_PHY_FIXED_REG_3_pp_cc_mode_sel_MASK              0x80000000
#define BCHP_MOCA_PHY_FIXED_REG_3_pp_cc_mode_sel_SHIFT             31

/* MOCA_PHY :: FIXED_REG_3 :: pp_cc_avg_length [30:26] */
#define BCHP_MOCA_PHY_FIXED_REG_3_pp_cc_avg_length_MASK            0x7c000000
#define BCHP_MOCA_PHY_FIXED_REG_3_pp_cc_avg_length_SHIFT           26

/* MOCA_PHY :: FIXED_REG_3 :: pp_cc_peak_num_th [25:22] */
#define BCHP_MOCA_PHY_FIXED_REG_3_pp_cc_peak_num_th_MASK           0x03c00000
#define BCHP_MOCA_PHY_FIXED_REG_3_pp_cc_peak_num_th_SHIFT          22

/* MOCA_PHY :: FIXED_REG_3 :: reserved0 [21:19] */
#define BCHP_MOCA_PHY_FIXED_REG_3_reserved0_MASK                   0x00380000
#define BCHP_MOCA_PHY_FIXED_REG_3_reserved0_SHIFT                  19

/* MOCA_PHY :: FIXED_REG_3 :: pp_sm_p1_count [18:11] */
#define BCHP_MOCA_PHY_FIXED_REG_3_pp_sm_p1_count_MASK              0x0007f800
#define BCHP_MOCA_PHY_FIXED_REG_3_pp_sm_p1_count_SHIFT             11

/* MOCA_PHY :: FIXED_REG_3 :: probe3_seed [10:01] */
#define BCHP_MOCA_PHY_FIXED_REG_3_probe3_seed_MASK                 0x000007fe
#define BCHP_MOCA_PHY_FIXED_REG_3_probe3_seed_SHIFT                1

/* MOCA_PHY :: FIXED_REG_3 :: const_sel [00:00] */
#define BCHP_MOCA_PHY_FIXED_REG_3_const_sel_MASK                   0x00000001
#define BCHP_MOCA_PHY_FIXED_REG_3_const_sel_SHIFT                  0

/***************************************************************************
 *FIXED_REG_4 - Preamble Processing Parameters
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_4 :: sync_disable [31:31] */
#define BCHP_MOCA_PHY_FIXED_REG_4_sync_disable_MASK                0x80000000
#define BCHP_MOCA_PHY_FIXED_REG_4_sync_disable_SHIFT               31

/* MOCA_PHY :: FIXED_REG_4 :: max_sync_wait [30:00] */
#define BCHP_MOCA_PHY_FIXED_REG_4_max_sync_wait_MASK               0x7fffffff
#define BCHP_MOCA_PHY_FIXED_REG_4_max_sync_wait_SHIFT              0

/***************************************************************************
 *FIXED_REG_5 - Preamble Processing Parameters II + Normal RS + Farrow
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_5 :: reserved0 [31:31] */
#define BCHP_MOCA_PHY_FIXED_REG_5_reserved0_MASK                   0x80000000
#define BCHP_MOCA_PHY_FIXED_REG_5_reserved0_SHIFT                  31

/* MOCA_PHY :: FIXED_REG_5 :: cfo_sfo_clr_en [30:30] */
#define BCHP_MOCA_PHY_FIXED_REG_5_cfo_sfo_clr_en_MASK              0x40000000
#define BCHP_MOCA_PHY_FIXED_REG_5_cfo_sfo_clr_en_SHIFT             30

/* MOCA_PHY :: FIXED_REG_5 :: farrow_coff [29:26] */
#define BCHP_MOCA_PHY_FIXED_REG_5_farrow_coff_MASK                 0x3c000000
#define BCHP_MOCA_PHY_FIXED_REG_5_farrow_coff_SHIFT                26

/* MOCA_PHY :: FIXED_REG_5 :: normal_rs_k_t [25:14] */
#define BCHP_MOCA_PHY_FIXED_REG_5_normal_rs_k_t_MASK               0x03ffc000
#define BCHP_MOCA_PHY_FIXED_REG_5_normal_rs_k_t_SHIFT              14

/* MOCA_PHY :: FIXED_REG_5 :: pp_cc_maxf_reg_cnt_1 [13:08] */
#define BCHP_MOCA_PHY_FIXED_REG_5_pp_cc_maxf_reg_cnt_1_MASK        0x00003f00
#define BCHP_MOCA_PHY_FIXED_REG_5_pp_cc_maxf_reg_cnt_1_SHIFT       8

/* MOCA_PHY :: FIXED_REG_5 :: pp_ac_maxf_reg_cnt_5 [07:04] */
#define BCHP_MOCA_PHY_FIXED_REG_5_pp_ac_maxf_reg_cnt_5_MASK        0x000000f0
#define BCHP_MOCA_PHY_FIXED_REG_5_pp_ac_maxf_reg_cnt_5_SHIFT       4

/* MOCA_PHY :: FIXED_REG_5 :: pp_ac_maxf_reg_cnt_2 [03:00] */
#define BCHP_MOCA_PHY_FIXED_REG_5_pp_ac_maxf_reg_cnt_2_MASK        0x0000000f
#define BCHP_MOCA_PHY_FIXED_REG_5_pp_ac_maxf_reg_cnt_2_SHIFT       0

/***************************************************************************
 *FIXED_REG_6 - Fixed Register #6.
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_6 :: rx_hpf_pole2 [31:16] */
#define BCHP_MOCA_PHY_FIXED_REG_6_rx_hpf_pole2_MASK                0xffff0000
#define BCHP_MOCA_PHY_FIXED_REG_6_rx_hpf_pole2_SHIFT               16

/* MOCA_PHY :: FIXED_REG_6 :: rx_hpf_pole1 [15:00] */
#define BCHP_MOCA_PHY_FIXED_REG_6_rx_hpf_pole1_MASK                0x0000ffff
#define BCHP_MOCA_PHY_FIXED_REG_6_rx_hpf_pole1_SHIFT               0

/***************************************************************************
 *HPF_PARM_REG_1 - HPF Parameters #1
 ***************************************************************************/
/* MOCA_PHY :: HPF_PARM_REG_1 :: rx_hpf_gain1 [31:16] */
#define BCHP_MOCA_PHY_HPF_PARM_REG_1_rx_hpf_gain1_MASK             0xffff0000
#define BCHP_MOCA_PHY_HPF_PARM_REG_1_rx_hpf_gain1_SHIFT            16

/* MOCA_PHY :: HPF_PARM_REG_1 :: rx_hpf_pole3 [15:00] */
#define BCHP_MOCA_PHY_HPF_PARM_REG_1_rx_hpf_pole3_MASK             0x0000ffff
#define BCHP_MOCA_PHY_HPF_PARM_REG_1_rx_hpf_pole3_SHIFT            0

/***************************************************************************
 *HPF_PARM_REG_2 - HPF Parameters #2
 ***************************************************************************/
/* MOCA_PHY :: HPF_PARM_REG_2 :: rx_hpf_gain3 [31:16] */
#define BCHP_MOCA_PHY_HPF_PARM_REG_2_rx_hpf_gain3_MASK             0xffff0000
#define BCHP_MOCA_PHY_HPF_PARM_REG_2_rx_hpf_gain3_SHIFT            16

/* MOCA_PHY :: HPF_PARM_REG_2 :: rx_hpf_gain2 [15:00] */
#define BCHP_MOCA_PHY_HPF_PARM_REG_2_rx_hpf_gain2_MASK             0x0000ffff
#define BCHP_MOCA_PHY_HPF_PARM_REG_2_rx_hpf_gain2_SHIFT            0

/***************************************************************************
 *PHY_DELAYES_REG - PHY Delays.
 ***************************************************************************/
/* MOCA_PHY :: PHY_DELAYES_REG :: rf_lif_select [31:31] */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_rf_lif_select_MASK           0x80000000
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_rf_lif_select_SHIFT          31

/* MOCA_PHY :: PHY_DELAYES_REG :: pp_ac_maxf_cnt_1 [30:24] */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_pp_ac_maxf_cnt_1_MASK        0x7f000000
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_pp_ac_maxf_cnt_1_SHIFT       24

/* MOCA_PHY :: PHY_DELAYES_REG :: reserved0 [23:21] */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_reserved0_MASK               0x00e00000
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_reserved0_SHIFT              21

/* MOCA_PHY :: PHY_DELAYES_REG :: burst_start_delay [20:12] */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_burst_start_delay_MASK       0x001ff000
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_burst_start_delay_SHIFT      12

/* MOCA_PHY :: PHY_DELAYES_REG :: reserved1 [11:11] */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_reserved1_MASK               0x00000800
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_reserved1_SHIFT              11

/* MOCA_PHY :: PHY_DELAYES_REG :: burst_init_delay [10:00] */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_burst_init_delay_MASK        0x000007ff
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_burst_init_delay_SHIFT       0

/***************************************************************************
 *PHY_DELAYES_REG_2 - PHY Delays #2
 ***************************************************************************/
/* MOCA_PHY :: PHY_DELAYES_REG_2 :: reserved0 [31:16] */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_2_reserved0_MASK             0xffff0000
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_2_reserved0_SHIFT            16

/* MOCA_PHY :: PHY_DELAYES_REG_2 :: mpd_gap_delay [15:08] */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_2_mpd_gap_delay_MASK         0x0000ff00
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_2_mpd_gap_delay_SHIFT        8

/* MOCA_PHY :: PHY_DELAYES_REG_2 :: mpd_rx_delay [07:00] */
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_2_mpd_rx_delay_MASK          0x000000ff
#define BCHP_MOCA_PHY_PHY_DELAYES_REG_2_mpd_rx_delay_SHIFT         0

/***************************************************************************
 *FIXED_REG_8 - Fixed Register #8
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_8 :: reserved0 [31:25] */
#define BCHP_MOCA_PHY_FIXED_REG_8_reserved0_MASK                   0xfe000000
#define BCHP_MOCA_PHY_FIXED_REG_8_reserved0_SHIFT                  25

/* MOCA_PHY :: FIXED_REG_8 :: rx_iq_scale_q [24:24] */
#define BCHP_MOCA_PHY_FIXED_REG_8_rx_iq_scale_q_MASK               0x01000000
#define BCHP_MOCA_PHY_FIXED_REG_8_rx_iq_scale_q_SHIFT              24

/* MOCA_PHY :: FIXED_REG_8 :: rx_iq_cor_teta [23:12] */
#define BCHP_MOCA_PHY_FIXED_REG_8_rx_iq_cor_teta_MASK              0x00fff000
#define BCHP_MOCA_PHY_FIXED_REG_8_rx_iq_cor_teta_SHIFT             12

/* MOCA_PHY :: FIXED_REG_8 :: rx_iq_cor_rho [11:00] */
#define BCHP_MOCA_PHY_FIXED_REG_8_rx_iq_cor_rho_MASK               0x00000fff
#define BCHP_MOCA_PHY_FIXED_REG_8_rx_iq_cor_rho_SHIFT              0

/***************************************************************************
 *SP_RX_REG_0 - SP Rx bits 7_0
 ***************************************************************************/
/* MOCA_PHY :: SP_RX_REG_0 :: sp_rx_bits7_0 [31:00] */
#define BCHP_MOCA_PHY_SP_RX_REG_0_sp_rx_bits7_0_MASK               0xffffffff
#define BCHP_MOCA_PHY_SP_RX_REG_0_sp_rx_bits7_0_SHIFT              0

/***************************************************************************
 *SP_RX_REG_1 - SP Rx bits 15_8
 ***************************************************************************/
/* MOCA_PHY :: SP_RX_REG_1 :: sp_rx_bits15_8 [31:00] */
#define BCHP_MOCA_PHY_SP_RX_REG_1_sp_rx_bits15_8_MASK              0xffffffff
#define BCHP_MOCA_PHY_SP_RX_REG_1_sp_rx_bits15_8_SHIFT             0

/***************************************************************************
 *SP_RX_REG_2 - SP Rx bits 23_16
 ***************************************************************************/
/* MOCA_PHY :: SP_RX_REG_2 :: sp_rx_bits23_16 [31:00] */
#define BCHP_MOCA_PHY_SP_RX_REG_2_sp_rx_bits23_16_MASK             0xffffffff
#define BCHP_MOCA_PHY_SP_RX_REG_2_sp_rx_bits23_16_SHIFT            0

/***************************************************************************
 *SP_RX_REG_3 - SP Rx bits 29-24
 ***************************************************************************/
/* MOCA_PHY :: SP_RX_REG_3 :: reserved0 [31:24] */
#define BCHP_MOCA_PHY_SP_RX_REG_3_reserved0_MASK                   0xff000000
#define BCHP_MOCA_PHY_SP_RX_REG_3_reserved0_SHIFT                  24

/* MOCA_PHY :: SP_RX_REG_3 :: sp_rx_bits29_24 [23:00] */
#define BCHP_MOCA_PHY_SP_RX_REG_3_sp_rx_bits29_24_MASK             0x00ffffff
#define BCHP_MOCA_PHY_SP_RX_REG_3_sp_rx_bits29_24_SHIFT            0

/***************************************************************************
 *AGC_PARM_REG_1 - AGC Parameter Register #1
 ***************************************************************************/
/* MOCA_PHY :: AGC_PARM_REG_1 :: agc_unlock_th_cnt_limit [31:29] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_unlock_th_cnt_limit_MASK  0xe0000000
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_unlock_th_cnt_limit_SHIFT 29

/* MOCA_PHY :: AGC_PARM_REG_1 :: agc_unlock_tl_cnt_limit [28:26] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_unlock_tl_cnt_limit_MASK  0x1c000000
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_unlock_tl_cnt_limit_SHIFT 26

/* MOCA_PHY :: AGC_PARM_REG_1 :: agc_gain_offset [25:18] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_gain_offset_MASK          0x03fc0000
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_gain_offset_SHIFT         18

/* MOCA_PHY :: AGC_PARM_REG_1 :: agc_rssi_avg_count_slide_win_m2 [17:15] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_count_slide_win_m2_MASK 0x00038000
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_count_slide_win_m2_SHIFT 15

/* MOCA_PHY :: AGC_PARM_REG_1 :: agc_rssi_avg_count_slide_win_m1 [14:12] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_count_slide_win_m1_MASK 0x00007000
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_count_slide_win_m1_SHIFT 12

/* MOCA_PHY :: AGC_PARM_REG_1 :: agc_rssi_avg_count_slide_win_m0 [11:09] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_count_slide_win_m0_MASK 0x00000e00
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_count_slide_win_m0_SHIFT 9

/* MOCA_PHY :: AGC_PARM_REG_1 :: agc_rssi_avg_slide_win_n2 [08:06] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_slide_win_n2_MASK 0x000001c0
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_slide_win_n2_SHIFT 6

/* MOCA_PHY :: AGC_PARM_REG_1 :: agc_rssi_avg_slide_win_n1 [05:03] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_slide_win_n1_MASK 0x00000038
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_slide_win_n1_SHIFT 3

/* MOCA_PHY :: AGC_PARM_REG_1 :: agc_rssi_avg_slide_win_n0 [02:00] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_slide_win_n0_MASK 0x00000007
#define BCHP_MOCA_PHY_AGC_PARM_REG_1_agc_rssi_avg_slide_win_n0_SHIFT 0

/***************************************************************************
 *AGC_PARM_REG_2 - AGC Parameter Register #2.
 ***************************************************************************/
/* MOCA_PHY :: AGC_PARM_REG_2 :: agc_sm_iter_num [31:29] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_2_agc_sm_iter_num_MASK          0xe0000000
#define BCHP_MOCA_PHY_AGC_PARM_REG_2_agc_sm_iter_num_SHIFT         29

/* MOCA_PHY :: AGC_PARM_REG_2 :: agc_gain_slope [28:20] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_2_agc_gain_slope_MASK           0x1ff00000
#define BCHP_MOCA_PHY_AGC_PARM_REG_2_agc_gain_slope_SHIFT          20

/* MOCA_PHY :: AGC_PARM_REG_2 :: agc_gain_pkt_det_th [19:10] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_2_agc_gain_pkt_det_th_MASK      0x000ffc00
#define BCHP_MOCA_PHY_AGC_PARM_REG_2_agc_gain_pkt_det_th_SHIFT     10

/* MOCA_PHY :: AGC_PARM_REG_2 :: agc_gain_up_win_th [09:00] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_2_agc_gain_up_win_th_MASK       0x000003ff
#define BCHP_MOCA_PHY_AGC_PARM_REG_2_agc_gain_up_win_th_SHIFT      0

/***************************************************************************
 *AGC_PARM_REG_3 - AGC Parameter Register #3.
 ***************************************************************************/
/* MOCA_PHY :: AGC_PARM_REG_3 :: reserved0 [31:27] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_3_reserved0_MASK                0xf8000000
#define BCHP_MOCA_PHY_AGC_PARM_REG_3_reserved0_SHIFT               27

/* MOCA_PHY :: AGC_PARM_REG_3 :: agc_gain_gain_calc9 [26:18] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_3_agc_gain_gain_calc9_MASK      0x07fc0000
#define BCHP_MOCA_PHY_AGC_PARM_REG_3_agc_gain_gain_calc9_SHIFT     18

/* MOCA_PHY :: AGC_PARM_REG_3 :: agc_gain_gain_calc8 [17:10] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_3_agc_gain_gain_calc8_MASK      0x0003fc00
#define BCHP_MOCA_PHY_AGC_PARM_REG_3_agc_gain_gain_calc8_SHIFT     10

/* MOCA_PHY :: AGC_PARM_REG_3 :: agc_gain_pkt_det_th_b [09:00] */
#define BCHP_MOCA_PHY_AGC_PARM_REG_3_agc_gain_pkt_det_th_b_MASK    0x000003ff
#define BCHP_MOCA_PHY_AGC_PARM_REG_3_agc_gain_pkt_det_th_b_SHIFT   0

/***************************************************************************
 *FIXED_REG_9 - Fixed Register #9
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_9 :: reserved0 [31:16] */
#define BCHP_MOCA_PHY_FIXED_REG_9_reserved0_MASK                   0xffff0000
#define BCHP_MOCA_PHY_FIXED_REG_9_reserved0_SHIFT                  16

/* MOCA_PHY :: FIXED_REG_9 :: preamble_to_sel [15:15] */
#define BCHP_MOCA_PHY_FIXED_REG_9_preamble_to_sel_MASK             0x00008000
#define BCHP_MOCA_PHY_FIXED_REG_9_preamble_to_sel_SHIFT            15

/* MOCA_PHY :: FIXED_REG_9 :: rx_flip_spectrum [14:14] */
#define BCHP_MOCA_PHY_FIXED_REG_9_rx_flip_spectrum_MASK            0x00004000
#define BCHP_MOCA_PHY_FIXED_REG_9_rx_flip_spectrum_SHIFT           14

/* MOCA_PHY :: FIXED_REG_9 :: des_key_sel [13:13] */
#define BCHP_MOCA_PHY_FIXED_REG_9_des_key_sel_MASK                 0x00002000
#define BCHP_MOCA_PHY_FIXED_REG_9_des_key_sel_SHIFT                13

/* MOCA_PHY :: FIXED_REG_9 :: tx_flip_spectrum [12:12] */
#define BCHP_MOCA_PHY_FIXED_REG_9_tx_flip_spectrum_MASK            0x00001000
#define BCHP_MOCA_PHY_FIXED_REG_9_tx_flip_spectrum_SHIFT           12

/* MOCA_PHY :: FIXED_REG_9 :: reserved1 [11:10] */
#define BCHP_MOCA_PHY_FIXED_REG_9_reserved1_MASK                   0x00000c00
#define BCHP_MOCA_PHY_FIXED_REG_9_reserved1_SHIFT                  10

/* MOCA_PHY :: FIXED_REG_9 :: tx_digital_gain [09:00] */
#define BCHP_MOCA_PHY_FIXED_REG_9_tx_digital_gain_MASK             0x000003ff
#define BCHP_MOCA_PHY_FIXED_REG_9_tx_digital_gain_SHIFT            0

/***************************************************************************
 *FIXED_REG_10 - Fixed Register #10
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_10 :: fc_sfo_conv_factor [31:16] */
#define BCHP_MOCA_PHY_FIXED_REG_10_fc_sfo_conv_factor_MASK         0xffff0000
#define BCHP_MOCA_PHY_FIXED_REG_10_fc_sfo_conv_factor_SHIFT        16

/* MOCA_PHY :: FIXED_REG_10 :: probe3_miu_factor [15:00] */
#define BCHP_MOCA_PHY_FIXED_REG_10_probe3_miu_factor_MASK          0x0000ffff
#define BCHP_MOCA_PHY_FIXED_REG_10_probe3_miu_factor_SHIFT         0

/***************************************************************************
 *INTER_STAT_REG - Interrupt Status
 ***************************************************************************/
/* MOCA_PHY :: INTER_STAT_REG :: reserved0 [31:02] */
#define BCHP_MOCA_PHY_INTER_STAT_REG_reserved0_MASK                0xfffffffc
#define BCHP_MOCA_PHY_INTER_STAT_REG_reserved0_SHIFT               2

/* MOCA_PHY :: INTER_STAT_REG :: fec_error_int_stat [01:01] */
#define BCHP_MOCA_PHY_INTER_STAT_REG_fec_error_int_stat_MASK       0x00000002
#define BCHP_MOCA_PHY_INTER_STAT_REG_fec_error_int_stat_SHIFT      1

/* MOCA_PHY :: INTER_STAT_REG :: acq_fail_int_stat [00:00] */
#define BCHP_MOCA_PHY_INTER_STAT_REG_acq_fail_int_stat_MASK        0x00000001
#define BCHP_MOCA_PHY_INTER_STAT_REG_acq_fail_int_stat_SHIFT       0

/***************************************************************************
 *FIXED_REG_11 - Fixed Register #11
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_11 :: reserved0 [31:17] */
#define BCHP_MOCA_PHY_FIXED_REG_11_reserved0_MASK                  0xfffe0000
#define BCHP_MOCA_PHY_FIXED_REG_11_reserved0_SHIFT                 17

/* MOCA_PHY :: FIXED_REG_11 :: adc_tp_rate_sel [16:15] */
#define BCHP_MOCA_PHY_FIXED_REG_11_adc_tp_rate_sel_MASK            0x00018000
#define BCHP_MOCA_PHY_FIXED_REG_11_adc_tp_rate_sel_SHIFT           15

/* MOCA_PHY :: FIXED_REG_11 :: fec_err_interrupt_en [14:14] */
#define BCHP_MOCA_PHY_FIXED_REG_11_fec_err_interrupt_en_MASK       0x00004000
#define BCHP_MOCA_PHY_FIXED_REG_11_fec_err_interrupt_en_SHIFT      14

/* MOCA_PHY :: FIXED_REG_11 :: acq_fail_interrupt_en [13:13] */
#define BCHP_MOCA_PHY_FIXED_REG_11_acq_fail_interrupt_en_MASK      0x00002000
#define BCHP_MOCA_PHY_FIXED_REG_11_acq_fail_interrupt_en_SHIFT     13

/* MOCA_PHY :: FIXED_REG_11 :: asic_tp_mux_sel [12:12] */
#define BCHP_MOCA_PHY_FIXED_REG_11_asic_tp_mux_sel_MASK            0x00001000
#define BCHP_MOCA_PHY_FIXED_REG_11_asic_tp_mux_sel_SHIFT           12

/* MOCA_PHY :: FIXED_REG_11 :: tp_mux_sel [11:00] */
#define BCHP_MOCA_PHY_FIXED_REG_11_tp_mux_sel_MASK                 0x00000fff
#define BCHP_MOCA_PHY_FIXED_REG_11_tp_mux_sel_SHIFT                0

/***************************************************************************
 *INST_CE_BITS_BIT_LOAD_MEM%i - CE Sequence and Available Sub-carriers
 ***************************************************************************/
#define BCHP_MOCA_PHY_INST_CE_BITS_BIT_LOAD_MEMi_ARRAY_BASE        0x00288080
#define BCHP_MOCA_PHY_INST_CE_BITS_BIT_LOAD_MEMi_ARRAY_START       0
#define BCHP_MOCA_PHY_INST_CE_BITS_BIT_LOAD_MEMi_ARRAY_END         15
#define BCHP_MOCA_PHY_INST_CE_BITS_BIT_LOAD_MEMi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *INST_CE_BITS_BIT_LOAD_MEM%i - CE Sequence and Available Sub-carriers
 ***************************************************************************/
/* MOCA_PHY :: INST_CE_BITS_BIT_LOAD_MEMi :: bits_seq [31:00] */
#define BCHP_MOCA_PHY_INST_CE_BITS_BIT_LOAD_MEMi_bits_seq_MASK     0xffffffff
#define BCHP_MOCA_PHY_INST_CE_BITS_BIT_LOAD_MEMi_bits_seq_SHIFT    0


/***************************************************************************
 *FIXED_REG_12 - Fixed Register #12
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_12 :: reserved0 [31:26] */
#define BCHP_MOCA_PHY_FIXED_REG_12_reserved0_MASK                  0xfc000000
#define BCHP_MOCA_PHY_FIXED_REG_12_reserved0_SHIFT                 26

/* MOCA_PHY :: FIXED_REG_12 :: tx_iqcompensator_qdc_sel [25:13] */
#define BCHP_MOCA_PHY_FIXED_REG_12_tx_iqcompensator_qdc_sel_MASK   0x03ffe000
#define BCHP_MOCA_PHY_FIXED_REG_12_tx_iqcompensator_qdc_sel_SHIFT  13

/* MOCA_PHY :: FIXED_REG_12 :: tx_iqcompensator_a_sel [12:00] */
#define BCHP_MOCA_PHY_FIXED_REG_12_tx_iqcompensator_a_sel_MASK     0x00001fff
#define BCHP_MOCA_PHY_FIXED_REG_12_tx_iqcompensator_a_sel_SHIFT    0

/***************************************************************************
 *FIXED_REG_13 - Fixed Register #13
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_13 :: reserved0 [31:28] */
#define BCHP_MOCA_PHY_FIXED_REG_13_reserved0_MASK                  0xf0000000
#define BCHP_MOCA_PHY_FIXED_REG_13_reserved0_SHIFT                 28

/* MOCA_PHY :: FIXED_REG_13 :: preamble_extend_mode [27:27] */
#define BCHP_MOCA_PHY_FIXED_REG_13_preamble_extend_mode_MASK       0x08000000
#define BCHP_MOCA_PHY_FIXED_REG_13_preamble_extend_mode_SHIFT      27

/* MOCA_PHY :: FIXED_REG_13 :: preamble_extend [26:26] */
#define BCHP_MOCA_PHY_FIXED_REG_13_preamble_extend_MASK            0x04000000
#define BCHP_MOCA_PHY_FIXED_REG_13_preamble_extend_SHIFT           26

/* MOCA_PHY :: FIXED_REG_13 :: tx_iqcompensator_idc_sel [25:13] */
#define BCHP_MOCA_PHY_FIXED_REG_13_tx_iqcompensator_idc_sel_MASK   0x03ffe000
#define BCHP_MOCA_PHY_FIXED_REG_13_tx_iqcompensator_idc_sel_SHIFT  13

/* MOCA_PHY :: FIXED_REG_13 :: tx_iqcompensator_b_sel [12:00] */
#define BCHP_MOCA_PHY_FIXED_REG_13_tx_iqcompensator_b_sel_MASK     0x00001fff
#define BCHP_MOCA_PHY_FIXED_REG_13_tx_iqcompensator_b_sel_SHIFT    0

/***************************************************************************
 *FIXED_REG_14 - Fixed Register #14
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_14 :: goertzel_signext [31:28] */
#define BCHP_MOCA_PHY_FIXED_REG_14_goertzel_signext_MASK           0xf0000000
#define BCHP_MOCA_PHY_FIXED_REG_14_goertzel_signext_SHIFT          28

/* MOCA_PHY :: FIXED_REG_14 :: goertzel_mode_sel [27:27] */
#define BCHP_MOCA_PHY_FIXED_REG_14_goertzel_mode_sel_MASK          0x08000000
#define BCHP_MOCA_PHY_FIXED_REG_14_goertzel_mode_sel_SHIFT         27

/* MOCA_PHY :: FIXED_REG_14 :: goertzel_ndft_g [26:16] */
#define BCHP_MOCA_PHY_FIXED_REG_14_goertzel_ndft_g_MASK            0x07ff0000
#define BCHP_MOCA_PHY_FIXED_REG_14_goertzel_ndft_g_SHIFT           16

/* MOCA_PHY :: FIXED_REG_14 :: tone_gain [15:00] */
#define BCHP_MOCA_PHY_FIXED_REG_14_tone_gain_MASK                  0x0000ffff
#define BCHP_MOCA_PHY_FIXED_REG_14_tone_gain_SHIFT                 0

/***************************************************************************
 *FIXED_REG_15 - Fixed Register #15
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_15 :: osc_conv_factor_real [31:16] */
#define BCHP_MOCA_PHY_FIXED_REG_15_osc_conv_factor_real_MASK       0xffff0000
#define BCHP_MOCA_PHY_FIXED_REG_15_osc_conv_factor_real_SHIFT      16

/* MOCA_PHY :: FIXED_REG_15 :: osc_conv_factor_imag [15:00] */
#define BCHP_MOCA_PHY_FIXED_REG_15_osc_conv_factor_imag_MASK       0x0000ffff
#define BCHP_MOCA_PHY_FIXED_REG_15_osc_conv_factor_imag_SHIFT      0

/***************************************************************************
 *FIXED_REG_16 - Fixed Register #16
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_16 :: rx_adc_st [31:23] */
#define BCHP_MOCA_PHY_FIXED_REG_16_rx_adc_st_MASK                  0xff800000
#define BCHP_MOCA_PHY_FIXED_REG_16_rx_adc_st_SHIFT                 23

/* MOCA_PHY :: FIXED_REG_16 :: tx_dac_st [22:15] */
#define BCHP_MOCA_PHY_FIXED_REG_16_tx_dac_st_MASK                  0x007f8000
#define BCHP_MOCA_PHY_FIXED_REG_16_tx_dac_st_SHIFT                 15

/* MOCA_PHY :: FIXED_REG_16 :: demixer_flip [14:14] */
#define BCHP_MOCA_PHY_FIXED_REG_16_demixer_flip_MASK               0x00004000
#define BCHP_MOCA_PHY_FIXED_REG_16_demixer_flip_SHIFT              14

/* MOCA_PHY :: FIXED_REG_16 :: tone_refresh_timing [13:00] */
#define BCHP_MOCA_PHY_FIXED_REG_16_tone_refresh_timing_MASK        0x00003fff
#define BCHP_MOCA_PHY_FIXED_REG_16_tone_refresh_timing_SHIFT       0

/***************************************************************************
 *FIXED_REG_17 - Fixed Register #17
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_17 :: reserved0 [31:18] */
#define BCHP_MOCA_PHY_FIXED_REG_17_reserved0_MASK                  0xfffc0000
#define BCHP_MOCA_PHY_FIXED_REG_17_reserved0_SHIFT                 18

/* MOCA_PHY :: FIXED_REG_17 :: goertzel_2xexp_ft1r [17:00] */
#define BCHP_MOCA_PHY_FIXED_REG_17_goertzel_2xexp_ft1r_MASK        0x0003ffff
#define BCHP_MOCA_PHY_FIXED_REG_17_goertzel_2xexp_ft1r_SHIFT       0

/***************************************************************************
 *FIXED_REG_18 - Fixed Register #18
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_18 :: farrow_freq_cor [31:00] */
#define BCHP_MOCA_PHY_FIXED_REG_18_farrow_freq_cor_MASK            0xffffffff
#define BCHP_MOCA_PHY_FIXED_REG_18_farrow_freq_cor_SHIFT           0

/***************************************************************************
 *FIXED_REG_19 - Fixed Register #19
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_19 :: reserved0 [31:17] */
#define BCHP_MOCA_PHY_FIXED_REG_19_reserved0_MASK                  0xfffe0000
#define BCHP_MOCA_PHY_FIXED_REG_19_reserved0_SHIFT                 17

/* MOCA_PHY :: FIXED_REG_19 :: goertzel_exp_ft1c_inph [16:00] */
#define BCHP_MOCA_PHY_FIXED_REG_19_goertzel_exp_ft1c_inph_MASK     0x0001ffff
#define BCHP_MOCA_PHY_FIXED_REG_19_goertzel_exp_ft1c_inph_SHIFT    0

/***************************************************************************
 *FIXED_REG_20 - Fixed Register #20
 ***************************************************************************/
/* MOCA_PHY :: FIXED_REG_20 :: reserved0 [31:17] */
#define BCHP_MOCA_PHY_FIXED_REG_20_reserved0_MASK                  0xfffe0000
#define BCHP_MOCA_PHY_FIXED_REG_20_reserved0_SHIFT                 17

/* MOCA_PHY :: FIXED_REG_20 :: goertzel_exp_ft1c_quad [16:00] */
#define BCHP_MOCA_PHY_FIXED_REG_20_goertzel_exp_ft1c_quad_MASK     0x0001ffff
#define BCHP_MOCA_PHY_FIXED_REG_20_goertzel_exp_ft1c_quad_SHIFT    0

/***************************************************************************
 *OFFSET_REG - Offset Register
 ***************************************************************************/
/* MOCA_PHY :: OFFSET_REG :: reserved0 [31:12] */
#define BCHP_MOCA_PHY_OFFSET_REG_reserved0_MASK                    0xfffff000
#define BCHP_MOCA_PHY_OFFSET_REG_reserved0_SHIFT                   12

/* MOCA_PHY :: OFFSET_REG :: sfo_offset [11:06] */
#define BCHP_MOCA_PHY_OFFSET_REG_sfo_offset_MASK                   0x00000fc0
#define BCHP_MOCA_PHY_OFFSET_REG_sfo_offset_SHIFT                  6

/* MOCA_PHY :: OFFSET_REG :: cfo_offset [05:00] */
#define BCHP_MOCA_PHY_OFFSET_REG_cfo_offset_MASK                   0x0000003f
#define BCHP_MOCA_PHY_OFFSET_REG_cfo_offset_SHIFT                  0

/***************************************************************************
 *CALIB_CONTROL_REG - Calibration Control Register
 ***************************************************************************/
/* MOCA_PHY :: CALIB_CONTROL_REG :: reserved0 [31:01] */
#define BCHP_MOCA_PHY_CALIB_CONTROL_REG_reserved0_MASK             0xfffffffe
#define BCHP_MOCA_PHY_CALIB_CONTROL_REG_reserved0_SHIFT            1

/* MOCA_PHY :: CALIB_CONTROL_REG :: calic_param_valid_n [00:00] */
#define BCHP_MOCA_PHY_CALIB_CONTROL_REG_calic_param_valid_n_MASK   0x00000001
#define BCHP_MOCA_PHY_CALIB_CONTROL_REG_calic_param_valid_n_SHIFT  0

/***************************************************************************
 *ACI_RSSI_REG - ACI RSSI
 ***************************************************************************/
/* MOCA_PHY :: ACI_RSSI_REG :: aci_rssi_clr [31:31] */
#define BCHP_MOCA_PHY_ACI_RSSI_REG_aci_rssi_clr_MASK               0x80000000
#define BCHP_MOCA_PHY_ACI_RSSI_REG_aci_rssi_clr_SHIFT              31

/* MOCA_PHY :: ACI_RSSI_REG :: reserved0 [30:14] */
#define BCHP_MOCA_PHY_ACI_RSSI_REG_reserved0_MASK                  0x7fffc000
#define BCHP_MOCA_PHY_ACI_RSSI_REG_reserved0_SHIFT                 14

/* MOCA_PHY :: ACI_RSSI_REG :: rssi_data_out [13:08] */
#define BCHP_MOCA_PHY_ACI_RSSI_REG_rssi_data_out_MASK              0x00003f00
#define BCHP_MOCA_PHY_ACI_RSSI_REG_rssi_data_out_SHIFT             8

/* MOCA_PHY :: ACI_RSSI_REG :: reserved1 [07:06] */
#define BCHP_MOCA_PHY_ACI_RSSI_REG_reserved1_MASK                  0x000000c0
#define BCHP_MOCA_PHY_ACI_RSSI_REG_reserved1_SHIFT                 6

/* MOCA_PHY :: ACI_RSSI_REG :: rssi_peak_data [05:00] */
#define BCHP_MOCA_PHY_ACI_RSSI_REG_rssi_peak_data_MASK             0x0000003f
#define BCHP_MOCA_PHY_ACI_RSSI_REG_rssi_peak_data_SHIFT            0

/***************************************************************************
 *AFE_COUNTERS_REG - AFE Counters
 ***************************************************************************/
/* MOCA_PHY :: AFE_COUNTERS_REG :: afe_goerzel_count [31:16] */
#define BCHP_MOCA_PHY_AFE_COUNTERS_REG_afe_goerzel_count_MASK      0xffff0000
#define BCHP_MOCA_PHY_AFE_COUNTERS_REG_afe_goerzel_count_SHIFT     16

/* MOCA_PHY :: AFE_COUNTERS_REG :: afe_gain_settling_time_short [15:08] */
#define BCHP_MOCA_PHY_AFE_COUNTERS_REG_afe_gain_settling_time_short_MASK 0x0000ff00
#define BCHP_MOCA_PHY_AFE_COUNTERS_REG_afe_gain_settling_time_short_SHIFT 8

/* MOCA_PHY :: AFE_COUNTERS_REG :: afe_gain_settling_time_long [07:00] */
#define BCHP_MOCA_PHY_AFE_COUNTERS_REG_afe_gain_settling_time_long_MASK 0x000000ff
#define BCHP_MOCA_PHY_AFE_COUNTERS_REG_afe_gain_settling_time_long_SHIFT 0

/***************************************************************************
 *FE_PARAMS_REG_0 - FE Parameters #0
 ***************************************************************************/
/* MOCA_PHY :: FE_PARAMS_REG_0 :: reserved0 [31:24] */
#define BCHP_MOCA_PHY_FE_PARAMS_REG_0_reserved0_MASK               0xff000000
#define BCHP_MOCA_PHY_FE_PARAMS_REG_0_reserved0_SHIFT              24

/* MOCA_PHY :: FE_PARAMS_REG_0 :: rx_fe_lpf_coef1 [23:12] */
#define BCHP_MOCA_PHY_FE_PARAMS_REG_0_rx_fe_lpf_coef1_MASK         0x00fff000
#define BCHP_MOCA_PHY_FE_PARAMS_REG_0_rx_fe_lpf_coef1_SHIFT        12

/* MOCA_PHY :: FE_PARAMS_REG_0 :: rx_fe_lpf_coef0 [11:00] */
#define BCHP_MOCA_PHY_FE_PARAMS_REG_0_rx_fe_lpf_coef0_MASK         0x00000fff
#define BCHP_MOCA_PHY_FE_PARAMS_REG_0_rx_fe_lpf_coef0_SHIFT        0

/***************************************************************************
 *FE_PARAMS_REG_1 - FE Parameters #1
 ***************************************************************************/
/* MOCA_PHY :: FE_PARAMS_REG_1 :: reserved0 [31:24] */
#define BCHP_MOCA_PHY_FE_PARAMS_REG_1_reserved0_MASK               0xff000000
#define BCHP_MOCA_PHY_FE_PARAMS_REG_1_reserved0_SHIFT              24

/* MOCA_PHY :: FE_PARAMS_REG_1 :: rx_fe_lpf_coef3 [23:12] */
#define BCHP_MOCA_PHY_FE_PARAMS_REG_1_rx_fe_lpf_coef3_MASK         0x00fff000
#define BCHP_MOCA_PHY_FE_PARAMS_REG_1_rx_fe_lpf_coef3_SHIFT        12

/* MOCA_PHY :: FE_PARAMS_REG_1 :: rx_fe_lpf_coef2 [11:00] */
#define BCHP_MOCA_PHY_FE_PARAMS_REG_1_rx_fe_lpf_coef2_MASK         0x00000fff
#define BCHP_MOCA_PHY_FE_PARAMS_REG_1_rx_fe_lpf_coef2_SHIFT        0

/***************************************************************************
 *FE_PARAMS_REG_2 - FE Parameters #2
 ***************************************************************************/
/* MOCA_PHY :: FE_PARAMS_REG_2 :: reserved0 [31:24] */
#define BCHP_MOCA_PHY_FE_PARAMS_REG_2_reserved0_MASK               0xff000000
#define BCHP_MOCA_PHY_FE_PARAMS_REG_2_reserved0_SHIFT              24

/* MOCA_PHY :: FE_PARAMS_REG_2 :: rx_fe_lpf_coef5 [23:12] */
#define BCHP_MOCA_PHY_FE_PARAMS_REG_2_rx_fe_lpf_coef5_MASK         0x00fff000
#define BCHP_MOCA_PHY_FE_PARAMS_REG_2_rx_fe_lpf_coef5_SHIFT        12

/* MOCA_PHY :: FE_PARAMS_REG_2 :: rx_fe_lpf_coef4 [11:00] */
#define BCHP_MOCA_PHY_FE_PARAMS_REG_2_rx_fe_lpf_coef4_MASK         0x00000fff
#define BCHP_MOCA_PHY_FE_PARAMS_REG_2_rx_fe_lpf_coef4_SHIFT        0

/***************************************************************************
 *USDS_PLL_REG_1 - USDS PLL #1
 ***************************************************************************/
/* MOCA_PHY :: USDS_PLL_REG_1 :: spare [31:25] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_1_spare_MASK                    0xfe000000
#define BCHP_MOCA_PHY_USDS_PLL_REG_1_spare_SHIFT                   25

/* MOCA_PHY :: USDS_PLL_REG_1 :: i_ndiv_ctrl [24:16] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_1_i_ndiv_ctrl_MASK              0x01ff0000
#define BCHP_MOCA_PHY_USDS_PLL_REG_1_i_ndiv_ctrl_SHIFT             16

/* MOCA_PHY :: USDS_PLL_REG_1 :: i_m2div [15:08] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_1_i_m2div_MASK                  0x0000ff00
#define BCHP_MOCA_PHY_USDS_PLL_REG_1_i_m2div_SHIFT                 8

/* MOCA_PHY :: USDS_PLL_REG_1 :: i_m1div [07:00] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_1_i_m1div_MASK                  0x000000ff
#define BCHP_MOCA_PHY_USDS_PLL_REG_1_i_m1div_SHIFT                 0

/***************************************************************************
 *USDS_PLL_REG_2 - USDS PLL #2
 ***************************************************************************/
/* MOCA_PHY :: USDS_PLL_REG_2 :: spare [31:29] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_2_spare_MASK                    0xe0000000
#define BCHP_MOCA_PHY_USDS_PLL_REG_2_spare_SHIFT                   29

/* MOCA_PHY :: USDS_PLL_REG_2 :: i_ndiv_dither_mfb [28:28] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_2_i_ndiv_dither_mfb_MASK        0x10000000
#define BCHP_MOCA_PHY_USDS_PLL_REG_2_i_ndiv_dither_mfb_SHIFT       28

/* MOCA_PHY :: USDS_PLL_REG_2 :: i_ndiv_mode [27:25] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_2_i_ndiv_mode_MASK              0x0e000000
#define BCHP_MOCA_PHY_USDS_PLL_REG_2_i_ndiv_mode_SHIFT             25

/* MOCA_PHY :: USDS_PLL_REG_2 :: i_ndiv_pwrdn [24:24] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_2_i_ndiv_pwrdn_MASK             0x01000000
#define BCHP_MOCA_PHY_USDS_PLL_REG_2_i_ndiv_pwrdn_SHIFT            24

/* MOCA_PHY :: USDS_PLL_REG_2 :: i_ndivfrac [23:00] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_2_i_ndivfrac_MASK               0x00ffffff
#define BCHP_MOCA_PHY_USDS_PLL_REG_2_i_ndivfrac_SHIFT              0

/***************************************************************************
 *USDS_PLL_REG_3 - USDS PLL #3
 ***************************************************************************/
/* MOCA_PHY :: USDS_PLL_REG_3 :: i_pll_ctrl1 [31:00] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_3_i_pll_ctrl1_MASK              0xffffffff
#define BCHP_MOCA_PHY_USDS_PLL_REG_3_i_pll_ctrl1_SHIFT             0

/***************************************************************************
 *USDS_PLL_REG_4 - USDS PLL #4
 ***************************************************************************/
/* MOCA_PHY :: USDS_PLL_REG_4 :: i_pll_ctrl2 [31:00] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_4_i_pll_ctrl2_MASK              0xffffffff
#define BCHP_MOCA_PHY_USDS_PLL_REG_4_i_pll_ctrl2_SHIFT             0

/***************************************************************************
 *USDS_PLL_REG_5 - USDS PLL #5
 ***************************************************************************/
/* MOCA_PHY :: USDS_PLL_REG_5 :: spare [31:18] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_spare_MASK                    0xfffc0000
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_spare_SHIFT                   18

/* MOCA_PHY :: USDS_PLL_REG_5 :: i_en_cmlbuf2 [17:17] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_i_en_cmlbuf2_MASK             0x00020000
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_i_en_cmlbuf2_SHIFT            17

/* MOCA_PHY :: USDS_PLL_REG_5 :: i_en_cmlbuf1 [16:16] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_i_en_cmlbuf1_MASK             0x00010000
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_i_en_cmlbuf1_SHIFT            16

/* MOCA_PHY :: USDS_PLL_REG_5 :: i_enb_clkout [15:15] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_i_enb_clkout_MASK             0x00008000
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_i_enb_clkout_SHIFT            15

/* MOCA_PHY :: USDS_PLL_REG_5 :: i_bypass_SDMOD [14:14] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_i_bypass_SDMOD_MASK           0x00004000
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_i_bypass_SDMOD_SHIFT          14

/* MOCA_PHY :: USDS_PLL_REG_5 :: i_reset_PLLd [13:13] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_i_reset_PLLd_MASK             0x00002000
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_i_reset_PLLd_SHIFT            13

/* MOCA_PHY :: USDS_PLL_REG_5 :: i_reset_plla [12:12] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_i_reset_plla_MASK             0x00001000
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_i_reset_plla_SHIFT            12

/* MOCA_PHY :: USDS_PLL_REG_5 :: i_test_en [11:11] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_i_test_en_MASK                0x00000800
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_i_test_en_SHIFT               11

/* MOCA_PHY :: USDS_PLL_REG_5 :: i_test_sel [10:08] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_i_test_sel_MASK               0x00000700
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_i_test_sel_SHIFT              8

/* MOCA_PHY :: USDS_PLL_REG_5 :: i_p2_ctrl [07:04] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_i_p2_ctrl_MASK                0x000000f0
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_i_p2_ctrl_SHIFT               4

/* MOCA_PHY :: USDS_PLL_REG_5 :: i_p1_ctrl [03:00] */
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_i_p1_ctrl_MASK                0x0000000f
#define BCHP_MOCA_PHY_USDS_PLL_REG_5_i_p1_ctrl_SHIFT               0

/***************************************************************************
 *DAC_REG_1 - DAC #1
 ***************************************************************************/
/* MOCA_PHY :: DAC_REG_1 :: o_crc2 [31:16] */
#define BCHP_MOCA_PHY_DAC_REG_1_o_crc2_MASK                        0xffff0000
#define BCHP_MOCA_PHY_DAC_REG_1_o_crc2_SHIFT                       16

/* MOCA_PHY :: DAC_REG_1 :: o_crc1 [15:00] */
#define BCHP_MOCA_PHY_DAC_REG_1_o_crc1_MASK                        0x0000ffff
#define BCHP_MOCA_PHY_DAC_REG_1_o_crc1_SHIFT                       0

/***************************************************************************
 *DAC_REG_2 - DAC #2
 ***************************************************************************/
/* MOCA_PHY :: DAC_REG_2 :: i_Qdac_ctrl [31:24] */
#define BCHP_MOCA_PHY_DAC_REG_2_i_Qdac_ctrl_MASK                   0xff000000
#define BCHP_MOCA_PHY_DAC_REG_2_i_Qdac_ctrl_SHIFT                  24

/* MOCA_PHY :: DAC_REG_2 :: i_Idac_ctrl [23:16] */
#define BCHP_MOCA_PHY_DAC_REG_2_i_Idac_ctrl_MASK                   0x00ff0000
#define BCHP_MOCA_PHY_DAC_REG_2_i_Idac_ctrl_SHIFT                  16

/* MOCA_PHY :: DAC_REG_2 :: i_bias_ctrl [15:00] */
#define BCHP_MOCA_PHY_DAC_REG_2_i_bias_ctrl_MASK                   0x0000ffff
#define BCHP_MOCA_PHY_DAC_REG_2_i_bias_ctrl_SHIFT                  0

/***************************************************************************
 *DAC_REG_3 - DAC #3
 ***************************************************************************/
/* MOCA_PHY :: DAC_REG_3 :: i_phaseitp_ctrl_lo [31:00] */
#define BCHP_MOCA_PHY_DAC_REG_3_i_phaseitp_ctrl_lo_MASK            0xffffffff
#define BCHP_MOCA_PHY_DAC_REG_3_i_phaseitp_ctrl_lo_SHIFT           0

/***************************************************************************
 *DAC_REG_4 - DAC #4
 ***************************************************************************/
/* MOCA_PHY :: DAC_REG_4 :: spare_2 [31:24] */
#define BCHP_MOCA_PHY_DAC_REG_4_spare_2_MASK                       0xff000000
#define BCHP_MOCA_PHY_DAC_REG_4_spare_2_SHIFT                      24

/* MOCA_PHY :: DAC_REG_4 :: i_pwrdn_ch2 [23:23] */
#define BCHP_MOCA_PHY_DAC_REG_4_i_pwrdn_ch2_MASK                   0x00800000
#define BCHP_MOCA_PHY_DAC_REG_4_i_pwrdn_ch2_SHIFT                  23

/* MOCA_PHY :: DAC_REG_4 :: i_pwrdn_ch1 [22:22] */
#define BCHP_MOCA_PHY_DAC_REG_4_i_pwrdn_ch1_MASK                   0x00400000
#define BCHP_MOCA_PHY_DAC_REG_4_i_pwrdn_ch1_SHIFT                  22

/* MOCA_PHY :: DAC_REG_4 :: i_refcomp_pd [21:21] */
#define BCHP_MOCA_PHY_DAC_REG_4_i_refcomp_pd_MASK                  0x00200000
#define BCHP_MOCA_PHY_DAC_REG_4_i_refcomp_pd_SHIFT                 21

/* MOCA_PHY :: DAC_REG_4 :: i_pwrdn_phaseitp [20:20] */
#define BCHP_MOCA_PHY_DAC_REG_4_i_pwrdn_phaseitp_MASK              0x00100000
#define BCHP_MOCA_PHY_DAC_REG_4_i_pwrdn_phaseitp_SHIFT             20

/* MOCA_PHY :: DAC_REG_4 :: i_pwrdn_biaslog [19:19] */
#define BCHP_MOCA_PHY_DAC_REG_4_i_pwrdn_biaslog_MASK               0x00080000
#define BCHP_MOCA_PHY_DAC_REG_4_i_pwrdn_biaslog_SHIFT              19

/* MOCA_PHY :: DAC_REG_4 :: i_pwrdn_bias50u [18:18] */
#define BCHP_MOCA_PHY_DAC_REG_4_i_pwrdn_bias50u_MASK               0x00040000
#define BCHP_MOCA_PHY_DAC_REG_4_i_pwrdn_bias50u_SHIFT              18

/* MOCA_PHY :: DAC_REG_4 :: i_pwrdn_bgcore [17:17] */
#define BCHP_MOCA_PHY_DAC_REG_4_i_pwrdn_bgcore_MASK                0x00020000
#define BCHP_MOCA_PHY_DAC_REG_4_i_pwrdn_bgcore_SHIFT               17

/* MOCA_PHY :: DAC_REG_4 :: i_pwrdn_pllreg [16:16] */
#define BCHP_MOCA_PHY_DAC_REG_4_i_pwrdn_pllreg_MASK                0x00010000
#define BCHP_MOCA_PHY_DAC_REG_4_i_pwrdn_pllreg_SHIFT               16

/* MOCA_PHY :: DAC_REG_4 :: i_pwrdn_pll [15:15] */
#define BCHP_MOCA_PHY_DAC_REG_4_i_pwrdn_pll_MASK                   0x00008000
#define BCHP_MOCA_PHY_DAC_REG_4_i_pwrdn_pll_SHIFT                  15

/* MOCA_PHY :: DAC_REG_4 :: i_en_rfmclk [14:14] */
#define BCHP_MOCA_PHY_DAC_REG_4_i_en_rfmclk_MASK                   0x00004000
#define BCHP_MOCA_PHY_DAC_REG_4_i_en_rfmclk_SHIFT                  14

/* MOCA_PHY :: DAC_REG_4 :: i_gain_ctrl [13:08] */
#define BCHP_MOCA_PHY_DAC_REG_4_i_gain_ctrl_MASK                   0x00003f00
#define BCHP_MOCA_PHY_DAC_REG_4_i_gain_ctrl_SHIFT                  8

/* MOCA_PHY :: DAC_REG_4 :: i_vco_rng [07:06] */
#define BCHP_MOCA_PHY_DAC_REG_4_i_vco_rng_MASK                     0x000000c0
#define BCHP_MOCA_PHY_DAC_REG_4_i_vco_rng_SHIFT                    6

/* MOCA_PHY :: DAC_REG_4 :: spare_1 [05:05] */
#define BCHP_MOCA_PHY_DAC_REG_4_spare_1_MASK                       0x00000020
#define BCHP_MOCA_PHY_DAC_REG_4_spare_1_SHIFT                      5

/* MOCA_PHY :: DAC_REG_4 :: i_reset_phaseitp [04:04] */
#define BCHP_MOCA_PHY_DAC_REG_4_i_reset_phaseitp_MASK              0x00000010
#define BCHP_MOCA_PHY_DAC_REG_4_i_reset_phaseitp_SHIFT             4

/* MOCA_PHY :: DAC_REG_4 :: i_phaseitp_ctrl_hi [03:00] */
#define BCHP_MOCA_PHY_DAC_REG_4_i_phaseitp_ctrl_hi_MASK            0x0000000f
#define BCHP_MOCA_PHY_DAC_REG_4_i_phaseitp_ctrl_hi_SHIFT           0

/***************************************************************************
 *DAC_REG_5 - DAC #5
 ***************************************************************************/
/* MOCA_PHY :: DAC_REG_5 :: spare [31:16] */
#define BCHP_MOCA_PHY_DAC_REG_5_spare_MASK                         0xffff0000
#define BCHP_MOCA_PHY_DAC_REG_5_spare_SHIFT                        16

/* MOCA_PHY :: DAC_REG_5 :: i_ctrl [15:00] */
#define BCHP_MOCA_PHY_DAC_REG_5_i_ctrl_MASK                        0x0000ffff
#define BCHP_MOCA_PHY_DAC_REG_5_i_ctrl_SHIFT                       0

/***************************************************************************
 *ADC_REG_1 - ADC #1
 ***************************************************************************/
/* MOCA_PHY :: ADC_REG_1 :: spare [31:16] */
#define BCHP_MOCA_PHY_ADC_REG_1_spare_MASK                         0xffff0000
#define BCHP_MOCA_PHY_ADC_REG_1_spare_SHIFT                        16

/* MOCA_PHY :: ADC_REG_1 :: i_afectrl [15:00] */
#define BCHP_MOCA_PHY_ADC_REG_1_i_afectrl_MASK                     0x0000ffff
#define BCHP_MOCA_PHY_ADC_REG_1_i_afectrl_SHIFT                    0

/***************************************************************************
 *ADC_REG_2 - ADC #2
 ***************************************************************************/
/* MOCA_PHY :: ADC_REG_2 :: spare [31:31] */
#define BCHP_MOCA_PHY_ADC_REG_2_spare_MASK                         0x80000000
#define BCHP_MOCA_PHY_ADC_REG_2_spare_SHIFT                        31

/* MOCA_PHY :: ADC_REG_2 :: i_bgAdj [30:28] */
#define BCHP_MOCA_PHY_ADC_REG_2_i_bgAdj_MASK                       0x70000000
#define BCHP_MOCA_PHY_ADC_REG_2_i_bgAdj_SHIFT                      28

/* MOCA_PHY :: ADC_REG_2 :: i_twosOffB [27:27] */
#define BCHP_MOCA_PHY_ADC_REG_2_i_twosOffB_MASK                    0x08000000
#define BCHP_MOCA_PHY_ADC_REG_2_i_twosOffB_SHIFT                   27

/* MOCA_PHY :: ADC_REG_2 :: i_invclkout [26:26] */
#define BCHP_MOCA_PHY_ADC_REG_2_i_invclkout_MASK                   0x04000000
#define BCHP_MOCA_PHY_ADC_REG_2_i_invclkout_SHIFT                  26

/* MOCA_PHY :: ADC_REG_2 :: i_ictrl [25:24] */
#define BCHP_MOCA_PHY_ADC_REG_2_i_ictrl_MASK                       0x03000000
#define BCHP_MOCA_PHY_ADC_REG_2_i_ictrl_SHIFT                      24

/* MOCA_PHY :: ADC_REG_2 :: i_extQ_pgaset [23:20] */
#define BCHP_MOCA_PHY_ADC_REG_2_i_extQ_pgaset_MASK                 0x00f00000
#define BCHP_MOCA_PHY_ADC_REG_2_i_extQ_pgaset_SHIFT                20

/* MOCA_PHY :: ADC_REG_2 :: i_extI_pgaset [19:16] */
#define BCHP_MOCA_PHY_ADC_REG_2_i_extI_pgaset_MASK                 0x000f0000
#define BCHP_MOCA_PHY_ADC_REG_2_i_extI_pgaset_SHIFT                16

/* MOCA_PHY :: ADC_REG_2 :: i_clksel [15:14] */
#define BCHP_MOCA_PHY_ADC_REG_2_i_clksel_MASK                      0x0000c000
#define BCHP_MOCA_PHY_ADC_REG_2_i_clksel_SHIFT                     14

/* MOCA_PHY :: ADC_REG_2 :: i_clkctrl [13:08] */
#define BCHP_MOCA_PHY_ADC_REG_2_i_clkctrl_MASK                     0x00003f00
#define BCHP_MOCA_PHY_ADC_REG_2_i_clkctrl_SHIFT                    8

/* MOCA_PHY :: ADC_REG_2 :: i_Q_pgaset [07:04] */
#define BCHP_MOCA_PHY_ADC_REG_2_i_Q_pgaset_MASK                    0x000000f0
#define BCHP_MOCA_PHY_ADC_REG_2_i_Q_pgaset_SHIFT                   4

/* MOCA_PHY :: ADC_REG_2 :: i_I_pgaset [03:00] */
#define BCHP_MOCA_PHY_ADC_REG_2_i_I_pgaset_MASK                    0x0000000f
#define BCHP_MOCA_PHY_ADC_REG_2_i_I_pgaset_SHIFT                   0

/***************************************************************************
 *TEST_DDFS_REG_1 - Test DDFS #1
 ***************************************************************************/
/* MOCA_PHY :: TEST_DDFS_REG_1 :: test_ddfs_fcw2 [31:16] */
#define BCHP_MOCA_PHY_TEST_DDFS_REG_1_test_ddfs_fcw2_MASK          0xffff0000
#define BCHP_MOCA_PHY_TEST_DDFS_REG_1_test_ddfs_fcw2_SHIFT         16

/* MOCA_PHY :: TEST_DDFS_REG_1 :: test_ddfs_fcw1 [15:00] */
#define BCHP_MOCA_PHY_TEST_DDFS_REG_1_test_ddfs_fcw1_MASK          0x0000ffff
#define BCHP_MOCA_PHY_TEST_DDFS_REG_1_test_ddfs_fcw1_SHIFT         0

/***************************************************************************
 *TEST_DDFS_REG_2 - Test DDFS #2
 ***************************************************************************/
/* MOCA_PHY :: TEST_DDFS_REG_2 :: spare [31:11] */
#define BCHP_MOCA_PHY_TEST_DDFS_REG_2_spare_MASK                   0xfffff800
#define BCHP_MOCA_PHY_TEST_DDFS_REG_2_spare_SHIFT                  11

/* MOCA_PHY :: TEST_DDFS_REG_2 :: test_ddfs_en_2tone [10:10] */
#define BCHP_MOCA_PHY_TEST_DDFS_REG_2_test_ddfs_en_2tone_MASK      0x00000400
#define BCHP_MOCA_PHY_TEST_DDFS_REG_2_test_ddfs_en_2tone_SHIFT     10

/* MOCA_PHY :: TEST_DDFS_REG_2 :: test_ddfs_sel_q [09:09] */
#define BCHP_MOCA_PHY_TEST_DDFS_REG_2_test_ddfs_sel_q_MASK         0x00000200
#define BCHP_MOCA_PHY_TEST_DDFS_REG_2_test_ddfs_sel_q_SHIFT        9

/* MOCA_PHY :: TEST_DDFS_REG_2 :: test_ddfs_sel_i [08:08] */
#define BCHP_MOCA_PHY_TEST_DDFS_REG_2_test_ddfs_sel_i_MASK         0x00000100
#define BCHP_MOCA_PHY_TEST_DDFS_REG_2_test_ddfs_sel_i_SHIFT        8

/* MOCA_PHY :: TEST_DDFS_REG_2 :: test_ddfs_scl [07:00] */
#define BCHP_MOCA_PHY_TEST_DDFS_REG_2_test_ddfs_scl_MASK           0x000000ff
#define BCHP_MOCA_PHY_TEST_DDFS_REG_2_test_ddfs_scl_SHIFT          0

/***************************************************************************
 *TEST_DDFS_REG_3 - Test DDFS #3
 ***************************************************************************/
/* MOCA_PHY :: TEST_DDFS_REG_3 :: spare [31:01] */
#define BCHP_MOCA_PHY_TEST_DDFS_REG_3_spare_MASK                   0xfffffffe
#define BCHP_MOCA_PHY_TEST_DDFS_REG_3_spare_SHIFT                  1

/* MOCA_PHY :: TEST_DDFS_REG_3 :: test_ddfs_en [00:00] */
#define BCHP_MOCA_PHY_TEST_DDFS_REG_3_test_ddfs_en_MASK            0x00000001
#define BCHP_MOCA_PHY_TEST_DDFS_REG_3_test_ddfs_en_SHIFT           0

/***************************************************************************
 *DAC_HOFF_REG_1 - DAC HOFF #1
 ***************************************************************************/
/* MOCA_PHY :: DAC_HOFF_REG_1 :: en_byp_dac_clk_div [31:31] */
#define BCHP_MOCA_PHY_DAC_HOFF_REG_1_en_byp_dac_clk_div_MASK       0x80000000
#define BCHP_MOCA_PHY_DAC_HOFF_REG_1_en_byp_dac_clk_div_SHIFT      31

/* MOCA_PHY :: DAC_HOFF_REG_1 :: spare [30:20] */
#define BCHP_MOCA_PHY_DAC_HOFF_REG_1_spare_MASK                    0x7ff00000
#define BCHP_MOCA_PHY_DAC_HOFF_REG_1_spare_SHIFT                   20

/* MOCA_PHY :: DAC_HOFF_REG_1 :: rst_rfmphy_bist [19:19] */
#define BCHP_MOCA_PHY_DAC_HOFF_REG_1_rst_rfmphy_bist_MASK          0x00080000
#define BCHP_MOCA_PHY_DAC_HOFF_REG_1_rst_rfmphy_bist_SHIFT         19

/* MOCA_PHY :: DAC_HOFF_REG_1 :: rst_am_pos_pll [18:18] */
#define BCHP_MOCA_PHY_DAC_HOFF_REG_1_rst_am_pos_pll_MASK           0x00040000
#define BCHP_MOCA_PHY_DAC_HOFF_REG_1_rst_am_pos_pll_SHIFT          18

/* MOCA_PHY :: DAC_HOFF_REG_1 :: dac_hoff_sw_reset [17:17] */
#define BCHP_MOCA_PHY_DAC_HOFF_REG_1_dac_hoff_sw_reset_MASK        0x00020000
#define BCHP_MOCA_PHY_DAC_HOFF_REG_1_dac_hoff_sw_reset_SHIFT       17

/* MOCA_PHY :: DAC_HOFF_REG_1 :: dac_hoff_bist_en [16:16] */
#define BCHP_MOCA_PHY_DAC_HOFF_REG_1_dac_hoff_bist_en_MASK         0x00010000
#define BCHP_MOCA_PHY_DAC_HOFF_REG_1_dac_hoff_bist_en_SHIFT        16

/* MOCA_PHY :: DAC_HOFF_REG_1 :: dac_hoff_bist_lim [15:00] */
#define BCHP_MOCA_PHY_DAC_HOFF_REG_1_dac_hoff_bist_lim_MASK        0x0000ffff
#define BCHP_MOCA_PHY_DAC_HOFF_REG_1_dac_hoff_bist_lim_SHIFT       0

/***************************************************************************
 *TXON_TIMER_REG - TXON Timer
 ***************************************************************************/
/* MOCA_PHY :: TXON_TIMER_REG :: conv_txon_timer_load_value [31:16] */
#define BCHP_MOCA_PHY_TXON_TIMER_REG_conv_txon_timer_load_value_MASK 0xffff0000
#define BCHP_MOCA_PHY_TXON_TIMER_REG_conv_txon_timer_load_value_SHIFT 16

/* MOCA_PHY :: TXON_TIMER_REG :: trx_txon_timer_load_value [15:00] */
#define BCHP_MOCA_PHY_TXON_TIMER_REG_trx_txon_timer_load_value_MASK 0x0000ffff
#define BCHP_MOCA_PHY_TXON_TIMER_REG_trx_txon_timer_load_value_SHIFT 0

/***************************************************************************
 *TXOFF_TIMER_REG - TXOFF Timer
 ***************************************************************************/
/* MOCA_PHY :: TXOFF_TIMER_REG :: wait_after_high_r [31:28] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_wait_after_high_r_MASK       0xf0000000
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_wait_after_high_r_SHIFT      28

/* MOCA_PHY :: TXOFF_TIMER_REG :: wait_after_turn_on_switch [27:24] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_wait_after_turn_on_switch_MASK 0x0f000000
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_wait_after_turn_on_switch_SHIFT 24

/* MOCA_PHY :: TXOFF_TIMER_REG :: spare [23:22] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_spare_MASK                   0x00c00000
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_spare_SHIFT                  22

/* MOCA_PHY :: TXOFF_TIMER_REG :: ifpga_shrtr_postgain [21:21] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_ifpga_shrtr_postgain_MASK    0x00200000
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_ifpga_shrtr_postgain_SHIFT   21

/* MOCA_PHY :: TXOFF_TIMER_REG :: ifpga_shrtr2_postgain [20:20] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_ifpga_shrtr2_postgain_MASK   0x00100000
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_ifpga_shrtr2_postgain_SHIFT  20

/* MOCA_PHY :: TXOFF_TIMER_REG :: mix_shrtr_postgain [19:19] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_mix_shrtr_postgain_MASK      0x00080000
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_mix_shrtr_postgain_SHIFT     19

/* MOCA_PHY :: TXOFF_TIMER_REG :: ifpga_shrtr_pregain [18:18] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_ifpga_shrtr_pregain_MASK     0x00040000
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_ifpga_shrtr_pregain_SHIFT    18

/* MOCA_PHY :: TXOFF_TIMER_REG :: ifpga_shrtr2_pregain [17:17] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_ifpga_shrtr2_pregain_MASK    0x00020000
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_ifpga_shrtr2_pregain_SHIFT   17

/* MOCA_PHY :: TXOFF_TIMER_REG :: mix_shrtr_pregain [16:16] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_mix_shrtr_pregain_MASK       0x00010000
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_mix_shrtr_pregain_SHIFT      16

/* MOCA_PHY :: TXOFF_TIMER_REG :: conv_txoff_timer_load_value [15:08] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_conv_txoff_timer_load_value_MASK 0x0000ff00
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_conv_txoff_timer_load_value_SHIFT 8

/* MOCA_PHY :: TXOFF_TIMER_REG :: trx_txoff_timer_load_value [07:00] */
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_trx_txoff_timer_load_value_MASK 0x000000ff
#define BCHP_MOCA_PHY_TXOFF_TIMER_REG_trx_txoff_timer_load_value_SHIFT 0

/***************************************************************************
 *RXON_TIMER_REG - RXON Timer
 ***************************************************************************/
/* MOCA_PHY :: RXON_TIMER_REG :: conv_rxon_timer_load_value [31:16] */
#define BCHP_MOCA_PHY_RXON_TIMER_REG_conv_rxon_timer_load_value_MASK 0xffff0000
#define BCHP_MOCA_PHY_RXON_TIMER_REG_conv_rxon_timer_load_value_SHIFT 16

/* MOCA_PHY :: RXON_TIMER_REG :: trx_rxon_timer_load_value [15:00] */
#define BCHP_MOCA_PHY_RXON_TIMER_REG_trx_rxon_timer_load_value_MASK 0x0000ffff
#define BCHP_MOCA_PHY_RXON_TIMER_REG_trx_rxon_timer_load_value_SHIFT 0

/***************************************************************************
 *TRX_REG_1 - TRX #1
 ***************************************************************************/
/* MOCA_PHY :: TRX_REG_1 :: reserved0 [31:12] */
#define BCHP_MOCA_PHY_TRX_REG_1_reserved0_MASK                     0xfffff000
#define BCHP_MOCA_PHY_TRX_REG_1_reserved0_SHIFT                    12

/* MOCA_PHY :: TRX_REG_1 :: o_usds_pll_lock [11:11] */
#define BCHP_MOCA_PHY_TRX_REG_1_o_usds_pll_lock_MASK               0x00000800
#define BCHP_MOCA_PHY_TRX_REG_1_o_usds_pll_lock_SHIFT              11

/* MOCA_PHY :: TRX_REG_1 :: o_ref_pll_lock [10:10] */
#define BCHP_MOCA_PHY_TRX_REG_1_o_ref_pll_lock_MASK                0x00000400
#define BCHP_MOCA_PHY_TRX_REG_1_o_ref_pll_lock_SHIFT               10

/* MOCA_PHY :: TRX_REG_1 :: o_lo_mixpll_popcap [09:09] */
#define BCHP_MOCA_PHY_TRX_REG_1_o_lo_mixpll_popcap_MASK            0x00000200
#define BCHP_MOCA_PHY_TRX_REG_1_o_lo_mixpll_popcap_SHIFT           9

/* MOCA_PHY :: TRX_REG_1 :: o_lo_mixpll_lock [08:08] */
#define BCHP_MOCA_PHY_TRX_REG_1_o_lo_mixpll_lock_MASK              0x00000100
#define BCHP_MOCA_PHY_TRX_REG_1_o_lo_mixpll_lock_SHIFT             8

/* MOCA_PHY :: TRX_REG_1 :: o_trx_read_datar01 [07:00] */
#define BCHP_MOCA_PHY_TRX_REG_1_o_trx_read_datar01_MASK            0x000000ff
#define BCHP_MOCA_PHY_TRX_REG_1_o_trx_read_datar01_SHIFT           0

/***************************************************************************
 *LO_DDFS_REG_1 - LO  DDFS #1
 ***************************************************************************/
/* MOCA_PHY :: LO_DDFS_REG_1 :: reserved0 [31:05] */
#define BCHP_MOCA_PHY_LO_DDFS_REG_1_reserved0_MASK                 0xffffffe0
#define BCHP_MOCA_PHY_LO_DDFS_REG_1_reserved0_SHIFT                5

/* MOCA_PHY :: LO_DDFS_REG_1 :: ddfs_pwrup_sw_rst [04:04] */
#define BCHP_MOCA_PHY_LO_DDFS_REG_1_ddfs_pwrup_sw_rst_MASK         0x00000010
#define BCHP_MOCA_PHY_LO_DDFS_REG_1_ddfs_pwrup_sw_rst_SHIFT        4

/* MOCA_PHY :: LO_DDFS_REG_1 :: ddfs_test_en [03:03] */
#define BCHP_MOCA_PHY_LO_DDFS_REG_1_ddfs_test_en_MASK              0x00000008
#define BCHP_MOCA_PHY_LO_DDFS_REG_1_ddfs_test_en_SHIFT             3

/* MOCA_PHY :: LO_DDFS_REG_1 :: ddfs_srst [02:02] */
#define BCHP_MOCA_PHY_LO_DDFS_REG_1_ddfs_srst_MASK                 0x00000004
#define BCHP_MOCA_PHY_LO_DDFS_REG_1_ddfs_srst_SHIFT                2

/* MOCA_PHY :: LO_DDFS_REG_1 :: trx_srst [01:01] */
#define BCHP_MOCA_PHY_LO_DDFS_REG_1_trx_srst_MASK                  0x00000002
#define BCHP_MOCA_PHY_LO_DDFS_REG_1_trx_srst_SHIFT                 1

/* MOCA_PHY :: LO_DDFS_REG_1 :: lo_ddfs_en [00:00] */
#define BCHP_MOCA_PHY_LO_DDFS_REG_1_lo_ddfs_en_MASK                0x00000001
#define BCHP_MOCA_PHY_LO_DDFS_REG_1_lo_ddfs_en_SHIFT               0

/***************************************************************************
 *LO_REG_1 - LO #1 (i_LO_write_dataR01)
 ***************************************************************************/
/* MOCA_PHY :: LO_REG_1 :: spare_0 [31:31] */
#define BCHP_MOCA_PHY_LO_REG_1_spare_0_MASK                        0x80000000
#define BCHP_MOCA_PHY_LO_REG_1_spare_0_SHIFT                       31

/* MOCA_PHY :: LO_REG_1 :: lP_rstCMOSbb [30:30] */
#define BCHP_MOCA_PHY_LO_REG_1_lP_rstCMOSbb_MASK                   0x40000000
#define BCHP_MOCA_PHY_LO_REG_1_lP_rstCMOSbb_SHIFT                  30

/* MOCA_PHY :: LO_REG_1 :: spare_1 [29:26] */
#define BCHP_MOCA_PHY_LO_REG_1_spare_1_MASK                        0x3c000000
#define BCHP_MOCA_PHY_LO_REG_1_spare_1_SHIFT                       26

/* MOCA_PHY :: LO_REG_1 :: spare_2 [25:25] */
#define BCHP_MOCA_PHY_LO_REG_1_spare_2_MASK                        0x02000000
#define BCHP_MOCA_PHY_LO_REG_1_spare_2_SHIFT                       25

/* MOCA_PHY :: LO_REG_1 :: spare_3 [24:24] */
#define BCHP_MOCA_PHY_LO_REG_1_spare_3_MASK                        0x01000000
#define BCHP_MOCA_PHY_LO_REG_1_spare_3_SHIFT                       24

/* MOCA_PHY :: LO_REG_1 :: lP_vco_pwrdn [23:23] */
#define BCHP_MOCA_PHY_LO_REG_1_lP_vco_pwrdn_MASK                   0x00800000
#define BCHP_MOCA_PHY_LO_REG_1_lP_vco_pwrdn_SHIFT                  23

/* MOCA_PHY :: LO_REG_1 :: lP_cml_div2_cnt [22:21] */
#define BCHP_MOCA_PHY_LO_REG_1_lP_cml_div2_cnt_MASK                0x00600000
#define BCHP_MOCA_PHY_LO_REG_1_lP_cml_div2_cnt_SHIFT               21

/* MOCA_PHY :: LO_REG_1 :: lP_pd_LO [20:20] */
#define BCHP_MOCA_PHY_LO_REG_1_lP_pd_LO_MASK                       0x00100000
#define BCHP_MOCA_PHY_LO_REG_1_lP_pd_LO_SHIFT                      20

/* MOCA_PHY :: LO_REG_1 :: lP_cmlDIVRST [19:19] */
#define BCHP_MOCA_PHY_LO_REG_1_lP_cmlDIVRST_MASK                   0x00080000
#define BCHP_MOCA_PHY_LO_REG_1_lP_cmlDIVRST_SHIFT                  19

/* MOCA_PHY :: LO_REG_1 :: lP_sel_mux [18:16] */
#define BCHP_MOCA_PHY_LO_REG_1_lP_sel_mux_MASK                     0x00070000
#define BCHP_MOCA_PHY_LO_REG_1_lP_sel_mux_SHIFT                    16

/* MOCA_PHY :: LO_REG_1 :: lP_vco_sel [15:14] */
#define BCHP_MOCA_PHY_LO_REG_1_lP_vco_sel_MASK                     0x0000c000
#define BCHP_MOCA_PHY_LO_REG_1_lP_vco_sel_SHIFT                    14

/* MOCA_PHY :: LO_REG_1 :: lP_ref_cntl [13:08] */
#define BCHP_MOCA_PHY_LO_REG_1_lP_ref_cntl_MASK                    0x00003f00
#define BCHP_MOCA_PHY_LO_REG_1_lP_ref_cntl_SHIFT                   8

/* MOCA_PHY :: LO_REG_1 :: lP_ld_RESET_STRT [07:07] */
#define BCHP_MOCA_PHY_LO_REG_1_lP_ld_RESET_STRT_MASK               0x00000080
#define BCHP_MOCA_PHY_LO_REG_1_lP_ld_RESET_STRT_SHIFT              7

/* MOCA_PHY :: LO_REG_1 :: lP_ld_EN [06:06] */
#define BCHP_MOCA_PHY_LO_REG_1_lP_ld_EN_MASK                       0x00000040
#define BCHP_MOCA_PHY_LO_REG_1_lP_ld_EN_SHIFT                      6

/* MOCA_PHY :: LO_REG_1 :: lP_cap_cntl [05:00] */
#define BCHP_MOCA_PHY_LO_REG_1_lP_cap_cntl_MASK                    0x0000003f
#define BCHP_MOCA_PHY_LO_REG_1_lP_cap_cntl_SHIFT                   0

/***************************************************************************
 *LO_REG_2 - LO #2 (i_LO_write_dataR02)
 ***************************************************************************/
/* MOCA_PHY :: LO_REG_2 :: lP_fblvlfdoff [31:31] */
#define BCHP_MOCA_PHY_LO_REG_2_lP_fblvlfdoff_MASK                  0x80000000
#define BCHP_MOCA_PHY_LO_REG_2_lP_fblvlfdoff_SHIFT                 31

/* MOCA_PHY :: LO_REG_2 :: lP_PD [30:30] */
#define BCHP_MOCA_PHY_LO_REG_2_lP_PD_MASK                          0x40000000
#define BCHP_MOCA_PHY_LO_REG_2_lP_PD_SHIFT                         30

/* MOCA_PHY :: LO_REG_2 :: lP_pwrup_wd [29:29] */
#define BCHP_MOCA_PHY_LO_REG_2_lP_pwrup_wd_MASK                    0x20000000
#define BCHP_MOCA_PHY_LO_REG_2_lP_pwrup_wd_SHIFT                   29

/* MOCA_PHY :: LO_REG_2 :: lP_VcREF [28:24] */
#define BCHP_MOCA_PHY_LO_REG_2_lP_VcREF_MASK                       0x1f000000
#define BCHP_MOCA_PHY_LO_REG_2_lP_VcREF_SHIFT                      24

/* MOCA_PHY :: LO_REG_2 :: lP_manIbal [23:23] */
#define BCHP_MOCA_PHY_LO_REG_2_lP_manIbal_MASK                     0x00800000
#define BCHP_MOCA_PHY_LO_REG_2_lP_manIbal_SHIFT                    23

/* MOCA_PHY :: LO_REG_2 :: lP_QPMainbiasCNT [22:21] */
#define BCHP_MOCA_PHY_LO_REG_2_lP_QPMainbiasCNT_MASK               0x00600000
#define BCHP_MOCA_PHY_LO_REG_2_lP_QPMainbiasCNT_SHIFT              21

/* MOCA_PHY :: LO_REG_2 :: lP_QP_pd [20:20] */
#define BCHP_MOCA_PHY_LO_REG_2_lP_QP_pd_MASK                       0x00100000
#define BCHP_MOCA_PHY_LO_REG_2_lP_QP_pd_SHIFT                      20

/* MOCA_PHY :: LO_REG_2 :: lP_fbcmlbiasCNT [19:18] */
#define BCHP_MOCA_PHY_LO_REG_2_lP_fbcmlbiasCNT_MASK                0x000c0000
#define BCHP_MOCA_PHY_LO_REG_2_lP_fbcmlbiasCNT_SHIFT               18

/* MOCA_PHY :: LO_REG_2 :: lP_LODIVBY4EN [17:17] */
#define BCHP_MOCA_PHY_LO_REG_2_lP_LODIVBY4EN_MASK                  0x00020000
#define BCHP_MOCA_PHY_LO_REG_2_lP_LODIVBY4EN_SHIFT                 17

/* MOCA_PHY :: LO_REG_2 :: lP_div16_12b [16:16] */
#define BCHP_MOCA_PHY_LO_REG_2_lP_div16_12b_MASK                   0x00010000
#define BCHP_MOCA_PHY_LO_REG_2_lP_div16_12b_SHIFT                  16

/* MOCA_PHY :: LO_REG_2 :: lP_manVbal [15:15] */
#define BCHP_MOCA_PHY_LO_REG_2_lP_manVbal_MASK                     0x00008000
#define BCHP_MOCA_PHY_LO_REG_2_lP_manVbal_SHIFT                    15

/* MOCA_PHY :: LO_REG_2 :: lP_QPMainbiasCNT2 [14:13] */
#define BCHP_MOCA_PHY_LO_REG_2_lP_QPMainbiasCNT2_MASK              0x00006000
#define BCHP_MOCA_PHY_LO_REG_2_lP_QPMainbiasCNT2_SHIFT             13

/* MOCA_PHY :: LO_REG_2 :: lP_QPbiasCNT [12:08] */
#define BCHP_MOCA_PHY_LO_REG_2_lP_QPbiasCNT_MASK                   0x00001f00
#define BCHP_MOCA_PHY_LO_REG_2_lP_QPbiasCNT_SHIFT                  8

/* MOCA_PHY :: LO_REG_2 :: lP_Vc_prb_en [07:07] */
#define BCHP_MOCA_PHY_LO_REG_2_lP_Vc_prb_en_MASK                   0x00000080
#define BCHP_MOCA_PHY_LO_REG_2_lP_Vc_prb_en_SHIFT                  7

/* MOCA_PHY :: LO_REG_2 :: lP_Vz_prb_en [06:06] */
#define BCHP_MOCA_PHY_LO_REG_2_lP_Vz_prb_en_MASK                   0x00000040
#define BCHP_MOCA_PHY_LO_REG_2_lP_Vz_prb_en_SHIFT                  6

/* MOCA_PHY :: LO_REG_2 :: lP_QP2_pd [05:05] */
#define BCHP_MOCA_PHY_LO_REG_2_lP_QP2_pd_MASK                      0x00000020
#define BCHP_MOCA_PHY_LO_REG_2_lP_QP2_pd_SHIFT                     5

/* MOCA_PHY :: LO_REG_2 :: lP_QPbiasCNT2 [04:00] */
#define BCHP_MOCA_PHY_LO_REG_2_lP_QPbiasCNT2_MASK                  0x0000001f
#define BCHP_MOCA_PHY_LO_REG_2_lP_QPbiasCNT2_SHIFT                 0

/***************************************************************************
 *LO_REG_3 - LO #3 (i_LO_write_dataR03)
 ***************************************************************************/
/* MOCA_PHY :: LO_REG_3 :: IMF_LDO_DAC_b [31:29] */
#define BCHP_MOCA_PHY_LO_REG_3_IMF_LDO_DAC_b_MASK                  0xe0000000
#define BCHP_MOCA_PHY_LO_REG_3_IMF_LDO_DAC_b_SHIFT                 29

/* MOCA_PHY :: LO_REG_3 :: DACIMFreg_pwrdn [28:28] */
#define BCHP_MOCA_PHY_LO_REG_3_DACIMFreg_pwrdn_MASK                0x10000000
#define BCHP_MOCA_PHY_LO_REG_3_DACIMFreg_pwrdn_SHIFT               28

/* MOCA_PHY :: LO_REG_3 :: lP_Rcntl [27:26] */
#define BCHP_MOCA_PHY_LO_REG_3_lP_Rcntl_MASK                       0x0c000000
#define BCHP_MOCA_PHY_LO_REG_3_lP_Rcntl_SHIFT                      26

/* MOCA_PHY :: LO_REG_3 :: lP_manRSTClf [25:25] */
#define BCHP_MOCA_PHY_LO_REG_3_lP_manRSTClf_MASK                   0x02000000
#define BCHP_MOCA_PHY_LO_REG_3_lP_manRSTClf_SHIFT                  25

/* MOCA_PHY :: LO_REG_3 :: lP_pwrup_lf [24:24] */
#define BCHP_MOCA_PHY_LO_REG_3_lP_pwrup_lf_MASK                    0x01000000
#define BCHP_MOCA_PHY_LO_REG_3_lP_pwrup_lf_SHIFT                   24

/* MOCA_PHY :: LO_REG_3 :: d2d1080_pwrdn_1p2 [23:23] */
#define BCHP_MOCA_PHY_LO_REG_3_d2d1080_pwrdn_1p2_MASK              0x00800000
#define BCHP_MOCA_PHY_LO_REG_3_d2d1080_pwrdn_1p2_SHIFT             23

/* MOCA_PHY :: LO_REG_3 :: DAC_pwrup_1p2 [22:22] */
#define BCHP_MOCA_PHY_LO_REG_3_DAC_pwrup_1p2_MASK                  0x00400000
#define BCHP_MOCA_PHY_LO_REG_3_DAC_pwrup_1p2_SHIFT                 22

/* MOCA_PHY :: LO_REG_3 :: IMF_gmx [21:18] */
#define BCHP_MOCA_PHY_LO_REG_3_IMF_gmx_MASK                        0x003c0000
#define BCHP_MOCA_PHY_LO_REG_3_IMF_gmx_SHIFT                       18

/* MOCA_PHY :: LO_REG_3 :: IMF_pwrdn [17:17] */
#define BCHP_MOCA_PHY_LO_REG_3_IMF_pwrdn_MASK                      0x00020000
#define BCHP_MOCA_PHY_LO_REG_3_IMF_pwrdn_SHIFT                     17

/* MOCA_PHY :: LO_REG_3 :: IMF_if_hp [16:16] */
#define BCHP_MOCA_PHY_LO_REG_3_IMF_if_hp_MASK                      0x00010000
#define BCHP_MOCA_PHY_LO_REG_3_IMF_if_hp_SHIFT                     16

/* MOCA_PHY :: LO_REG_3 :: spare_0 [15:15] */
#define BCHP_MOCA_PHY_LO_REG_3_spare_0_MASK                        0x00008000
#define BCHP_MOCA_PHY_LO_REG_3_spare_0_SHIFT                       15

/* MOCA_PHY :: LO_REG_3 :: cml1080_pwrdn [14:14] */
#define BCHP_MOCA_PHY_LO_REG_3_cml1080_pwrdn_MASK                  0x00004000
#define BCHP_MOCA_PHY_LO_REG_3_cml1080_pwrdn_SHIFT                 14

/* MOCA_PHY :: LO_REG_3 :: DAC_clksel [13:13] */
#define BCHP_MOCA_PHY_LO_REG_3_DAC_clksel_MASK                     0x00002000
#define BCHP_MOCA_PHY_LO_REG_3_DAC_clksel_SHIFT                    13

/* MOCA_PHY :: LO_REG_3 :: DAC_clkdel [12:12] */
#define BCHP_MOCA_PHY_LO_REG_3_DAC_clkdel_MASK                     0x00001000
#define BCHP_MOCA_PHY_LO_REG_3_DAC_clkdel_SHIFT                    12

/* MOCA_PHY :: LO_REG_3 :: DAC_ictl [11:08] */
#define BCHP_MOCA_PHY_LO_REG_3_DAC_ictl_MASK                       0x00000f00
#define BCHP_MOCA_PHY_LO_REG_3_DAC_ictl_SHIFT                      8

/* MOCA_PHY :: LO_REG_3 :: cml1080_cmlCNT [07:06] */
#define BCHP_MOCA_PHY_LO_REG_3_cml1080_cmlCNT_MASK                 0x000000c0
#define BCHP_MOCA_PHY_LO_REG_3_cml1080_cmlCNT_SHIFT                6

/* MOCA_PHY :: LO_REG_3 :: spare_1 [05:04] */
#define BCHP_MOCA_PHY_LO_REG_3_spare_1_MASK                        0x00000030
#define BCHP_MOCA_PHY_LO_REG_3_spare_1_SHIFT                       4

/* MOCA_PHY :: LO_REG_3 :: RX_BGR_PD [03:03] */
#define BCHP_MOCA_PHY_LO_REG_3_RX_BGR_PD_MASK                      0x00000008
#define BCHP_MOCA_PHY_LO_REG_3_RX_BGR_PD_SHIFT                     3

/* MOCA_PHY :: LO_REG_3 :: BGR_CORE_ADJ [02:00] */
#define BCHP_MOCA_PHY_LO_REG_3_BGR_CORE_ADJ_MASK                   0x00000007
#define BCHP_MOCA_PHY_LO_REG_3_BGR_CORE_ADJ_SHIFT                  0

/***************************************************************************
 *RX_REG_1 - RX #1 (i_RX_write_dataR01)
 ***************************************************************************/
/* MOCA_PHY :: RX_REG_1 :: MIX_Q_PWRDN [31:31] */
#define BCHP_MOCA_PHY_RX_REG_1_MIX_Q_PWRDN_MASK                    0x80000000
#define BCHP_MOCA_PHY_RX_REG_1_MIX_Q_PWRDN_SHIFT                   31

/* MOCA_PHY :: RX_REG_1 :: RFPGA_cRFpga [30:27] */
#define BCHP_MOCA_PHY_RX_REG_1_RFPGA_cRFpga_MASK                   0x78000000
#define BCHP_MOCA_PHY_RX_REG_1_RFPGA_cRFpga_SHIFT                  27

/* MOCA_PHY :: RX_REG_1 :: IFPGA_Rgm [26:23] */
#define BCHP_MOCA_PHY_RX_REG_1_IFPGA_Rgm_MASK                      0x07800000
#define BCHP_MOCA_PHY_RX_REG_1_IFPGA_Rgm_SHIFT                     23

/* MOCA_PHY :: RX_REG_1 :: IFPGA_Ramp [22:19] */
#define BCHP_MOCA_PHY_RX_REG_1_IFPGA_Ramp_MASK                     0x00780000
#define BCHP_MOCA_PHY_RX_REG_1_IFPGA_Ramp_SHIFT                    19

/* MOCA_PHY :: RX_REG_1 :: MIX_I_PWRDN [18:18] */
#define BCHP_MOCA_PHY_RX_REG_1_MIX_I_PWRDN_MASK                    0x00040000
#define BCHP_MOCA_PHY_RX_REG_1_MIX_I_PWRDN_SHIFT                   18

/* MOCA_PHY :: RX_REG_1 :: IFLPF_PWROFFI [17:17] */
#define BCHP_MOCA_PHY_RX_REG_1_IFLPF_PWROFFI_MASK                  0x00020000
#define BCHP_MOCA_PHY_RX_REG_1_IFLPF_PWROFFI_SHIFT                 17

/* MOCA_PHY :: RX_REG_1 :: IFLPF_PWROFFQ [16:16] */
#define BCHP_MOCA_PHY_RX_REG_1_IFLPF_PWROFFQ_MASK                  0x00010000
#define BCHP_MOCA_PHY_RX_REG_1_IFLPF_PWROFFQ_SHIFT                 16

/* MOCA_PHY :: RX_REG_1 :: IFPGA_I_PWRDN [15:15] */
#define BCHP_MOCA_PHY_RX_REG_1_IFPGA_I_PWRDN_MASK                  0x00008000
#define BCHP_MOCA_PHY_RX_REG_1_IFPGA_I_PWRDN_SHIFT                 15

/* MOCA_PHY :: RX_REG_1 :: IFLPF_BWR [14:08] */
#define BCHP_MOCA_PHY_RX_REG_1_IFLPF_BWR_MASK                      0x00007f00
#define BCHP_MOCA_PHY_RX_REG_1_IFLPF_BWR_SHIFT                     8

/* MOCA_PHY :: RX_REG_1 :: FGA_BWC [07:01] */
#define BCHP_MOCA_PHY_RX_REG_1_FGA_BWC_MASK                        0x000000fe
#define BCHP_MOCA_PHY_RX_REG_1_FGA_BWC_SHIFT                       1

/* MOCA_PHY :: RX_REG_1 :: IFPGA_Q_PWRDN [00:00] */
#define BCHP_MOCA_PHY_RX_REG_1_IFPGA_Q_PWRDN_MASK                  0x00000001
#define BCHP_MOCA_PHY_RX_REG_1_IFPGA_Q_PWRDN_SHIFT                 0

/***************************************************************************
 *RX_REG_2 - RX #2 (i_RX_write_dataR02)
 ***************************************************************************/
/* MOCA_PHY :: RX_REG_2 :: spare_0 [31:26] */
#define BCHP_MOCA_PHY_RX_REG_2_spare_0_MASK                        0xfc000000
#define BCHP_MOCA_PHY_RX_REG_2_spare_0_SHIFT                       26

/* MOCA_PHY :: RX_REG_2 :: spare_1 [25:20] */
#define BCHP_MOCA_PHY_RX_REG_2_spare_1_MASK                        0x03f00000
#define BCHP_MOCA_PHY_RX_REG_2_spare_1_SHIFT                       20

/* MOCA_PHY :: RX_REG_2 :: spare_2 [19:19] */
#define BCHP_MOCA_PHY_RX_REG_2_spare_2_MASK                        0x00080000
#define BCHP_MOCA_PHY_RX_REG_2_spare_2_SHIFT                       19

/* MOCA_PHY :: RX_REG_2 :: RX_RSSI_test_en [18:18] */
#define BCHP_MOCA_PHY_RX_REG_2_RX_RSSI_test_en_MASK                0x00040000
#define BCHP_MOCA_PHY_RX_REG_2_RX_RSSI_test_en_SHIFT               18

/* MOCA_PHY :: RX_REG_2 :: RX_TEST [17:17] */
#define BCHP_MOCA_PHY_RX_REG_2_RX_TEST_MASK                        0x00020000
#define BCHP_MOCA_PHY_RX_REG_2_RX_TEST_SHIFT                       17

/* MOCA_PHY :: RX_REG_2 :: spare_3 [16:12] */
#define BCHP_MOCA_PHY_RX_REG_2_spare_3_MASK                        0x0001f000
#define BCHP_MOCA_PHY_RX_REG_2_spare_3_SHIFT                       12

/* MOCA_PHY :: RX_REG_2 :: spare_4 [11:11] */
#define BCHP_MOCA_PHY_RX_REG_2_spare_4_MASK                        0x00000800
#define BCHP_MOCA_PHY_RX_REG_2_spare_4_SHIFT                       11

/* MOCA_PHY :: RX_REG_2 :: RX_RSSI_BIAS [10:09] */
#define BCHP_MOCA_PHY_RX_REG_2_RX_RSSI_BIAS_MASK                   0x00000600
#define BCHP_MOCA_PHY_RX_REG_2_RX_RSSI_BIAS_SHIFT                  9

/* MOCA_PHY :: RX_REG_2 :: RX_RSSI_CAL [08:08] */
#define BCHP_MOCA_PHY_RX_REG_2_RX_RSSI_CAL_MASK                    0x00000100
#define BCHP_MOCA_PHY_RX_REG_2_RX_RSSI_CAL_SHIFT                   8

/* MOCA_PHY :: RX_REG_2 :: RF_IN_SWITCH_ON [07:07] */
#define BCHP_MOCA_PHY_RX_REG_2_RF_IN_SWITCH_ON_MASK                0x00000080
#define BCHP_MOCA_PHY_RX_REG_2_RF_IN_SWITCH_ON_SHIFT               7

/* MOCA_PHY :: RX_REG_2 :: spare_5 [06:06] */
#define BCHP_MOCA_PHY_RX_REG_2_spare_5_MASK                        0x00000040
#define BCHP_MOCA_PHY_RX_REG_2_spare_5_SHIFT                       6

/* MOCA_PHY :: RX_REG_2 :: spare_6 [05:05] */
#define BCHP_MOCA_PHY_RX_REG_2_spare_6_MASK                        0x00000020
#define BCHP_MOCA_PHY_RX_REG_2_spare_6_SHIFT                       5

/* MOCA_PHY :: RX_REG_2 :: MIX_shrtR [04:04] */
#define BCHP_MOCA_PHY_RX_REG_2_MIX_shrtR_MASK                      0x00000010
#define BCHP_MOCA_PHY_RX_REG_2_MIX_shrtR_SHIFT                     4

/* MOCA_PHY :: RX_REG_2 :: RX_RSSI_PD [03:03] */
#define BCHP_MOCA_PHY_RX_REG_2_RX_RSSI_PD_MASK                     0x00000008
#define BCHP_MOCA_PHY_RX_REG_2_RX_RSSI_PD_SHIFT                    3

/* MOCA_PHY :: RX_REG_2 :: RX_RSSI_PD_AUX [02:02] */
#define BCHP_MOCA_PHY_RX_REG_2_RX_RSSI_PD_AUX_MASK                 0x00000004
#define BCHP_MOCA_PHY_RX_REG_2_RX_RSSI_PD_AUX_SHIFT                2

/* MOCA_PHY :: RX_REG_2 :: IFPGA_shrtR2 [01:01] */
#define BCHP_MOCA_PHY_RX_REG_2_IFPGA_shrtR2_MASK                   0x00000002
#define BCHP_MOCA_PHY_RX_REG_2_IFPGA_shrtR2_SHIFT                  1

/* MOCA_PHY :: RX_REG_2 :: IFPGA_shrtR [00:00] */
#define BCHP_MOCA_PHY_RX_REG_2_IFPGA_shrtR_MASK                    0x00000001
#define BCHP_MOCA_PHY_RX_REG_2_IFPGA_shrtR_SHIFT                   0

/***************************************************************************
 *RX_REG_3 - RX #3 (i_RX_write_dataR03)
 ***************************************************************************/
/* MOCA_PHY :: RX_REG_3 :: RFpgaCM [31:28] */
#define BCHP_MOCA_PHY_RX_REG_3_RFpgaCM_MASK                        0xf0000000
#define BCHP_MOCA_PHY_RX_REG_3_RFpgaCM_SHIFT                       28

/* MOCA_PHY :: RX_REG_3 :: RFPGA_PWRDN [27:27] */
#define BCHP_MOCA_PHY_RX_REG_3_RFPGA_PWRDN_MASK                    0x08000000
#define BCHP_MOCA_PHY_RX_REG_3_RFPGA_PWRDN_SHIFT                   27

/* MOCA_PHY :: RX_REG_3 :: pdCM [26:26] */
#define BCHP_MOCA_PHY_RX_REG_3_pdCM_MASK                           0x04000000
#define BCHP_MOCA_PHY_RX_REG_3_pdCM_SHIFT                          26

/* MOCA_PHY :: RX_REG_3 :: spare_0 [25:25] */
#define BCHP_MOCA_PHY_RX_REG_3_spare_0_MASK                        0x02000000
#define BCHP_MOCA_PHY_RX_REG_3_spare_0_SHIFT                       25

/* MOCA_PHY :: RX_REG_3 :: BB_rx_ON [24:24] */
#define BCHP_MOCA_PHY_RX_REG_3_BB_rx_ON_MASK                       0x01000000
#define BCHP_MOCA_PHY_RX_REG_3_BB_rx_ON_SHIFT                      24

/* MOCA_PHY :: RX_REG_3 :: mxCM_Bias [23:20] */
#define BCHP_MOCA_PHY_RX_REG_3_mxCM_Bias_MASK                      0x00f00000
#define BCHP_MOCA_PHY_RX_REG_3_mxCM_Bias_SHIFT                     20

/* MOCA_PHY :: RX_REG_3 :: IFPGA_BIAS [19:16] */
#define BCHP_MOCA_PHY_RX_REG_3_IFPGA_BIAS_MASK                     0x000f0000
#define BCHP_MOCA_PHY_RX_REG_3_IFPGA_BIAS_SHIFT                    16

/* MOCA_PHY :: RX_REG_3 :: IFLPF_BIAS [15:12] */
#define BCHP_MOCA_PHY_RX_REG_3_IFLPF_BIAS_MASK                     0x0000f000
#define BCHP_MOCA_PHY_RX_REG_3_IFLPF_BIAS_SHIFT                    12

/* MOCA_PHY :: RX_REG_3 :: FGA_BIAS [11:08] */
#define BCHP_MOCA_PHY_RX_REG_3_FGA_BIAS_MASK                       0x00000f00
#define BCHP_MOCA_PHY_RX_REG_3_FGA_BIAS_SHIFT                      8

/* MOCA_PHY :: RX_REG_3 :: MIX_ICNTL [07:04] */
#define BCHP_MOCA_PHY_RX_REG_3_MIX_ICNTL_MASK                      0x000000f0
#define BCHP_MOCA_PHY_RX_REG_3_MIX_ICNTL_SHIFT                     4

/* MOCA_PHY :: RX_REG_3 :: MIX_LOBIAS [03:00] */
#define BCHP_MOCA_PHY_RX_REG_3_MIX_LOBIAS_MASK                     0x0000000f
#define BCHP_MOCA_PHY_RX_REG_3_MIX_LOBIAS_SHIFT                    0

/***************************************************************************
 *RX_REG_4 - RX #4 (i_RX_write_dataR04)
 ***************************************************************************/
/* MOCA_PHY :: RX_REG_4 :: RX_RSSI_CTRL_AUX7 [31:30] */
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_CTRL_AUX7_MASK              0xc0000000
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_CTRL_AUX7_SHIFT             30

/* MOCA_PHY :: RX_REG_4 :: RX_RSSI_CTRL_AUX6 [29:28] */
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_CTRL_AUX6_MASK              0x30000000
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_CTRL_AUX6_SHIFT             28

/* MOCA_PHY :: RX_REG_4 :: RX_RSSI_CTRL_AUX5 [27:26] */
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_CTRL_AUX5_MASK              0x0c000000
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_CTRL_AUX5_SHIFT             26

/* MOCA_PHY :: RX_REG_4 :: RX_RSSI_CTRL_AUX4 [25:24] */
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_CTRL_AUX4_MASK              0x03000000
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_CTRL_AUX4_SHIFT             24

/* MOCA_PHY :: RX_REG_4 :: RX_RSSI_CTRL_AUX3 [23:22] */
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_CTRL_AUX3_MASK              0x00c00000
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_CTRL_AUX3_SHIFT             22

/* MOCA_PHY :: RX_REG_4 :: RX_RSSI_CTRL_AUX2 [21:20] */
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_CTRL_AUX2_MASK              0x00300000
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_CTRL_AUX2_SHIFT             20

/* MOCA_PHY :: RX_REG_4 :: RX_RSSI_CTRL_AUX1 [19:17] */
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_CTRL_AUX1_MASK              0x000e0000
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_CTRL_AUX1_SHIFT             17

/* MOCA_PHY :: RX_REG_4 :: RX_RSSI_CTRL_AUX0 [16:16] */
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_CTRL_AUX0_MASK              0x00010000
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_CTRL_AUX0_SHIFT             16

/* MOCA_PHY :: RX_REG_4 :: RX_RSSI_AUX_RESET [15:15] */
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_AUX_RESET_MASK              0x00008000
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_AUX_RESET_SHIFT             15

/* MOCA_PHY :: RX_REG_4 :: RX_RSSI_AUX_div2 [14:14] */
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_AUX_div2_MASK               0x00004000
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_AUX_div2_SHIFT              14

/* MOCA_PHY :: RX_REG_4 :: RX_RSSI_SELAV_AUX [13:11] */
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_SELAV_AUX_MASK              0x00003800
#define BCHP_MOCA_PHY_RX_REG_4_RX_RSSI_SELAV_AUX_SHIFT             11

/* MOCA_PHY :: RX_REG_4 :: RX_SLPINV_AUX [10:10] */
#define BCHP_MOCA_PHY_RX_REG_4_RX_SLPINV_AUX_MASK                  0x00000400
#define BCHP_MOCA_PHY_RX_REG_4_RX_SLPINV_AUX_SHIFT                 10

/* MOCA_PHY :: RX_REG_4 :: RX_SELMID_AUX3 [09:09] */
#define BCHP_MOCA_PHY_RX_REG_4_RX_SELMID_AUX3_MASK                 0x00000200
#define BCHP_MOCA_PHY_RX_REG_4_RX_SELMID_AUX3_SHIFT                9

/* MOCA_PHY :: RX_REG_4 :: RX_SELMID_AUX2 [08:08] */
#define BCHP_MOCA_PHY_RX_REG_4_RX_SELMID_AUX2_MASK                 0x00000100
#define BCHP_MOCA_PHY_RX_REG_4_RX_SELMID_AUX2_SHIFT                8

/* MOCA_PHY :: RX_REG_4 :: RX_SELMID_AUX1 [07:04] */
#define BCHP_MOCA_PHY_RX_REG_4_RX_SELMID_AUX1_MASK                 0x000000f0
#define BCHP_MOCA_PHY_RX_REG_4_RX_SELMID_AUX1_SHIFT                4

/* MOCA_PHY :: RX_REG_4 :: RX_SELMID_AUX0 [03:00] */
#define BCHP_MOCA_PHY_RX_REG_4_RX_SELMID_AUX0_MASK                 0x0000000f
#define BCHP_MOCA_PHY_RX_REG_4_RX_SELMID_AUX0_SHIFT                0

/***************************************************************************
 *TX_REG_1 - TX #1 (i_TX_write_dataR01)
 ***************************************************************************/
/* MOCA_PHY :: TX_REG_1 :: spare_0 [31:26] */
#define BCHP_MOCA_PHY_TX_REG_1_spare_0_MASK                        0xfc000000
#define BCHP_MOCA_PHY_TX_REG_1_spare_0_SHIFT                       26

/* MOCA_PHY :: TX_REG_1 :: PRE_PAD_PD [25:25] */
#define BCHP_MOCA_PHY_TX_REG_1_PRE_PAD_PD_MASK                     0x02000000
#define BCHP_MOCA_PHY_TX_REG_1_PRE_PAD_PD_SHIFT                    25

/* MOCA_PHY :: TX_REG_1 :: TX_RX_LOOPBACK_ON [24:24] */
#define BCHP_MOCA_PHY_TX_REG_1_TX_RX_LOOPBACK_ON_MASK              0x01000000
#define BCHP_MOCA_PHY_TX_REG_1_TX_RX_LOOPBACK_ON_SHIFT             24

/* MOCA_PHY :: TX_REG_1 :: spare_1 [23:23] */
#define BCHP_MOCA_PHY_TX_REG_1_spare_1_MASK                        0x00800000
#define BCHP_MOCA_PHY_TX_REG_1_spare_1_SHIFT                       23

/* MOCA_PHY :: TX_REG_1 :: TX_IQCAL_PD_AUX [22:22] */
#define BCHP_MOCA_PHY_TX_REG_1_TX_IQCAL_PD_AUX_MASK                0x00400000
#define BCHP_MOCA_PHY_TX_REG_1_TX_IQCAL_PD_AUX_SHIFT               22

/* MOCA_PHY :: TX_REG_1 :: TXIQCAL_GVAR [21:19] */
#define BCHP_MOCA_PHY_TX_REG_1_TXIQCAL_GVAR_MASK                   0x00380000
#define BCHP_MOCA_PHY_TX_REG_1_TXIQCAL_GVAR_SHIFT                  19

/* MOCA_PHY :: TX_REG_1 :: TXIQCAL_PD [18:18] */
#define BCHP_MOCA_PHY_TX_REG_1_TXIQCAL_PD_MASK                     0x00040000
#define BCHP_MOCA_PHY_TX_REG_1_TXIQCAL_PD_SHIFT                    18

/* MOCA_PHY :: TX_REG_1 :: spare_2 [17:11] */
#define BCHP_MOCA_PHY_TX_REG_1_spare_2_MASK                        0x0003f800
#define BCHP_MOCA_PHY_TX_REG_1_spare_2_SHIFT                       11

/* MOCA_PHY :: TX_REG_1 :: TXLPF_BWR [10:04] */
#define BCHP_MOCA_PHY_TX_REG_1_TXLPF_BWR_MASK                      0x000007f0
#define BCHP_MOCA_PHY_TX_REG_1_TXLPF_BWR_SHIFT                     4

/* MOCA_PHY :: TX_REG_1 :: TXLPF_PD [03:03] */
#define BCHP_MOCA_PHY_TX_REG_1_TXLPF_PD_MASK                       0x00000008
#define BCHP_MOCA_PHY_TX_REG_1_TXLPF_PD_SHIFT                      3

/* MOCA_PHY :: TX_REG_1 :: TX_QMIX_PD [02:02] */
#define BCHP_MOCA_PHY_TX_REG_1_TX_QMIX_PD_MASK                     0x00000004
#define BCHP_MOCA_PHY_TX_REG_1_TX_QMIX_PD_SHIFT                    2

/* MOCA_PHY :: TX_REG_1 :: TX_IMIX_PD [01:01] */
#define BCHP_MOCA_PHY_TX_REG_1_TX_IMIX_PD_MASK                     0x00000002
#define BCHP_MOCA_PHY_TX_REG_1_TX_IMIX_PD_SHIFT                    1

/* MOCA_PHY :: TX_REG_1 :: PAD_PD [00:00] */
#define BCHP_MOCA_PHY_TX_REG_1_PAD_PD_MASK                         0x00000001
#define BCHP_MOCA_PHY_TX_REG_1_PAD_PD_SHIFT                        0

/***************************************************************************
 *TX_REG_2 - TX #2 (i_TX_write_dataR02)
 ***************************************************************************/
/* MOCA_PHY :: TX_REG_2 :: TX_ED_ADC_test_en [31:31] */
#define BCHP_MOCA_PHY_TX_REG_2_TX_ED_ADC_test_en_MASK              0x80000000
#define BCHP_MOCA_PHY_TX_REG_2_TX_ED_ADC_test_en_SHIFT             31

/* MOCA_PHY :: TX_REG_2 :: TX_Q_test_en [30:30] */
#define BCHP_MOCA_PHY_TX_REG_2_TX_Q_test_en_MASK                   0x40000000
#define BCHP_MOCA_PHY_TX_REG_2_TX_Q_test_en_SHIFT                  30

/* MOCA_PHY :: TX_REG_2 :: TX_I_test_en [29:29] */
#define BCHP_MOCA_PHY_TX_REG_2_TX_I_test_en_MASK                   0x20000000
#define BCHP_MOCA_PHY_TX_REG_2_TX_I_test_en_SHIFT                  29

/* MOCA_PHY :: TX_REG_2 :: TX_IQDAC_test_en [28:28] */
#define BCHP_MOCA_PHY_TX_REG_2_TX_IQDAC_test_en_MASK               0x10000000
#define BCHP_MOCA_PHY_TX_REG_2_TX_IQDAC_test_en_SHIFT              28

/* MOCA_PHY :: TX_REG_2 :: spare_0 [27:24] */
#define BCHP_MOCA_PHY_TX_REG_2_spare_0_MASK                        0x0f000000
#define BCHP_MOCA_PHY_TX_REG_2_spare_0_SHIFT                       24

/* MOCA_PHY :: TX_REG_2 :: TX_IP_LOFT_POSTDAC [23:20] */
#define BCHP_MOCA_PHY_TX_REG_2_TX_IP_LOFT_POSTDAC_MASK             0x00f00000
#define BCHP_MOCA_PHY_TX_REG_2_TX_IP_LOFT_POSTDAC_SHIFT            20

/* MOCA_PHY :: TX_REG_2 :: TX_IN_LOFT_POSTDAC [19:16] */
#define BCHP_MOCA_PHY_TX_REG_2_TX_IN_LOFT_POSTDAC_MASK             0x000f0000
#define BCHP_MOCA_PHY_TX_REG_2_TX_IN_LOFT_POSTDAC_SHIFT            16

/* MOCA_PHY :: TX_REG_2 :: TX_QP_LOFT_POSTDAC [15:12] */
#define BCHP_MOCA_PHY_TX_REG_2_TX_QP_LOFT_POSTDAC_MASK             0x0000f000
#define BCHP_MOCA_PHY_TX_REG_2_TX_QP_LOFT_POSTDAC_SHIFT            12

/* MOCA_PHY :: TX_REG_2 :: TX_QN_LOFT_POSTDAC [11:08] */
#define BCHP_MOCA_PHY_TX_REG_2_TX_QN_LOFT_POSTDAC_MASK             0x00000f00
#define BCHP_MOCA_PHY_TX_REG_2_TX_QN_LOFT_POSTDAC_SHIFT            8

/* MOCA_PHY :: TX_REG_2 :: PAD_GC [07:00] */
#define BCHP_MOCA_PHY_TX_REG_2_PAD_GC_MASK                         0x000000ff
#define BCHP_MOCA_PHY_TX_REG_2_PAD_GC_SHIFT                        0

/***************************************************************************
 *TX_REG_3 - TX #3 (i_TX_write_dataR03)
 ***************************************************************************/
/* MOCA_PHY :: TX_REG_3 :: TXPAD_EN_HIGHGAIN [31:31] */
#define BCHP_MOCA_PHY_TX_REG_3_TXPAD_EN_HIGHGAIN_MASK              0x80000000
#define BCHP_MOCA_PHY_TX_REG_3_TXPAD_EN_HIGHGAIN_SHIFT             31

/* MOCA_PHY :: TX_REG_3 :: TXPAD_BIAS [30:28] */
#define BCHP_MOCA_PHY_TX_REG_3_TXPAD_BIAS_MASK                     0x70000000
#define BCHP_MOCA_PHY_TX_REG_3_TXPAD_BIAS_SHIFT                    28

/* MOCA_PHY :: TX_REG_3 :: TXPRE_PAD_BIAS [27:25] */
#define BCHP_MOCA_PHY_TX_REG_3_TXPRE_PAD_BIAS_MASK                 0x0e000000
#define BCHP_MOCA_PHY_TX_REG_3_TXPRE_PAD_BIAS_SHIFT                25

/* MOCA_PHY :: TX_REG_3 :: TXLPF_BIAS [24:23] */
#define BCHP_MOCA_PHY_TX_REG_3_TXLPF_BIAS_MASK                     0x01800000
#define BCHP_MOCA_PHY_TX_REG_3_TXLPF_BIAS_SHIFT                    23

/* MOCA_PHY :: TX_REG_3 :: TXLPF_CM_OUT [22:21] */
#define BCHP_MOCA_PHY_TX_REG_3_TXLPF_CM_OUT_MASK                   0x00600000
#define BCHP_MOCA_PHY_TX_REG_3_TXLPF_CM_OUT_SHIFT                  21

/* MOCA_PHY :: TX_REG_3 :: TXMIX_BIASSET [20:18] */
#define BCHP_MOCA_PHY_TX_REG_3_TXMIX_BIASSET_MASK                  0x001c0000
#define BCHP_MOCA_PHY_TX_REG_3_TXMIX_BIASSET_SHIFT                 18

/* MOCA_PHY :: TX_REG_3 :: TXMIX_IDAC_PD [17:17] */
#define BCHP_MOCA_PHY_TX_REG_3_TXMIX_IDAC_PD_MASK                  0x00020000
#define BCHP_MOCA_PHY_TX_REG_3_TXMIX_IDAC_PD_SHIFT                 17

/* MOCA_PHY :: TX_REG_3 :: TXTOP_PD [16:16] */
#define BCHP_MOCA_PHY_TX_REG_3_TXTOP_PD_MASK                       0x00010000
#define BCHP_MOCA_PHY_TX_REG_3_TXTOP_PD_SHIFT                      16

/* MOCA_PHY :: TX_REG_3 :: BB_tx_ON [15:15] */
#define BCHP_MOCA_PHY_TX_REG_3_BB_tx_ON_MASK                       0x00008000
#define BCHP_MOCA_PHY_TX_REG_3_BB_tx_ON_SHIFT                      15

/* MOCA_PHY :: TX_REG_3 :: spare_0 [14:14] */
#define BCHP_MOCA_PHY_TX_REG_3_spare_0_MASK                        0x00004000
#define BCHP_MOCA_PHY_TX_REG_3_spare_0_SHIFT                       14

/* MOCA_PHY :: TX_REG_3 :: spare_1 [13:11] */
#define BCHP_MOCA_PHY_TX_REG_3_spare_1_MASK                        0x00003800
#define BCHP_MOCA_PHY_TX_REG_3_spare_1_SHIFT                       11

/* MOCA_PHY :: TX_REG_3 :: spare_2 [10:08] */
#define BCHP_MOCA_PHY_TX_REG_3_spare_2_MASK                        0x00000700
#define BCHP_MOCA_PHY_TX_REG_3_spare_2_SHIFT                       8

/* MOCA_PHY :: TX_REG_3 :: spare_3 [07:04] */
#define BCHP_MOCA_PHY_TX_REG_3_spare_3_MASK                        0x000000f0
#define BCHP_MOCA_PHY_TX_REG_3_spare_3_SHIFT                       4

/* MOCA_PHY :: TX_REG_3 :: spare_4 [03:00] */
#define BCHP_MOCA_PHY_TX_REG_3_spare_4_MASK                        0x0000000f
#define BCHP_MOCA_PHY_TX_REG_3_spare_4_SHIFT                       0

/***************************************************************************
 *TX_REG_4 - TX #4 (i_TX_write_dataR04)
 ***************************************************************************/
/* MOCA_PHY :: TX_REG_4 :: TX_IQCAL_CTRL_AUX7 [31:30] */
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_CTRL_AUX7_MASK             0xc0000000
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_CTRL_AUX7_SHIFT            30

/* MOCA_PHY :: TX_REG_4 :: TX_IQCAL_CTRL_AUX6 [29:28] */
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_CTRL_AUX6_MASK             0x30000000
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_CTRL_AUX6_SHIFT            28

/* MOCA_PHY :: TX_REG_4 :: TX_IQCAL_CTRL_AUX5 [27:26] */
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_CTRL_AUX5_MASK             0x0c000000
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_CTRL_AUX5_SHIFT            26

/* MOCA_PHY :: TX_REG_4 :: TX_IQCAL_CTRL_AUX4 [25:24] */
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_CTRL_AUX4_MASK             0x03000000
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_CTRL_AUX4_SHIFT            24

/* MOCA_PHY :: TX_REG_4 :: TX_IQCAL_CTRL_AUX3 [23:22] */
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_CTRL_AUX3_MASK             0x00c00000
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_CTRL_AUX3_SHIFT            22

/* MOCA_PHY :: TX_REG_4 :: TX_IQCAL_CTRL_AUX2 [21:20] */
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_CTRL_AUX2_MASK             0x00300000
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_CTRL_AUX2_SHIFT            20

/* MOCA_PHY :: TX_REG_4 :: TX_IQCAL_CTRL_AUX1 [19:17] */
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_CTRL_AUX1_MASK             0x000e0000
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_CTRL_AUX1_SHIFT            17

/* MOCA_PHY :: TX_REG_4 :: TX_IQCAL_CTRL_AUX0 [16:16] */
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_CTRL_AUX0_MASK             0x00010000
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_CTRL_AUX0_SHIFT            16

/* MOCA_PHY :: TX_REG_4 :: TX_IQCAL_AUX_RESET [15:15] */
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_AUX_RESET_MASK             0x00008000
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_AUX_RESET_SHIFT            15

/* MOCA_PHY :: TX_REG_4 :: TX_IQCAL_AUX_div2 [14:14] */
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_AUX_div2_MASK              0x00004000
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_AUX_div2_SHIFT             14

/* MOCA_PHY :: TX_REG_4 :: TX_IQCAL_SELAV_AUX [13:11] */
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_SELAV_AUX_MASK             0x00003800
#define BCHP_MOCA_PHY_TX_REG_4_TX_IQCAL_SELAV_AUX_SHIFT            11

/* MOCA_PHY :: TX_REG_4 :: TX_SLPINV_AUX [10:10] */
#define BCHP_MOCA_PHY_TX_REG_4_TX_SLPINV_AUX_MASK                  0x00000400
#define BCHP_MOCA_PHY_TX_REG_4_TX_SLPINV_AUX_SHIFT                 10

/* MOCA_PHY :: TX_REG_4 :: TX_SELMID_AUX3 [09:09] */
#define BCHP_MOCA_PHY_TX_REG_4_TX_SELMID_AUX3_MASK                 0x00000200
#define BCHP_MOCA_PHY_TX_REG_4_TX_SELMID_AUX3_SHIFT                9

/* MOCA_PHY :: TX_REG_4 :: TX_SELMID_AUX2 [08:08] */
#define BCHP_MOCA_PHY_TX_REG_4_TX_SELMID_AUX2_MASK                 0x00000100
#define BCHP_MOCA_PHY_TX_REG_4_TX_SELMID_AUX2_SHIFT                8

/* MOCA_PHY :: TX_REG_4 :: TX_SELMID_AUX1 [07:04] */
#define BCHP_MOCA_PHY_TX_REG_4_TX_SELMID_AUX1_MASK                 0x000000f0
#define BCHP_MOCA_PHY_TX_REG_4_TX_SELMID_AUX1_SHIFT                4

/* MOCA_PHY :: TX_REG_4 :: TX_SELMID_AUX0 [03:00] */
#define BCHP_MOCA_PHY_TX_REG_4_TX_SELMID_AUX0_MASK                 0x0000000f
#define BCHP_MOCA_PHY_TX_REG_4_TX_SELMID_AUX0_SHIFT                0

/***************************************************************************
 *TX_REG_5 - TX #5 (i_TX_write_dataR05)
 ***************************************************************************/
/* MOCA_PHY :: TX_REG_5 :: spare_0 [31:28] */
#define BCHP_MOCA_PHY_TX_REG_5_spare_0_MASK                        0xf0000000
#define BCHP_MOCA_PHY_TX_REG_5_spare_0_SHIFT                       28

/* MOCA_PHY :: TX_REG_5 :: TX_TSSI_PD [27:27] */
#define BCHP_MOCA_PHY_TX_REG_5_TX_TSSI_PD_MASK                     0x08000000
#define BCHP_MOCA_PHY_TX_REG_5_TX_TSSI_PD_SHIFT                    27

/* MOCA_PHY :: TX_REG_5 :: TX_ED_cntrl4 [26:25] */
#define BCHP_MOCA_PHY_TX_REG_5_TX_ED_cntrl4_MASK                   0x06000000
#define BCHP_MOCA_PHY_TX_REG_5_TX_ED_cntrl4_SHIFT                  25

/* MOCA_PHY :: TX_REG_5 :: TX_ED_cntrl3 [24:24] */
#define BCHP_MOCA_PHY_TX_REG_5_TX_ED_cntrl3_MASK                   0x01000000
#define BCHP_MOCA_PHY_TX_REG_5_TX_ED_cntrl3_SHIFT                  24

/* MOCA_PHY :: TX_REG_5 :: TX_ED_cntrl2 [23:23] */
#define BCHP_MOCA_PHY_TX_REG_5_TX_ED_cntrl2_MASK                   0x00800000
#define BCHP_MOCA_PHY_TX_REG_5_TX_ED_cntrl2_SHIFT                  23

/* MOCA_PHY :: TX_REG_5 :: TX_ED_cntrl1 [22:20] */
#define BCHP_MOCA_PHY_TX_REG_5_TX_ED_cntrl1_MASK                   0x00700000
#define BCHP_MOCA_PHY_TX_REG_5_TX_ED_cntrl1_SHIFT                  20

/* MOCA_PHY :: TX_REG_5 :: TX_ED_cntrl0 [19:16] */
#define BCHP_MOCA_PHY_TX_REG_5_TX_ED_cntrl0_MASK                   0x000f0000
#define BCHP_MOCA_PHY_TX_REG_5_TX_ED_cntrl0_SHIFT                  16

/* MOCA_PHY :: TX_REG_5 :: TX_IQCAL_HPC [15:13] */
#define BCHP_MOCA_PHY_TX_REG_5_TX_IQCAL_HPC_MASK                   0x0000e000
#define BCHP_MOCA_PHY_TX_REG_5_TX_IQCAL_HPC_SHIFT                  13

/* MOCA_PHY :: TX_REG_5 :: TX_IQCAL_BIAS_CNTL [12:05] */
#define BCHP_MOCA_PHY_TX_REG_5_TX_IQCAL_BIAS_CNTL_MASK             0x00001fe0
#define BCHP_MOCA_PHY_TX_REG_5_TX_IQCAL_BIAS_CNTL_SHIFT            5

/* MOCA_PHY :: TX_REG_5 :: TX_IQCAL_VCM [04:02] */
#define BCHP_MOCA_PHY_TX_REG_5_TX_IQCAL_VCM_MASK                   0x0000001c
#define BCHP_MOCA_PHY_TX_REG_5_TX_IQCAL_VCM_SHIFT                  2

/* MOCA_PHY :: TX_REG_5 :: TX_IQCAL_OPAMP_NBW [01:01] */
#define BCHP_MOCA_PHY_TX_REG_5_TX_IQCAL_OPAMP_NBW_MASK             0x00000002
#define BCHP_MOCA_PHY_TX_REG_5_TX_IQCAL_OPAMP_NBW_SHIFT            1

/* MOCA_PHY :: TX_REG_5 :: TX_IQCAL_sel_TSSI [00:00] */
#define BCHP_MOCA_PHY_TX_REG_5_TX_IQCAL_sel_TSSI_MASK              0x00000001
#define BCHP_MOCA_PHY_TX_REG_5_TX_IQCAL_sel_TSSI_SHIFT             0

/***************************************************************************
 *INST_AGC_VGA_LUT_MEM%i - AGC VGA LUT
 ***************************************************************************/
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_ARRAY_BASE             0x0028a000
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_ARRAY_START            0
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_ARRAY_END              255
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_ARRAY_ELEMENT_SIZE     32

/***************************************************************************
 *INST_AGC_VGA_LUT_MEM%i - AGC VGA LUT
 ***************************************************************************/
/* MOCA_PHY :: INST_AGC_VGA_LUT_MEMi :: reserve1 [31:26] */
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_reserve1_MASK          0xfc000000
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_reserve1_SHIFT         26

/* MOCA_PHY :: INST_AGC_VGA_LUT_MEMi :: total [25:16] */
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_total_MASK             0x03ff0000
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_total_SHIFT            16

/* MOCA_PHY :: INST_AGC_VGA_LUT_MEMi :: lna [15:12] */
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_lna_MASK               0x0000f000
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_lna_SHIFT              12

/* MOCA_PHY :: INST_AGC_VGA_LUT_MEMi :: rfpga [11:08] */
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_rfpga_MASK             0x00000f00
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_rfpga_SHIFT            8

/* MOCA_PHY :: INST_AGC_VGA_LUT_MEMi :: ifpga_rgm [07:04] */
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_ifpga_rgm_MASK         0x000000f0
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_ifpga_rgm_SHIFT        4

/* MOCA_PHY :: INST_AGC_VGA_LUT_MEMi :: ifpga_ramp [03:00] */
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_ifpga_ramp_MASK        0x0000000f
#define BCHP_MOCA_PHY_INST_AGC_VGA_LUT_MEMi_ifpga_ramp_SHIFT       0


/***************************************************************************
 *INST_LP_SEQ_MEM%i - L1-4 Sequence
 ***************************************************************************/
#define BCHP_MOCA_PHY_INST_LP_SEQ_MEMi_ARRAY_BASE                  0x0028a400
#define BCHP_MOCA_PHY_INST_LP_SEQ_MEMi_ARRAY_START                 0
#define BCHP_MOCA_PHY_INST_LP_SEQ_MEMi_ARRAY_END                   255
#define BCHP_MOCA_PHY_INST_LP_SEQ_MEMi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *INST_LP_SEQ_MEM%i - L1-4 Sequence
 ***************************************************************************/
/* MOCA_PHY :: INST_LP_SEQ_MEMi :: lik_real [31:16] */
#define BCHP_MOCA_PHY_INST_LP_SEQ_MEMi_lik_real_MASK               0xffff0000
#define BCHP_MOCA_PHY_INST_LP_SEQ_MEMi_lik_real_SHIFT              16

/* MOCA_PHY :: INST_LP_SEQ_MEMi :: lik_imag [15:00] */
#define BCHP_MOCA_PHY_INST_LP_SEQ_MEMi_lik_imag_MASK               0x0000ffff
#define BCHP_MOCA_PHY_INST_LP_SEQ_MEMi_lik_imag_SHIFT              0


/***************************************************************************
 *INST_DIV_TABLE_MEM%i - Diversity table
 ***************************************************************************/
#define BCHP_MOCA_PHY_INST_DIV_TABLE_MEMi_ARRAY_BASE               0x0028a800
#define BCHP_MOCA_PHY_INST_DIV_TABLE_MEMi_ARRAY_START              0
#define BCHP_MOCA_PHY_INST_DIV_TABLE_MEMi_ARRAY_END                63
#define BCHP_MOCA_PHY_INST_DIV_TABLE_MEMi_ARRAY_ELEMENT_SIZE       32

/***************************************************************************
 *INST_DIV_TABLE_MEM%i - Diversity table
 ***************************************************************************/
/* MOCA_PHY :: INST_DIV_TABLE_MEMi :: div_sc_i_3 [31:24] */
#define BCHP_MOCA_PHY_INST_DIV_TABLE_MEMi_div_sc_i_3_MASK          0xff000000
#define BCHP_MOCA_PHY_INST_DIV_TABLE_MEMi_div_sc_i_3_SHIFT         24

/* MOCA_PHY :: INST_DIV_TABLE_MEMi :: div_sc_i_2 [23:16] */
#define BCHP_MOCA_PHY_INST_DIV_TABLE_MEMi_div_sc_i_2_MASK          0x00ff0000
#define BCHP_MOCA_PHY_INST_DIV_TABLE_MEMi_div_sc_i_2_SHIFT         16

/* MOCA_PHY :: INST_DIV_TABLE_MEMi :: div_sc_i_1 [15:08] */
#define BCHP_MOCA_PHY_INST_DIV_TABLE_MEMi_div_sc_i_1_MASK          0x0000ff00
#define BCHP_MOCA_PHY_INST_DIV_TABLE_MEMi_div_sc_i_1_SHIFT         8

/* MOCA_PHY :: INST_DIV_TABLE_MEMi :: div_sc_i_0 [07:00] */
#define BCHP_MOCA_PHY_INST_DIV_TABLE_MEMi_div_sc_i_0_MASK          0x000000ff
#define BCHP_MOCA_PHY_INST_DIV_TABLE_MEMi_div_sc_i_0_SHIFT         0


/***************************************************************************
 *INST_SP_SEQ_MEM%i - SP Sequence
 ***************************************************************************/
#define BCHP_MOCA_PHY_INST_SP_SEQ_MEMi_ARRAY_BASE                  0x0028a900
#define BCHP_MOCA_PHY_INST_SP_SEQ_MEMi_ARRAY_START                 0
#define BCHP_MOCA_PHY_INST_SP_SEQ_MEMi_ARRAY_END                   31
#define BCHP_MOCA_PHY_INST_SP_SEQ_MEMi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *INST_SP_SEQ_MEM%i - SP Sequence
 ***************************************************************************/
/* MOCA_PHY :: INST_SP_SEQ_MEMi :: sk_real [31:16] */
#define BCHP_MOCA_PHY_INST_SP_SEQ_MEMi_sk_real_MASK                0xffff0000
#define BCHP_MOCA_PHY_INST_SP_SEQ_MEMi_sk_real_SHIFT               16

/* MOCA_PHY :: INST_SP_SEQ_MEMi :: sk_imag [15:00] */
#define BCHP_MOCA_PHY_INST_SP_SEQ_MEMi_sk_imag_MASK                0x0000ffff
#define BCHP_MOCA_PHY_INST_SP_SEQ_MEMi_sk_imag_SHIFT               0


/***************************************************************************
 *LP1_RX_REG_0 - LP1 Rx bits 7_0
 ***************************************************************************/
/* MOCA_PHY :: LP1_RX_REG_0 :: lp1_rx_bits7_0 [31:00] */
#define BCHP_MOCA_PHY_LP1_RX_REG_0_lp1_rx_bits7_0_MASK             0xffffffff
#define BCHP_MOCA_PHY_LP1_RX_REG_0_lp1_rx_bits7_0_SHIFT            0

/***************************************************************************
 *LP1_RX_REG_1 - LP1 Rx bits 15_8
 ***************************************************************************/
/* MOCA_PHY :: LP1_RX_REG_1 :: lp1_rx_bits15_8 [31:00] */
#define BCHP_MOCA_PHY_LP1_RX_REG_1_lp1_rx_bits15_8_MASK            0xffffffff
#define BCHP_MOCA_PHY_LP1_RX_REG_1_lp1_rx_bits15_8_SHIFT           0

/***************************************************************************
 *LP1_RX_REG_2 - LP1 Rx bits 23_16
 ***************************************************************************/
/* MOCA_PHY :: LP1_RX_REG_2 :: lp1_rx_bits23_16 [31:00] */
#define BCHP_MOCA_PHY_LP1_RX_REG_2_lp1_rx_bits23_16_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP1_RX_REG_2_lp1_rx_bits23_16_SHIFT          0

/***************************************************************************
 *LP1_RX_REG_3 - LP1 Rx bits 31_24
 ***************************************************************************/
/* MOCA_PHY :: LP1_RX_REG_3 :: lp1_rx_bits31_24 [31:00] */
#define BCHP_MOCA_PHY_LP1_RX_REG_3_lp1_rx_bits31_24_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP1_RX_REG_3_lp1_rx_bits31_24_SHIFT          0

/***************************************************************************
 *LP1_RX_REG_4 - LP1 Rx bits 39_32
 ***************************************************************************/
/* MOCA_PHY :: LP1_RX_REG_4 :: lp1_rx_bits39_32 [31:00] */
#define BCHP_MOCA_PHY_LP1_RX_REG_4_lp1_rx_bits39_32_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP1_RX_REG_4_lp1_rx_bits39_32_SHIFT          0

/***************************************************************************
 *LP1_RX_REG_5 - LP1 Rx bits 47_40
 ***************************************************************************/
/* MOCA_PHY :: LP1_RX_REG_5 :: lp1_rx_bits47_40 [31:00] */
#define BCHP_MOCA_PHY_LP1_RX_REG_5_lp1_rx_bits47_40_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP1_RX_REG_5_lp1_rx_bits47_40_SHIFT          0

/***************************************************************************
 *LP1_RX_REG_6 - LP1 Rx bits 55_48
 ***************************************************************************/
/* MOCA_PHY :: LP1_RX_REG_6 :: lp1_rx_bits55_48 [31:00] */
#define BCHP_MOCA_PHY_LP1_RX_REG_6_lp1_rx_bits55_48_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP1_RX_REG_6_lp1_rx_bits55_48_SHIFT          0

/***************************************************************************
 *LP1_RX_REG_7 - LP1 Rx bits 63_56
 ***************************************************************************/
/* MOCA_PHY :: LP1_RX_REG_7 :: lp1_rx_bits63_56 [31:00] */
#define BCHP_MOCA_PHY_LP1_RX_REG_7_lp1_rx_bits63_56_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP1_RX_REG_7_lp1_rx_bits63_56_SHIFT          0

/***************************************************************************
 *LP2_RX_REG_0 - LP2 Rx bits 7_0
 ***************************************************************************/
/* MOCA_PHY :: LP2_RX_REG_0 :: lp2_rx_bits7_0 [31:00] */
#define BCHP_MOCA_PHY_LP2_RX_REG_0_lp2_rx_bits7_0_MASK             0xffffffff
#define BCHP_MOCA_PHY_LP2_RX_REG_0_lp2_rx_bits7_0_SHIFT            0

/***************************************************************************
 *LP2_RX_REG_1 - LP2 Rx bits 15_8
 ***************************************************************************/
/* MOCA_PHY :: LP2_RX_REG_1 :: lp2_rx_bits15_8 [31:00] */
#define BCHP_MOCA_PHY_LP2_RX_REG_1_lp2_rx_bits15_8_MASK            0xffffffff
#define BCHP_MOCA_PHY_LP2_RX_REG_1_lp2_rx_bits15_8_SHIFT           0

/***************************************************************************
 *LP2_RX_REG_2 - LP2 Rx bits 23_16
 ***************************************************************************/
/* MOCA_PHY :: LP2_RX_REG_2 :: lp2_rx_bits23_16 [31:00] */
#define BCHP_MOCA_PHY_LP2_RX_REG_2_lp2_rx_bits23_16_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP2_RX_REG_2_lp2_rx_bits23_16_SHIFT          0

/***************************************************************************
 *LP2_RX_REG_3 - LP2 Rx bits 31_24
 ***************************************************************************/
/* MOCA_PHY :: LP2_RX_REG_3 :: lp2_rx_bits31_24 [31:00] */
#define BCHP_MOCA_PHY_LP2_RX_REG_3_lp2_rx_bits31_24_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP2_RX_REG_3_lp2_rx_bits31_24_SHIFT          0

/***************************************************************************
 *LP2_RX_REG_4 - LP2 Rx bits 39_32
 ***************************************************************************/
/* MOCA_PHY :: LP2_RX_REG_4 :: lp2_rx_bits39_32 [31:00] */
#define BCHP_MOCA_PHY_LP2_RX_REG_4_lp2_rx_bits39_32_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP2_RX_REG_4_lp2_rx_bits39_32_SHIFT          0

/***************************************************************************
 *LP2_RX_REG_5 - LP2 Rx bits 47_40
 ***************************************************************************/
/* MOCA_PHY :: LP2_RX_REG_5 :: lp2_rx_bits47_40 [31:00] */
#define BCHP_MOCA_PHY_LP2_RX_REG_5_lp2_rx_bits47_40_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP2_RX_REG_5_lp2_rx_bits47_40_SHIFT          0

/***************************************************************************
 *LP2_RX_REG_6 - LP2 Rx bits 55_48
 ***************************************************************************/
/* MOCA_PHY :: LP2_RX_REG_6 :: lp2_rx_bits55_48 [31:00] */
#define BCHP_MOCA_PHY_LP2_RX_REG_6_lp2_rx_bits55_48_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP2_RX_REG_6_lp2_rx_bits55_48_SHIFT          0

/***************************************************************************
 *LP2_RX_REG_7 - LP2 Rx bits 63_56
 ***************************************************************************/
/* MOCA_PHY :: LP2_RX_REG_7 :: lp2_rx_bits63_56 [31:00] */
#define BCHP_MOCA_PHY_LP2_RX_REG_7_lp2_rx_bits63_56_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP2_RX_REG_7_lp2_rx_bits63_56_SHIFT          0

/***************************************************************************
 *LP3_RX_REG_0 - LP3 Rx bits 7_0
 ***************************************************************************/
/* MOCA_PHY :: LP3_RX_REG_0 :: lp3_rx_bits7_0 [31:00] */
#define BCHP_MOCA_PHY_LP3_RX_REG_0_lp3_rx_bits7_0_MASK             0xffffffff
#define BCHP_MOCA_PHY_LP3_RX_REG_0_lp3_rx_bits7_0_SHIFT            0

/***************************************************************************
 *LP3_RX_REG_1 - LP3 Rx bits 15_8
 ***************************************************************************/
/* MOCA_PHY :: LP3_RX_REG_1 :: lp3_rx_bits15_8 [31:00] */
#define BCHP_MOCA_PHY_LP3_RX_REG_1_lp3_rx_bits15_8_MASK            0xffffffff
#define BCHP_MOCA_PHY_LP3_RX_REG_1_lp3_rx_bits15_8_SHIFT           0

/***************************************************************************
 *LP3_RX_REG_2 - LP3 Rx bits 23_16
 ***************************************************************************/
/* MOCA_PHY :: LP3_RX_REG_2 :: lp3_rx_bits23_16 [31:00] */
#define BCHP_MOCA_PHY_LP3_RX_REG_2_lp3_rx_bits23_16_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP3_RX_REG_2_lp3_rx_bits23_16_SHIFT          0

/***************************************************************************
 *LP3_RX_REG_3 - LP3 Rx bits 31_24
 ***************************************************************************/
/* MOCA_PHY :: LP3_RX_REG_3 :: lp3_rx_bits31_24 [31:00] */
#define BCHP_MOCA_PHY_LP3_RX_REG_3_lp3_rx_bits31_24_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP3_RX_REG_3_lp3_rx_bits31_24_SHIFT          0

/***************************************************************************
 *LP3_RX_REG_4 - LP3 Rx bits 39_32
 ***************************************************************************/
/* MOCA_PHY :: LP3_RX_REG_4 :: lp3_rx_bits39_32 [31:00] */
#define BCHP_MOCA_PHY_LP3_RX_REG_4_lp3_rx_bits39_32_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP3_RX_REG_4_lp3_rx_bits39_32_SHIFT          0

/***************************************************************************
 *LP3_RX_REG_5 - LP3 Rx bits 47_40
 ***************************************************************************/
/* MOCA_PHY :: LP3_RX_REG_5 :: lp3_rx_bits47_40 [31:00] */
#define BCHP_MOCA_PHY_LP3_RX_REG_5_lp3_rx_bits47_40_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP3_RX_REG_5_lp3_rx_bits47_40_SHIFT          0

/***************************************************************************
 *LP3_RX_REG_6 - LP3 Rx bits 55_48
 ***************************************************************************/
/* MOCA_PHY :: LP3_RX_REG_6 :: lp3_rx_bits55_48 [31:00] */
#define BCHP_MOCA_PHY_LP3_RX_REG_6_lp3_rx_bits55_48_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP3_RX_REG_6_lp3_rx_bits55_48_SHIFT          0

/***************************************************************************
 *LP3_RX_REG_7 - LP3 Rx bits 63_56
 ***************************************************************************/
/* MOCA_PHY :: LP3_RX_REG_7 :: lp3_rx_bits63_56 [31:00] */
#define BCHP_MOCA_PHY_LP3_RX_REG_7_lp3_rx_bits63_56_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP3_RX_REG_7_lp3_rx_bits63_56_SHIFT          0

/***************************************************************************
 *LP4_RX_REG_0 - LP4 Rx bits 7_0
 ***************************************************************************/
/* MOCA_PHY :: LP4_RX_REG_0 :: lp4_rx_bits7_0 [31:00] */
#define BCHP_MOCA_PHY_LP4_RX_REG_0_lp4_rx_bits7_0_MASK             0xffffffff
#define BCHP_MOCA_PHY_LP4_RX_REG_0_lp4_rx_bits7_0_SHIFT            0

/***************************************************************************
 *LP4_RX_REG_1 - LP4 Rx bits 15_8
 ***************************************************************************/
/* MOCA_PHY :: LP4_RX_REG_1 :: lp4_rx_bits15_8 [31:00] */
#define BCHP_MOCA_PHY_LP4_RX_REG_1_lp4_rx_bits15_8_MASK            0xffffffff
#define BCHP_MOCA_PHY_LP4_RX_REG_1_lp4_rx_bits15_8_SHIFT           0

/***************************************************************************
 *LP4_RX_REG_2 - LP4 Rx bits 23_16
 ***************************************************************************/
/* MOCA_PHY :: LP4_RX_REG_2 :: lp4_rx_bits23_16 [31:00] */
#define BCHP_MOCA_PHY_LP4_RX_REG_2_lp4_rx_bits23_16_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP4_RX_REG_2_lp4_rx_bits23_16_SHIFT          0

/***************************************************************************
 *LP4_RX_REG_3 - LP4 Rx bits 31_24
 ***************************************************************************/
/* MOCA_PHY :: LP4_RX_REG_3 :: lp4_rx_bits31_24 [31:00] */
#define BCHP_MOCA_PHY_LP4_RX_REG_3_lp4_rx_bits31_24_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP4_RX_REG_3_lp4_rx_bits31_24_SHIFT          0

/***************************************************************************
 *LP4_RX_REG_4 - LP4 Rx bits 39_32
 ***************************************************************************/
/* MOCA_PHY :: LP4_RX_REG_4 :: lp4_rx_bits39_32 [31:00] */
#define BCHP_MOCA_PHY_LP4_RX_REG_4_lp4_rx_bits39_32_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP4_RX_REG_4_lp4_rx_bits39_32_SHIFT          0

/***************************************************************************
 *LP4_RX_REG_5 - LP4 Rx bits 47_40
 ***************************************************************************/
/* MOCA_PHY :: LP4_RX_REG_5 :: lp4_rx_bits47_40 [31:00] */
#define BCHP_MOCA_PHY_LP4_RX_REG_5_lp4_rx_bits47_40_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP4_RX_REG_5_lp4_rx_bits47_40_SHIFT          0

/***************************************************************************
 *LP4_RX_REG_6 - LP4 Rx bits 55_48
 ***************************************************************************/
/* MOCA_PHY :: LP4_RX_REG_6 :: lp4_rx_bits55_48 [31:00] */
#define BCHP_MOCA_PHY_LP4_RX_REG_6_lp4_rx_bits55_48_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP4_RX_REG_6_lp4_rx_bits55_48_SHIFT          0

/***************************************************************************
 *LP4_RX_REG_7 - LP4 Rx bits 63_56
 ***************************************************************************/
/* MOCA_PHY :: LP4_RX_REG_7 :: lp4_rx_bits63_56 [31:00] */
#define BCHP_MOCA_PHY_LP4_RX_REG_7_lp4_rx_bits63_56_MASK           0xffffffff
#define BCHP_MOCA_PHY_LP4_RX_REG_7_lp4_rx_bits63_56_SHIFT          0

/***************************************************************************
 *DES_KEY_REG_1 - DES Key Sequence Low
 ***************************************************************************/
/* MOCA_PHY :: DES_KEY_REG_1 :: des_key_1 [31:00] */
#define BCHP_MOCA_PHY_DES_KEY_REG_1_des_key_1_MASK                 0xffffffff
#define BCHP_MOCA_PHY_DES_KEY_REG_1_des_key_1_SHIFT                0

/***************************************************************************
 *DES_KEY_REG_2 - DES Key Sequence High
 ***************************************************************************/
/* MOCA_PHY :: DES_KEY_REG_2 :: des_key_2 [31:00] */
#define BCHP_MOCA_PHY_DES_KEY_REG_2_des_key_2_MASK                 0xffffffff
#define BCHP_MOCA_PHY_DES_KEY_REG_2_des_key_2_SHIFT                0

/***************************************************************************
 *TP_SC_LOCATION - "Probe II SC1, SC2"
 ***************************************************************************/
/* MOCA_PHY :: TP_SC_LOCATION :: reserved0 [31:16] */
#define BCHP_MOCA_PHY_TP_SC_LOCATION_reserved0_MASK                0xffff0000
#define BCHP_MOCA_PHY_TP_SC_LOCATION_reserved0_SHIFT               16

/* MOCA_PHY :: TP_SC_LOCATION :: tp_sc_1 [15:08] */
#define BCHP_MOCA_PHY_TP_SC_LOCATION_tp_sc_1_MASK                  0x0000ff00
#define BCHP_MOCA_PHY_TP_SC_LOCATION_tp_sc_1_SHIFT                 8

/* MOCA_PHY :: TP_SC_LOCATION :: tp_sc_2 [07:00] */
#define BCHP_MOCA_PHY_TP_SC_LOCATION_tp_sc_2_MASK                  0x000000ff
#define BCHP_MOCA_PHY_TP_SC_LOCATION_tp_sc_2_SHIFT                 0

/***************************************************************************
 *BURST_TX_RX_REG_1 - Rx and Tx Burst Parameters #1
 ***************************************************************************/
/* MOCA_PHY :: BURST_TX_RX_REG_1 :: goertzel_active [31:31] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_goertzel_active_MASK       0x80000000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_goertzel_active_SHIFT      31

/* MOCA_PHY :: BURST_TX_RX_REG_1 :: rx_tx_sel [30:30] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_rx_tx_sel_MASK             0x40000000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_rx_tx_sel_SHIFT            30

/* MOCA_PHY :: BURST_TX_RX_REG_1 :: burst_type [29:27] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_burst_type_MASK            0x38000000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_burst_type_SHIFT           27

/* MOCA_PHY :: BURST_TX_RX_REG_1 :: preamble_type [26:24] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_preamble_type_MASK         0x07000000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_preamble_type_SHIFT        24

/* MOCA_PHY :: BURST_TX_RX_REG_1 :: des_enc_enable [23:23] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_des_enc_enable_MASK        0x00800000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_des_enc_enable_SHIFT       23

/* MOCA_PHY :: BURST_TX_RX_REG_1 :: byte_scram_seed [22:00] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_byte_scram_seed_MASK       0x007fffff
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_1_byte_scram_seed_SHIFT      0

/***************************************************************************
 *BURST_TX_RX_REG_2 - Rx and Tx Burst Parameters #2
 ***************************************************************************/
/* MOCA_PHY :: BURST_TX_RX_REG_2 :: reserved0 [31:18] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_2_reserved0_MASK             0xfffc0000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_2_reserved0_SHIFT            18

/* MOCA_PHY :: BURST_TX_RX_REG_2 :: tpcap_en [17:17] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_2_tpcap_en_MASK              0x00020000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_2_tpcap_en_SHIFT             17

/* MOCA_PHY :: BURST_TX_RX_REG_2 :: dbg_stop_on_err [16:16] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_2_dbg_stop_on_err_MASK       0x00010000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_2_dbg_stop_on_err_SHIFT      16

/* MOCA_PHY :: BURST_TX_RX_REG_2 :: n_sym [15:00] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_2_n_sym_MASK                 0x0000ffff
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_2_n_sym_SHIFT                0

/***************************************************************************
 *BURST_TX_RX_REG_3 - Rx and Tx Burst Parameters #3
 ***************************************************************************/
/* MOCA_PHY :: BURST_TX_RX_REG_3 :: frame_len [31:18] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_3_frame_len_MASK             0xfffc0000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_3_frame_len_SHIFT            18

/* MOCA_PHY :: BURST_TX_RX_REG_3 :: burst_duration [17:00] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_3_burst_duration_MASK        0x0003ffff
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_3_burst_duration_SHIFT       0

/***************************************************************************
 *BURST_TX_RX_REG_4 - Fec Parameters
 ***************************************************************************/
/* MOCA_PHY :: BURST_TX_RX_REG_4 :: fec_pad_len [31:18] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_4_fec_pad_len_MASK           0xfffc0000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_4_fec_pad_len_SHIFT          18

/* MOCA_PHY :: BURST_TX_RX_REG_4 :: no_rs_long [17:12] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_4_no_rs_long_MASK            0x0003f000
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_4_no_rs_long_SHIFT           12

/* MOCA_PHY :: BURST_TX_RX_REG_4 :: last_rs_k_t [11:00] */
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_4_last_rs_k_t_MASK           0x00000fff
#define BCHP_MOCA_PHY_BURST_TX_RX_REG_4_last_rs_k_t_SHIFT          0

/***************************************************************************
 *RX_RESULTS_READ_REG - RX Results Reading Register and RX-Learning Parameters Load
 ***************************************************************************/
/* MOCA_PHY :: RX_RESULTS_READ_REG :: rx_learn_param [31:31] */
#define BCHP_MOCA_PHY_RX_RESULTS_READ_REG_rx_learn_param_MASK      0x80000000
#define BCHP_MOCA_PHY_RX_RESULTS_READ_REG_rx_learn_param_SHIFT     31

/* MOCA_PHY :: RX_RESULTS_READ_REG :: agc_learn_sel [30:30] */
#define BCHP_MOCA_PHY_RX_RESULTS_READ_REG_agc_learn_sel_MASK       0x40000000
#define BCHP_MOCA_PHY_RX_RESULTS_READ_REG_agc_learn_sel_SHIFT      30

/* MOCA_PHY :: RX_RESULTS_READ_REG :: rx_results [29:00] */
#define BCHP_MOCA_PHY_RX_RESULTS_READ_REG_rx_results_MASK          0x3fffffff
#define BCHP_MOCA_PHY_RX_RESULTS_READ_REG_rx_results_SHIFT         0

/***************************************************************************
 *BURST_RX_REG_1 - RX Burst Parameters #1
 ***************************************************************************/
/* MOCA_PHY :: BURST_RX_REG_1 :: reserved0 [31:31] */
#define BCHP_MOCA_PHY_BURST_RX_REG_1_reserved0_MASK                0x80000000
#define BCHP_MOCA_PHY_BURST_RX_REG_1_reserved0_SHIFT               31

/* MOCA_PHY :: BURST_RX_REG_1 :: rssi_peak_detect_en [30:30] */
#define BCHP_MOCA_PHY_BURST_RX_REG_1_rssi_peak_detect_en_MASK      0x40000000
#define BCHP_MOCA_PHY_BURST_RX_REG_1_rssi_peak_detect_en_SHIFT     30

/* MOCA_PHY :: BURST_RX_REG_1 :: agc_mode [29:28] */
#define BCHP_MOCA_PHY_BURST_RX_REG_1_agc_mode_MASK                 0x30000000
#define BCHP_MOCA_PHY_BURST_RX_REG_1_agc_mode_SHIFT                28

/* MOCA_PHY :: BURST_RX_REG_1 :: ma_sp_buff_length [27:20] */
#define BCHP_MOCA_PHY_BURST_RX_REG_1_ma_sp_buff_length_MASK        0x0ff00000
#define BCHP_MOCA_PHY_BURST_RX_REG_1_ma_sp_buff_length_SHIFT       20

/* MOCA_PHY :: BURST_RX_REG_1 :: ma_lp_buff_length [19:12] */
#define BCHP_MOCA_PHY_BURST_RX_REG_1_ma_lp_buff_length_MASK        0x000ff000
#define BCHP_MOCA_PHY_BURST_RX_REG_1_ma_lp_buff_length_SHIFT       12

/* MOCA_PHY :: BURST_RX_REG_1 :: pp_state_to_cnt [11:00] */
#define BCHP_MOCA_PHY_BURST_RX_REG_1_pp_state_to_cnt_MASK          0x00000fff
#define BCHP_MOCA_PHY_BURST_RX_REG_1_pp_state_to_cnt_SHIFT         0

/***************************************************************************
 *BURST_RX_INIT_REG_1 - RX Burst Init Parameters #1
 ***************************************************************************/
/* MOCA_PHY :: BURST_RX_INIT_REG_1 :: detect_offset [31:24] */
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_detect_offset_MASK       0xff000000
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_detect_offset_SHIFT      24

/* MOCA_PHY :: BURST_RX_INIT_REG_1 :: fec_err_int_mask_n [23:23] */
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_fec_err_int_mask_n_MASK  0x00800000
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_fec_err_int_mask_n_SHIFT 23

/* MOCA_PHY :: BURST_RX_INIT_REG_1 :: acq_fail_int_mask_n [22:22] */
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_acq_fail_int_mask_n_MASK 0x00400000
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_acq_fail_int_mask_n_SHIFT 22

/* MOCA_PHY :: BURST_RX_INIT_REG_1 :: reserved0 [21:16] */
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_reserved0_MASK           0x003f0000
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_reserved0_SHIFT          16

/* MOCA_PHY :: BURST_RX_INIT_REG_1 :: burst_id [15:00] */
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_burst_id_MASK            0x0000ffff
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_1_burst_id_SHIFT           0

/***************************************************************************
 *BURST_EYE_DEBUG_REG - RX Burst Eye Debug
 ***************************************************************************/
/* MOCA_PHY :: BURST_EYE_DEBUG_REG :: reserved0 [31:09] */
#define BCHP_MOCA_PHY_BURST_EYE_DEBUG_REG_reserved0_MASK           0xfffffe00
#define BCHP_MOCA_PHY_BURST_EYE_DEBUG_REG_reserved0_SHIFT          9

/* MOCA_PHY :: BURST_EYE_DEBUG_REG :: eye_debug_en [08:08] */
#define BCHP_MOCA_PHY_BURST_EYE_DEBUG_REG_eye_debug_en_MASK        0x00000100
#define BCHP_MOCA_PHY_BURST_EYE_DEBUG_REG_eye_debug_en_SHIFT       8

/* MOCA_PHY :: BURST_EYE_DEBUG_REG :: eye_sym_num [07:00] */
#define BCHP_MOCA_PHY_BURST_EYE_DEBUG_REG_eye_sym_num_MASK         0x000000ff
#define BCHP_MOCA_PHY_BURST_EYE_DEBUG_REG_eye_sym_num_SHIFT        0

/***************************************************************************
 *BURST_RX_INIT_REG_2 - RX Burst Init Parameters #2
 ***************************************************************************/
/* MOCA_PHY :: BURST_RX_INIT_REG_2 :: reserved0 [31:31] */
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_2_reserved0_MASK           0x80000000
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_2_reserved0_SHIFT          31

/* MOCA_PHY :: BURST_RX_INIT_REG_2 :: preamble_timeout [30:00] */
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_2_preamble_timeout_MASK    0x7fffffff
#define BCHP_MOCA_PHY_BURST_RX_INIT_REG_2_preamble_timeout_SHIFT   0

/***************************************************************************
 *BURST_RF_TX_REG_1 - TX Burst Switches
 ***************************************************************************/
/* MOCA_PHY :: BURST_RF_TX_REG_1 :: spare [31:24] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_spare_MASK                 0xff000000
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_spare_SHIFT                24

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: tssi_off [23:23] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tssi_off_MASK              0x00800000
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tssi_off_SHIFT             23

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: tssi_on [22:22] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tssi_on_MASK               0x00400000
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tssi_on_SHIFT              22

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: pa_pd_off [21:21] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_pa_pd_off_MASK             0x00200000
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_pa_pd_off_SHIFT            21

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: pa_pd_on [20:20] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_pa_pd_on_MASK              0x00100000
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_pa_pd_on_SHIFT             20

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: tx_rx_loopback_on_off [19:19] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tx_rx_loopback_on_off_MASK 0x00080000
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tx_rx_loopback_on_off_SHIFT 19

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: tx_rx_loopback_on_on [18:18] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tx_rx_loopback_on_on_MASK  0x00040000
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tx_rx_loopback_on_on_SHIFT 18

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: dac2_pd_off [17:17] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_dac2_pd_off_MASK           0x00020000
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_dac2_pd_off_SHIFT          17

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: dac2_pd_on [16:16] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_dac2_pd_on_MASK            0x00010000
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_dac2_pd_on_SHIFT           16

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: dac1_pd_off [15:15] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_dac1_pd_off_MASK           0x00008000
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_dac1_pd_off_SHIFT          15

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: dac1_pd_on [14:14] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_dac1_pd_on_MASK            0x00004000
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_dac1_pd_on_SHIFT           14

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: pre_pad_pd_off [13:13] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_pre_pad_pd_off_MASK        0x00002000
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_pre_pad_pd_off_SHIFT       13

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: pre_pad_pd_on [12:12] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_pre_pad_pd_on_MASK         0x00001000
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_pre_pad_pd_on_SHIFT        12

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: tx_iqcal_pd_aux_off [11:11] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tx_iqcal_pd_aux_off_MASK   0x00000800
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tx_iqcal_pd_aux_off_SHIFT  11

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: tx_iqcal_pd_aux_on [10:10] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tx_iqcal_pd_aux_on_MASK    0x00000400
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tx_iqcal_pd_aux_on_SHIFT   10

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: txiqcal_pd_off [09:09] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_txiqcal_pd_off_MASK        0x00000200
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_txiqcal_pd_off_SHIFT       9

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: txiqcal_pd_on [08:08] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_txiqcal_pd_on_MASK         0x00000100
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_txiqcal_pd_on_SHIFT        8

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: tx_lpf_pd_off [07:07] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tx_lpf_pd_off_MASK         0x00000080
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tx_lpf_pd_off_SHIFT        7

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: tx_lpf_pd_on [06:06] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tx_lpf_pd_on_MASK          0x00000040
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tx_lpf_pd_on_SHIFT         6

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: tx_qmix_pd_off [05:05] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tx_qmix_pd_off_MASK        0x00000020
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tx_qmix_pd_off_SHIFT       5

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: tx_qmix_pd_on [04:04] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tx_qmix_pd_on_MASK         0x00000010
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tx_qmix_pd_on_SHIFT        4

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: tx_imix_pd_off [03:03] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tx_imix_pd_off_MASK        0x00000008
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tx_imix_pd_off_SHIFT       3

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: tx_imix_pd_on [02:02] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tx_imix_pd_on_MASK         0x00000004
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_tx_imix_pd_on_SHIFT        2

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: pad_pd_off [01:01] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_pad_pd_off_MASK            0x00000002
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_pad_pd_off_SHIFT           1

/* MOCA_PHY :: BURST_RF_TX_REG_1 :: pad_pd_on [00:00] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_pad_pd_on_MASK             0x00000001
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_1_pad_pd_on_SHIFT            0

/***************************************************************************
 *BURST_RF_TX_REG_2 - Profile TX - Gain
 ***************************************************************************/
/* MOCA_PHY :: BURST_RF_TX_REG_2 :: spare [31:12] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_2_spare_MASK                 0xfffff000
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_2_spare_SHIFT                12

/* MOCA_PHY :: BURST_RF_TX_REG_2 :: trx_3450_pa_gc [11:08] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_2_trx_3450_pa_gc_MASK        0x00000f00
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_2_trx_3450_pa_gc_SHIFT       8

/* MOCA_PHY :: BURST_RF_TX_REG_2 :: pad_gc [07:00] */
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_2_pad_gc_MASK                0x000000ff
#define BCHP_MOCA_PHY_BURST_RF_TX_REG_2_pad_gc_SHIFT               0

/***************************************************************************
 *PROFILE_PARAM_REG_1 - Profile parameters #1
 ***************************************************************************/
/* MOCA_PHY :: PROFILE_PARAM_REG_1 :: reserved0 [31:19] */
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_reserved0_MASK           0xfff80000
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_reserved0_SHIFT          19

/* MOCA_PHY :: PROFILE_PARAM_REG_1 :: tx_rx_window_bypass [18:18] */
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_tx_rx_window_bypass_MASK 0x00040000
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_tx_rx_window_bypass_SHIFT 18

/* MOCA_PHY :: PROFILE_PARAM_REG_1 :: tx_rx_window_len [17:16] */
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_tx_rx_window_len_MASK    0x00030000
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_tx_rx_window_len_SHIFT   16

/* MOCA_PHY :: PROFILE_PARAM_REG_1 :: ce_cp [15:08] */
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_ce_cp_MASK               0x0000ff00
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_ce_cp_SHIFT              8

/* MOCA_PHY :: PROFILE_PARAM_REG_1 :: payload_cp [07:00] */
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_payload_cp_MASK          0x000000ff
#define BCHP_MOCA_PHY_PROFILE_PARAM_REG_1_payload_cp_SHIFT         0

/***************************************************************************
 *INST_MOD_GAIN_MEM_1%i - Modulation Gain Profile
 ***************************************************************************/
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_ARRAY_BASE              0x00288100
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_ARRAY_START             0
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_ARRAY_END               63
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *INST_MOD_GAIN_MEM_1%i - Modulation Gain Profile
 ***************************************************************************/
/* MOCA_PHY :: INST_MOD_GAIN_MEM_1i :: mod_sc_i_3 [31:24] */
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_3_MASK         0xff000000
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_3_SHIFT        24

/* MOCA_PHY :: INST_MOD_GAIN_MEM_1i :: mod_sc_i_2 [23:16] */
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_2_MASK         0x00ff0000
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_2_SHIFT        16

/* MOCA_PHY :: INST_MOD_GAIN_MEM_1i :: mod_sc_i_1 [15:08] */
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_1_MASK         0x0000ff00
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_1_SHIFT        8

/* MOCA_PHY :: INST_MOD_GAIN_MEM_1i :: mod_sc_i_0 [07:00] */
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_0_MASK         0x000000ff
#define BCHP_MOCA_PHY_INST_MOD_GAIN_MEM_1i_mod_sc_i_0_SHIFT        0


/***************************************************************************
 *BURST_RF_RX_REG_2 - RX Burst Switches
 ***************************************************************************/
/* MOCA_PHY :: BURST_RF_RX_REG_2 :: skip_acq_cor [31:31] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_skip_acq_cor_MASK          0x80000000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_skip_acq_cor_SHIFT         31

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: spare [30:28] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_spare_MASK                 0x70000000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_spare_SHIFT                28

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: rssi_cal_off [27:27] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_rssi_cal_off_MASK          0x08000000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_rssi_cal_off_SHIFT         27

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: rssi_cal_on [26:26] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_rssi_cal_on_MASK           0x04000000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_rssi_cal_on_SHIFT          26

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: lna_pd_off [25:25] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_lna_pd_off_MASK            0x02000000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_lna_pd_off_SHIFT           25

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: lna_pd_on [24:24] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_lna_pd_on_MASK             0x01000000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_lna_pd_on_SHIFT            24

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: mix_q_pwrdn_off [23:23] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_mix_q_pwrdn_off_MASK       0x00800000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_mix_q_pwrdn_off_SHIFT      23

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: mix_q_pwrdn_on [22:22] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_mix_q_pwrdn_on_MASK        0x00400000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_mix_q_pwrdn_on_SHIFT       22

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: rx_rssi_pd_off [21:21] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_rx_rssi_pd_off_MASK        0x00200000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_rx_rssi_pd_off_SHIFT       21

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: rx_rssi_pd_on [20:20] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_rx_rssi_pd_on_MASK         0x00100000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_rx_rssi_pd_on_SHIFT        20

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: rx_rssi_pd_aux_off [19:19] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_rx_rssi_pd_aux_off_MASK    0x00080000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_rx_rssi_pd_aux_off_SHIFT   19

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: rx_rssi_pd_aux_on [18:18] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_rx_rssi_pd_aux_on_MASK     0x00040000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_rx_rssi_pd_aux_on_SHIFT    18

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: iffga_q_pwrdn_off [17:17] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_iffga_q_pwrdn_off_MASK     0x00020000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_iffga_q_pwrdn_off_SHIFT    17

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: iffga_q_pwrdn_on [16:16] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_iffga_q_pwrdn_on_MASK      0x00010000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_iffga_q_pwrdn_on_SHIFT     16

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: ifpga_i_pwrdn_off [15:15] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_ifpga_i_pwrdn_off_MASK     0x00008000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_ifpga_i_pwrdn_off_SHIFT    15

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: ifpga_i_pwrdn_on [14:14] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_ifpga_i_pwrdn_on_MASK      0x00004000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_ifpga_i_pwrdn_on_SHIFT     14

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: iflpf_pwroffi_off [13:13] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_iflpf_pwroffi_off_MASK     0x00002000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_iflpf_pwroffi_off_SHIFT    13

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: iflpf_pwroffi_on [12:12] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_iflpf_pwroffi_on_MASK      0x00001000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_iflpf_pwroffi_on_SHIFT     12

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: iflpf_pwroffq_off [11:11] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_iflpf_pwroffq_off_MASK     0x00000800
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_iflpf_pwroffq_off_SHIFT    11

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: iflpf_pwroffq_on [10:10] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_iflpf_pwroffq_on_MASK      0x00000400
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_iflpf_pwroffq_on_SHIFT     10

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: adc_q_pd_off [09:09] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_adc_q_pd_off_MASK          0x00000200
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_adc_q_pd_off_SHIFT         9

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: adc_q_pd_on [08:08] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_adc_q_pd_on_MASK           0x00000100
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_adc_q_pd_on_SHIFT          8

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: adc_i_pd_off [07:07] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_adc_i_pd_off_MASK          0x00000080
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_adc_i_pd_off_SHIFT         7

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: adc_i_pd_on [06:06] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_adc_i_pd_on_MASK           0x00000040
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_adc_i_pd_on_SHIFT          6

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: mix_i_pwrdn_off [05:05] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_mix_i_pwrdn_off_MASK       0x00000020
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_mix_i_pwrdn_off_SHIFT      5

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: mix_i_pwrdn_on [04:04] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_mix_i_pwrdn_on_MASK        0x00000010
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_mix_i_pwrdn_on_SHIFT       4

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: rx_tx_loopback_on_off [03:03] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_rx_tx_loopback_on_off_MASK 0x00000008
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_rx_tx_loopback_on_off_SHIFT 3

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: rx_tx_loopback_on_on [02:02] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_rx_tx_loopback_on_on_MASK  0x00000004
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_rx_tx_loopback_on_on_SHIFT 2

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: rf_in_switch_on_off [01:01] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_rf_in_switch_on_off_MASK   0x00000002
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_rf_in_switch_on_off_SHIFT  1

/* MOCA_PHY :: BURST_RF_RX_REG_2 :: rf_in_switch_on_on [00:00] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_rf_in_switch_on_on_MASK    0x00000001
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_2_rf_in_switch_on_on_SHIFT   0

/***************************************************************************
 *BURST_RX_PILOTS_REG - RX Burst Parameters #2
 ***************************************************************************/
/* MOCA_PHY :: BURST_RX_PILOTS_REG :: reserved0 [31:29] */
#define BCHP_MOCA_PHY_BURST_RX_PILOTS_REG_reserved0_MASK           0xe0000000
#define BCHP_MOCA_PHY_BURST_RX_PILOTS_REG_reserved0_SHIFT          29

/* MOCA_PHY :: BURST_RX_PILOTS_REG :: pilots_miu_factor [28:16] */
#define BCHP_MOCA_PHY_BURST_RX_PILOTS_REG_pilots_miu_factor_MASK   0x1fff0000
#define BCHP_MOCA_PHY_BURST_RX_PILOTS_REG_pilots_miu_factor_SHIFT  16

/* MOCA_PHY :: BURST_RX_PILOTS_REG :: reserved1 [15:13] */
#define BCHP_MOCA_PHY_BURST_RX_PILOTS_REG_reserved1_MASK           0x0000e000
#define BCHP_MOCA_PHY_BURST_RX_PILOTS_REG_reserved1_SHIFT          13

/* MOCA_PHY :: BURST_RX_PILOTS_REG :: pilots_eta_factor [12:00] */
#define BCHP_MOCA_PHY_BURST_RX_PILOTS_REG_pilots_eta_factor_MASK   0x00001fff
#define BCHP_MOCA_PHY_BURST_RX_PILOTS_REG_pilots_eta_factor_SHIFT  0

/***************************************************************************
 *SCFO_STEP_REG - SCFO Step
 ***************************************************************************/
/* MOCA_PHY :: SCFO_STEP_REG :: fc_fd_step_size_h [31:16] */
#define BCHP_MOCA_PHY_SCFO_STEP_REG_fc_fd_step_size_h_MASK         0xffff0000
#define BCHP_MOCA_PHY_SCFO_STEP_REG_fc_fd_step_size_h_SHIFT        16

/* MOCA_PHY :: SCFO_STEP_REG :: fc_fd_step_size_m [15:00] */
#define BCHP_MOCA_PHY_SCFO_STEP_REG_fc_fd_step_size_m_MASK         0x0000ffff
#define BCHP_MOCA_PHY_SCFO_STEP_REG_fc_fd_step_size_m_SHIFT        0

/***************************************************************************
 *ACQUISITION_REG - Acquisition
 ***************************************************************************/
/* MOCA_PHY :: ACQUISITION_REG :: sfo_cfo_lern [31:31] */
#define BCHP_MOCA_PHY_ACQUISITION_REG_sfo_cfo_lern_MASK            0x80000000
#define BCHP_MOCA_PHY_ACQUISITION_REG_sfo_cfo_lern_SHIFT           31

/* MOCA_PHY :: ACQUISITION_REG :: pp_sm_p1_mode [30:30] */
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_sm_p1_mode_MASK           0x40000000
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_sm_p1_mode_SHIFT          30

/* MOCA_PHY :: ACQUISITION_REG :: reserved0 [29:15] */
#define BCHP_MOCA_PHY_ACQUISITION_REG_reserved0_MASK               0x3fff8000
#define BCHP_MOCA_PHY_ACQUISITION_REG_reserved0_SHIFT              15

/* MOCA_PHY :: ACQUISITION_REG :: pp_cc_maxf_th_scl [14:10] */
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_cc_maxf_th_scl_MASK       0x00007c00
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_cc_maxf_th_scl_SHIFT      10

/* MOCA_PHY :: ACQUISITION_REG :: pp_ac_maxf_th_scl [09:00] */
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_ac_maxf_th_scl_MASK       0x000003ff
#define BCHP_MOCA_PHY_ACQUISITION_REG_pp_ac_maxf_th_scl_SHIFT      0

/***************************************************************************
 *ACQUISITION_REG_1 - Acquisition Parameter #1
 ***************************************************************************/
/* MOCA_PHY :: ACQUISITION_REG_1 :: pp_ac_maxf_en_th [31:00] */
#define BCHP_MOCA_PHY_ACQUISITION_REG_1_pp_ac_maxf_en_th_MASK      0xffffffff
#define BCHP_MOCA_PHY_ACQUISITION_REG_1_pp_ac_maxf_en_th_SHIFT     0

/***************************************************************************
 *BURST_RF_FCW - LO Freq Offset
 ***************************************************************************/
/* MOCA_PHY :: BURST_RF_FCW :: lo_freq_offset [31:00] */
#define BCHP_MOCA_PHY_BURST_RF_FCW_lo_freq_offset_MASK             0xffffffff
#define BCHP_MOCA_PHY_BURST_RF_FCW_lo_freq_offset_SHIFT            0

/***************************************************************************
 *BURST_RF_RX_REG_1 - RX Gain Set
 ***************************************************************************/
/* MOCA_PHY :: BURST_RF_RX_REG_1 :: spare [31:31] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_spare_MASK                 0x80000000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_spare_SHIFT                31

/* MOCA_PHY :: BURST_RF_RX_REG_1 :: byp_mix_shrtr [30:30] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_byp_mix_shrtr_MASK         0x40000000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_byp_mix_shrtr_SHIFT        30

/* MOCA_PHY :: BURST_RF_RX_REG_1 :: byp_ifpga_shrtr2 [29:29] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_byp_ifpga_shrtr2_MASK      0x20000000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_byp_ifpga_shrtr2_SHIFT     29

/* MOCA_PHY :: BURST_RF_RX_REG_1 :: byp_ifpga_shrtr [28:28] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_byp_ifpga_shrtr_MASK       0x10000000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_byp_ifpga_shrtr_SHIFT      28

/* MOCA_PHY :: BURST_RF_RX_REG_1 :: byp_rfpga_gain [27:24] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_byp_rfpga_gain_MASK        0x0f000000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_byp_rfpga_gain_SHIFT       24

/* MOCA_PHY :: BURST_RF_RX_REG_1 :: byp_ifpga_ramp_gain [23:20] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_byp_ifpga_ramp_gain_MASK   0x00f00000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_byp_ifpga_ramp_gain_SHIFT  20

/* MOCA_PHY :: BURST_RF_RX_REG_1 :: byp_ifpga_rgm_gain [19:16] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_byp_ifpga_rgm_gain_MASK    0x000f0000
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_byp_ifpga_rgm_gain_SHIFT   16

/* MOCA_PHY :: BURST_RF_RX_REG_1 :: byp_3450_gain [15:10] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_byp_3450_gain_MASK         0x0000fc00
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_byp_3450_gain_SHIFT        10

/* MOCA_PHY :: BURST_RF_RX_REG_1 :: spare1 [09:08] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_spare1_MASK                0x00000300
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_spare1_SHIFT               8

/* MOCA_PHY :: BURST_RF_RX_REG_1 :: afe_agc_lut_sel [07:06] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_afe_agc_lut_sel_MASK       0x000000c0
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_afe_agc_lut_sel_SHIFT      6

/* MOCA_PHY :: BURST_RF_RX_REG_1 :: agc_init_gain_adr [05:00] */
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_agc_init_gain_adr_MASK     0x0000003f
#define BCHP_MOCA_PHY_BURST_RF_RX_REG_1_agc_init_gain_adr_SHIFT    0

/***************************************************************************
 *BURST_RX_LERN_REG_1 - Rx Burst Learn Parameters #1
 ***************************************************************************/
/* MOCA_PHY :: BURST_RX_LERN_REG_1 :: freq_offset [31:00] */
#define BCHP_MOCA_PHY_BURST_RX_LERN_REG_1_freq_offset_MASK         0xffffffff
#define BCHP_MOCA_PHY_BURST_RX_LERN_REG_1_freq_offset_SHIFT        0

/***************************************************************************
 *BURST_RX_LERN_SFO_REG - Rx Burst Learn Parameters #2
 ***************************************************************************/
/* MOCA_PHY :: BURST_RX_LERN_SFO_REG :: sampling_offset [31:00] */
#define BCHP_MOCA_PHY_BURST_RX_LERN_SFO_REG_sampling_offset_MASK   0xffffffff
#define BCHP_MOCA_PHY_BURST_RX_LERN_SFO_REG_sampling_offset_SHIFT  0

/***************************************************************************
 *BURST_STATUS_IN_REG - Burst Status.
 ***************************************************************************/
/* MOCA_PHY :: BURST_STATUS_IN_REG :: burst_id [31:16] */
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_burst_id_MASK            0xffff0000
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_burst_id_SHIFT           16

/* MOCA_PHY :: BURST_STATUS_IN_REG :: reserved0 [15:08] */
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_reserved0_MASK           0x0000ff00
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_reserved0_SHIFT          8

/* MOCA_PHY :: BURST_STATUS_IN_REG :: agc_status [07:06] */
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_agc_status_MASK          0x000000c0
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_agc_status_SHIFT         6

/* MOCA_PHY :: BURST_STATUS_IN_REG :: preamble_type [05:03] */
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_preamble_type_MASK       0x00000038
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_preamble_type_SHIFT      3

/* MOCA_PHY :: BURST_STATUS_IN_REG :: acq_status [02:00] */
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_acq_status_MASK          0x00000007
#define BCHP_MOCA_PHY_BURST_STATUS_IN_REG_acq_status_SHIFT         0

/***************************************************************************
 *FEC_UNERROR_IN_REG - FEC UnError
 ***************************************************************************/
/* MOCA_PHY :: FEC_UNERROR_IN_REG :: reserved0 [31:06] */
#define BCHP_MOCA_PHY_FEC_UNERROR_IN_REG_reserved0_MASK            0xffffffc0
#define BCHP_MOCA_PHY_FEC_UNERROR_IN_REG_reserved0_SHIFT           6

/* MOCA_PHY :: FEC_UNERROR_IN_REG :: fec_unerror [05:00] */
#define BCHP_MOCA_PHY_FEC_UNERROR_IN_REG_fec_unerror_MASK          0x0000003f
#define BCHP_MOCA_PHY_FEC_UNERROR_IN_REG_fec_unerror_SHIFT         0

/***************************************************************************
 *FEC_CORRECTED_IN_REG - FEC Corrected
 ***************************************************************************/
/* MOCA_PHY :: FEC_CORRECTED_IN_REG :: reserved0 [31:06] */
#define BCHP_MOCA_PHY_FEC_CORRECTED_IN_REG_reserved0_MASK          0xffffffc0
#define BCHP_MOCA_PHY_FEC_CORRECTED_IN_REG_reserved0_SHIFT         6

/* MOCA_PHY :: FEC_CORRECTED_IN_REG :: fec_corrected [05:00] */
#define BCHP_MOCA_PHY_FEC_CORRECTED_IN_REG_fec_corrected_MASK      0x0000003f
#define BCHP_MOCA_PHY_FEC_CORRECTED_IN_REG_fec_corrected_SHIFT     0

/***************************************************************************
 *FEC_UNCORRECTED_IN_REG - FEC UnCorrected
 ***************************************************************************/
/* MOCA_PHY :: FEC_UNCORRECTED_IN_REG :: reserved0 [31:06] */
#define BCHP_MOCA_PHY_FEC_UNCORRECTED_IN_REG_reserved0_MASK        0xffffffc0
#define BCHP_MOCA_PHY_FEC_UNCORRECTED_IN_REG_reserved0_SHIFT       6

/* MOCA_PHY :: FEC_UNCORRECTED_IN_REG :: fec_uncorrected [05:00] */
#define BCHP_MOCA_PHY_FEC_UNCORRECTED_IN_REG_fec_uncorrected_MASK  0x0000003f
#define BCHP_MOCA_PHY_FEC_UNCORRECTED_IN_REG_fec_uncorrected_SHIFT 0

/***************************************************************************
 *PP_P_EN_DATA_REG - Power Absolute Value(RSSI)
 ***************************************************************************/
/* MOCA_PHY :: PP_P_EN_DATA_REG :: pp_p_en_data [31:00] */
#define BCHP_MOCA_PHY_PP_P_EN_DATA_REG_pp_p_en_data_MASK           0xffffffff
#define BCHP_MOCA_PHY_PP_P_EN_DATA_REG_pp_p_en_data_SHIFT          0

/***************************************************************************
 *PP_A_AC_MAX_REAL_REG - AC Max Real Value
 ***************************************************************************/
/* MOCA_PHY :: PP_A_AC_MAX_REAL_REG :: reserved0 [31:20] */
#define BCHP_MOCA_PHY_PP_A_AC_MAX_REAL_REG_reserved0_MASK          0xfff00000
#define BCHP_MOCA_PHY_PP_A_AC_MAX_REAL_REG_reserved0_SHIFT         20

/* MOCA_PHY :: PP_A_AC_MAX_REAL_REG :: pp_a_ac_max_real [19:00] */
#define BCHP_MOCA_PHY_PP_A_AC_MAX_REAL_REG_pp_a_ac_max_real_MASK   0x000fffff
#define BCHP_MOCA_PHY_PP_A_AC_MAX_REAL_REG_pp_a_ac_max_real_SHIFT  0

/***************************************************************************
 *PP_A_AC_MAX_IMAG_REG - AC Maximum Image Value
 ***************************************************************************/
/* MOCA_PHY :: PP_A_AC_MAX_IMAG_REG :: reserved0 [31:20] */
#define BCHP_MOCA_PHY_PP_A_AC_MAX_IMAG_REG_reserved0_MASK          0xfff00000
#define BCHP_MOCA_PHY_PP_A_AC_MAX_IMAG_REG_reserved0_SHIFT         20

/* MOCA_PHY :: PP_A_AC_MAX_IMAG_REG :: pp_a_ac_max_imag [19:00] */
#define BCHP_MOCA_PHY_PP_A_AC_MAX_IMAG_REG_pp_a_ac_max_imag_MASK   0x000fffff
#define BCHP_MOCA_PHY_PP_A_AC_MAX_IMAG_REG_pp_a_ac_max_imag_SHIFT  0

/***************************************************************************
 *PP_ABS_VAL_REG - AC Maximum Absolute Value
 ***************************************************************************/
/* MOCA_PHY :: PP_ABS_VAL_REG :: pp_abs_val [31:00] */
#define BCHP_MOCA_PHY_PP_ABS_VAL_REG_pp_abs_val_MASK               0xffffffff
#define BCHP_MOCA_PHY_PP_ABS_VAL_REG_pp_abs_val_SHIFT              0

/***************************************************************************
 *AGC_STAT_RSSI_AVRG_IN_REG - AGC RSSI
 ***************************************************************************/
/* MOCA_PHY :: AGC_STAT_RSSI_AVRG_IN_REG :: reserved0 [31:24] */
#define BCHP_MOCA_PHY_AGC_STAT_RSSI_AVRG_IN_REG_reserved0_MASK     0xff000000
#define BCHP_MOCA_PHY_AGC_STAT_RSSI_AVRG_IN_REG_reserved0_SHIFT    24

/* MOCA_PHY :: AGC_STAT_RSSI_AVRG_IN_REG :: agc_stat_rssi_avrg_in [23:00] */
#define BCHP_MOCA_PHY_AGC_STAT_RSSI_AVRG_IN_REG_agc_stat_rssi_avrg_in_MASK 0x00ffffff
#define BCHP_MOCA_PHY_AGC_STAT_RSSI_AVRG_IN_REG_agc_stat_rssi_avrg_in_SHIFT 0

/***************************************************************************
 *GAIN_RESULT - Gain Result
 ***************************************************************************/
/* MOCA_PHY :: GAIN_RESULT :: reserved0 [31:06] */
#define BCHP_MOCA_PHY_GAIN_RESULT_reserved0_MASK                   0xffffffc0
#define BCHP_MOCA_PHY_GAIN_RESULT_reserved0_SHIFT                  6

/* MOCA_PHY :: GAIN_RESULT :: agc_stat_gain_adr [05:00] */
#define BCHP_MOCA_PHY_GAIN_RESULT_agc_stat_gain_adr_MASK           0x0000003f
#define BCHP_MOCA_PHY_GAIN_RESULT_agc_stat_gain_adr_SHIFT          0

/***************************************************************************
 *RX_LEARN_1_REG - Rx Learning register #1
 ***************************************************************************/
/* MOCA_PHY :: RX_LEARN_1_REG :: frequency_offset [31:00] */
#define BCHP_MOCA_PHY_RX_LEARN_1_REG_frequency_offset_MASK         0xffffffff
#define BCHP_MOCA_PHY_RX_LEARN_1_REG_frequency_offset_SHIFT        0

/***************************************************************************
 *RX_LEARN_SFO_REG - Rx Learning register #2
 ***************************************************************************/
/* MOCA_PHY :: RX_LEARN_SFO_REG :: sampling_offset_in [31:00] */
#define BCHP_MOCA_PHY_RX_LEARN_SFO_REG_sampling_offset_in_MASK     0xffffffff
#define BCHP_MOCA_PHY_RX_LEARN_SFO_REG_sampling_offset_in_SHIFT    0

/***************************************************************************
 *GOERTZEL_STAT_REG - Goertzel Status
 ***************************************************************************/
/* MOCA_PHY :: GOERTZEL_STAT_REG :: reserved0 [31:01] */
#define BCHP_MOCA_PHY_GOERTZEL_STAT_REG_reserved0_MASK             0xfffffffe
#define BCHP_MOCA_PHY_GOERTZEL_STAT_REG_reserved0_SHIFT            1

/* MOCA_PHY :: GOERTZEL_STAT_REG :: goertzel_valid [00:00] */
#define BCHP_MOCA_PHY_GOERTZEL_STAT_REG_goertzel_valid_MASK        0x00000001
#define BCHP_MOCA_PHY_GOERTZEL_STAT_REG_goertzel_valid_SHIFT       0

/***************************************************************************
 *GOERTZEL_RESULTS_REG - Gortzel Results
 ***************************************************************************/
/* MOCA_PHY :: GOERTZEL_RESULTS_REG :: goertzel_am_f1_inph [31:16] */
#define BCHP_MOCA_PHY_GOERTZEL_RESULTS_REG_goertzel_am_f1_inph_MASK 0xffff0000
#define BCHP_MOCA_PHY_GOERTZEL_RESULTS_REG_goertzel_am_f1_inph_SHIFT 16

/* MOCA_PHY :: GOERTZEL_RESULTS_REG :: goertzel_am_f1_quad [15:00] */
#define BCHP_MOCA_PHY_GOERTZEL_RESULTS_REG_goertzel_am_f1_quad_MASK 0x0000ffff
#define BCHP_MOCA_PHY_GOERTZEL_RESULTS_REG_goertzel_am_f1_quad_SHIFT 0

/***************************************************************************
 *INST_PROBES_MEM%i - Probes Memory
 ***************************************************************************/
#define BCHP_MOCA_PHY_INST_PROBES_MEMi_ARRAY_BASE                  0x00288400
#define BCHP_MOCA_PHY_INST_PROBES_MEMi_ARRAY_START                 0
#define BCHP_MOCA_PHY_INST_PROBES_MEMi_ARRAY_END                   255
#define BCHP_MOCA_PHY_INST_PROBES_MEMi_ARRAY_ELEMENT_SIZE          32

/***************************************************************************
 *INST_PROBES_MEM%i - Probes Memory
 ***************************************************************************/
/* MOCA_PHY :: INST_PROBES_MEMi :: probes_val_i_1 [31:16] */
#define BCHP_MOCA_PHY_INST_PROBES_MEMi_probes_val_i_1_MASK         0xffff0000
#define BCHP_MOCA_PHY_INST_PROBES_MEMi_probes_val_i_1_SHIFT        16

/* MOCA_PHY :: INST_PROBES_MEMi :: probes_val_i_0 [15:00] */
#define BCHP_MOCA_PHY_INST_PROBES_MEMi_probes_val_i_0_MASK         0x0000ffff
#define BCHP_MOCA_PHY_INST_PROBES_MEMi_probes_val_i_0_SHIFT        0


/***************************************************************************
 *INST_PROBI_BIAS_MEM%i - Probe I Bias Memory
 ***************************************************************************/
#define BCHP_MOCA_PHY_INST_PROBI_BIAS_MEMi_ARRAY_BASE              0x00288800
#define BCHP_MOCA_PHY_INST_PROBI_BIAS_MEMi_ARRAY_START             0
#define BCHP_MOCA_PHY_INST_PROBI_BIAS_MEMi_ARRAY_END               255
#define BCHP_MOCA_PHY_INST_PROBI_BIAS_MEMi_ARRAY_ELEMENT_SIZE      32

/***************************************************************************
 *INST_PROBI_BIAS_MEM%i - Probe I Bias Memory
 ***************************************************************************/
/* MOCA_PHY :: INST_PROBI_BIAS_MEMi :: probe_i_bais_i_1 [31:16] */
#define BCHP_MOCA_PHY_INST_PROBI_BIAS_MEMi_probe_i_bais_i_1_MASK   0xffff0000
#define BCHP_MOCA_PHY_INST_PROBI_BIAS_MEMi_probe_i_bais_i_1_SHIFT  16

/* MOCA_PHY :: INST_PROBI_BIAS_MEMi :: probe_i_bais_i_0 [15:00] */
#define BCHP_MOCA_PHY_INST_PROBI_BIAS_MEMi_probe_i_bais_i_0_MASK   0x0000ffff
#define BCHP_MOCA_PHY_INST_PROBI_BIAS_MEMi_probe_i_bais_i_0_SHIFT  0


/***************************************************************************
 *PROBES_STATUS - Probes Status
 ***************************************************************************/
/* MOCA_PHY :: PROBES_STATUS :: reserved0 [31:03] */
#define BCHP_MOCA_PHY_PROBES_STATUS_reserved0_MASK                 0xfffffff8
#define BCHP_MOCA_PHY_PROBES_STATUS_reserved0_SHIFT                3

/* MOCA_PHY :: PROBES_STATUS :: regs_stat [02:02] */
#define BCHP_MOCA_PHY_PROBES_STATUS_regs_stat_MASK                 0x00000004
#define BCHP_MOCA_PHY_PROBES_STATUS_regs_stat_SHIFT                2

/* MOCA_PHY :: PROBES_STATUS :: probes_status [01:00] */
#define BCHP_MOCA_PHY_PROBES_STATUS_probes_status_MASK             0x00000003
#define BCHP_MOCA_PHY_PROBES_STATUS_probes_status_SHIFT            0

#endif /* #ifndef BCHP_MOCA_PHY_H__ */

/* End of File */
