{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 19:43:23 2011 " "Info: Processing started: Wed Mar 23 19:43:23 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mux_4_1 -c mux_4_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mux_4_1 -c mux_4_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "s\[0\] f 7.983 ns Longest " "Info: Longest tpd from source pin \"s\[0\]\" to destination pin \"f\" is 7.983 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns s\[0\] 1 PIN PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; PIN Node = 's\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "../../mux_4_1.vhd" "" { Text "H:/MC613/mux_4_1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.213 ns) + CELL(0.544 ns) 3.783 ns componenteFig3:Componente\|f~0 2 COMB LCCOMB_X49_Y14_N0 1 " "Info: 2: + IC(2.213 ns) + CELL(0.544 ns) = 3.783 ns; Loc. = LCCOMB_X49_Y14_N0; Fanout = 1; COMB Node = 'componenteFig3:Componente\|f~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.757 ns" { s[0] componenteFig3:Componente|f~0 } "NODE_NAME" } } { "../../componenteFig3.vhd" "" { Text "H:/MC613/componenteFig3.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 4.254 ns componenteFig3:Componente\|f~1 3 COMB LCCOMB_X49_Y14_N18 1 " "Info: 3: + IC(0.293 ns) + CELL(0.178 ns) = 4.254 ns; Loc. = LCCOMB_X49_Y14_N18; Fanout = 1; COMB Node = 'componenteFig3:Componente\|f~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { componenteFig3:Componente|f~0 componenteFig3:Componente|f~1 } "NODE_NAME" } } { "../../componenteFig3.vhd" "" { Text "H:/MC613/componenteFig3.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(2.840 ns) 7.983 ns f 4 PIN PIN_R20 0 " "Info: 4: + IC(0.889 ns) + CELL(2.840 ns) = 7.983 ns; Loc. = PIN_R20; Fanout = 0; PIN Node = 'f'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.729 ns" { componenteFig3:Componente|f~1 f } "NODE_NAME" } } { "../../mux_4_1.vhd" "" { Text "H:/MC613/mux_4_1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.588 ns ( 57.47 % ) " "Info: Total cell delay = 4.588 ns ( 57.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.395 ns ( 42.53 % ) " "Info: Total interconnect delay = 3.395 ns ( 42.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.983 ns" { s[0] componenteFig3:Componente|f~0 componenteFig3:Componente|f~1 f } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.983 ns" { s[0] {} s[0]~combout {} componenteFig3:Componente|f~0 {} componenteFig3:Componente|f~1 {} f {} } { 0.000ns 0.000ns 2.213ns 0.293ns 0.889ns } { 0.000ns 1.026ns 0.544ns 0.178ns 2.840ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 19:43:24 2011 " "Info: Processing ended: Wed Mar 23 19:43:24 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
