-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity system_top_module3_fine_sync is
port (
    m2_search_buffer_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    m2_search_buffer_empty_n : IN STD_LOGIC;
    m2_search_buffer_read : OUT STD_LOGIC;
    m3_fineOffset_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    m3_fineOffset_full_n : IN STD_LOGIC;
    m3_fineOffset_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of system_top_module3_fine_sync is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal split_input_U0_ap_start : STD_LOGIC;
    signal split_input_U0_start_full_n : STD_LOGIC;
    signal split_input_U0_ap_done : STD_LOGIC;
    signal split_input_U0_ap_continue : STD_LOGIC;
    signal split_input_U0_ap_idle : STD_LOGIC;
    signal split_input_U0_ap_ready : STD_LOGIC;
    signal split_input_U0_m2_search_buffer_read : STD_LOGIC;
    signal split_input_U0_re_stream_din : STD_LOGIC_VECTOR (15 downto 0);
    signal split_input_U0_re_stream_write : STD_LOGIC;
    signal split_input_U0_re_stream_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal split_input_U0_re_stream_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal split_input_U0_im_stream_din : STD_LOGIC_VECTOR (15 downto 0);
    signal split_input_U0_im_stream_write : STD_LOGIC;
    signal split_input_U0_im_stream_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal split_input_U0_im_stream_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal split_input_U0_sum_stream_din : STD_LOGIC_VECTOR (15 downto 0);
    signal split_input_U0_sum_stream_write : STD_LOGIC;
    signal split_input_U0_sum_stream_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal split_input_U0_sum_stream_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal split_input_U0_start_out : STD_LOGIC;
    signal split_input_U0_start_write : STD_LOGIC;
    signal run_1_U0_ap_start : STD_LOGIC;
    signal run_1_U0_ap_done : STD_LOGIC;
    signal run_1_U0_ap_idle : STD_LOGIC;
    signal run_1_U0_ap_ready : STD_LOGIC;
    signal run_1_U0_ap_continue : STD_LOGIC;
    signal run_1_U0_in_V_read : STD_LOGIC;
    signal run_1_U0_out_V_din : STD_LOGIC_VECTOR (39 downto 0);
    signal run_1_U0_out_V_write : STD_LOGIC;
    signal run_2_U0_ap_start : STD_LOGIC;
    signal run_2_U0_ap_done : STD_LOGIC;
    signal run_2_U0_ap_idle : STD_LOGIC;
    signal run_2_U0_ap_ready : STD_LOGIC;
    signal run_2_U0_ap_continue : STD_LOGIC;
    signal run_2_U0_in_V_read : STD_LOGIC;
    signal run_2_U0_out_V_din : STD_LOGIC_VECTOR (39 downto 0);
    signal run_2_U0_out_V_write : STD_LOGIC;
    signal run_U0_ap_start : STD_LOGIC;
    signal run_U0_ap_done : STD_LOGIC;
    signal run_U0_ap_idle : STD_LOGIC;
    signal run_U0_ap_ready : STD_LOGIC;
    signal run_U0_ap_continue : STD_LOGIC;
    signal run_U0_in_V_read : STD_LOGIC;
    signal run_U0_out_V_din : STD_LOGIC_VECTOR (39 downto 0);
    signal run_U0_out_V_write : STD_LOGIC;
    signal combine_and_peak_U0_ap_start : STD_LOGIC;
    signal combine_and_peak_U0_ap_done : STD_LOGIC;
    signal combine_and_peak_U0_ap_continue : STD_LOGIC;
    signal combine_and_peak_U0_ap_idle : STD_LOGIC;
    signal combine_and_peak_U0_ap_ready : STD_LOGIC;
    signal combine_and_peak_U0_re_out_read : STD_LOGIC;
    signal combine_and_peak_U0_im_out_read : STD_LOGIC;
    signal combine_and_peak_U0_sum_out_read : STD_LOGIC;
    signal combine_and_peak_U0_m3_fineOffset_din : STD_LOGIC_VECTOR (15 downto 0);
    signal combine_and_peak_U0_m3_fineOffset_write : STD_LOGIC;
    signal re_stream_full_n : STD_LOGIC;
    signal re_stream_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal re_stream_empty_n : STD_LOGIC;
    signal re_stream_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal re_stream_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal im_stream_full_n : STD_LOGIC;
    signal im_stream_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal im_stream_empty_n : STD_LOGIC;
    signal im_stream_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal im_stream_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal sum_stream_full_n : STD_LOGIC;
    signal sum_stream_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal sum_stream_empty_n : STD_LOGIC;
    signal sum_stream_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal sum_stream_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal re_out_full_n : STD_LOGIC;
    signal re_out_dout : STD_LOGIC_VECTOR (39 downto 0);
    signal re_out_empty_n : STD_LOGIC;
    signal re_out_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal re_out_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal im_out_full_n : STD_LOGIC;
    signal im_out_dout : STD_LOGIC_VECTOR (39 downto 0);
    signal im_out_empty_n : STD_LOGIC;
    signal im_out_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal im_out_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal sum_out_full_n : STD_LOGIC;
    signal sum_out_dout : STD_LOGIC_VECTOR (39 downto 0);
    signal sum_out_empty_n : STD_LOGIC;
    signal sum_out_num_data_valid : STD_LOGIC_VECTOR (2 downto 0);
    signal sum_out_fifo_cap : STD_LOGIC_VECTOR (2 downto 0);
    signal start_for_run_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_run_1_U0_full_n : STD_LOGIC;
    signal start_for_run_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_run_1_U0_empty_n : STD_LOGIC;
    signal start_for_run_2_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_run_2_U0_full_n : STD_LOGIC;
    signal start_for_run_2_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_run_2_U0_empty_n : STD_LOGIC;
    signal start_for_run_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_run_U0_full_n : STD_LOGIC;
    signal start_for_run_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_run_U0_empty_n : STD_LOGIC;
    signal start_for_combine_and_peak_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_combine_and_peak_U0_full_n : STD_LOGIC;
    signal start_for_combine_and_peak_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_combine_and_peak_U0_empty_n : STD_LOGIC;

    component system_top_split_input IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m2_search_buffer_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        m2_search_buffer_empty_n : IN STD_LOGIC;
        m2_search_buffer_read : OUT STD_LOGIC;
        m2_search_buffer_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        m2_search_buffer_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        re_stream_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        re_stream_full_n : IN STD_LOGIC;
        re_stream_write : OUT STD_LOGIC;
        re_stream_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        re_stream_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        im_stream_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        im_stream_full_n : IN STD_LOGIC;
        im_stream_write : OUT STD_LOGIC;
        im_stream_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        im_stream_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_stream_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        sum_stream_full_n : IN STD_LOGIC;
        sum_stream_write : OUT STD_LOGIC;
        sum_stream_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_stream_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC );
    end component;


    component system_top_run_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        in_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_empty_n : IN STD_LOGIC;
        in_V_read : OUT STD_LOGIC;
        out_V_din : OUT STD_LOGIC_VECTOR (39 downto 0);
        out_V_full_n : IN STD_LOGIC;
        out_V_write : OUT STD_LOGIC );
    end component;


    component system_top_run_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        in_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_empty_n : IN STD_LOGIC;
        in_V_read : OUT STD_LOGIC;
        out_V_din : OUT STD_LOGIC_VECTOR (39 downto 0);
        out_V_full_n : IN STD_LOGIC;
        out_V_write : OUT STD_LOGIC );
    end component;


    component system_top_run IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        in_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_empty_n : IN STD_LOGIC;
        in_V_read : OUT STD_LOGIC;
        out_V_din : OUT STD_LOGIC_VECTOR (39 downto 0);
        out_V_full_n : IN STD_LOGIC;
        out_V_write : OUT STD_LOGIC );
    end component;


    component system_top_combine_and_peak IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        re_out_dout : IN STD_LOGIC_VECTOR (39 downto 0);
        re_out_empty_n : IN STD_LOGIC;
        re_out_read : OUT STD_LOGIC;
        re_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        re_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        im_out_dout : IN STD_LOGIC_VECTOR (39 downto 0);
        im_out_empty_n : IN STD_LOGIC;
        im_out_read : OUT STD_LOGIC;
        im_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        im_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        sum_out_dout : IN STD_LOGIC_VECTOR (39 downto 0);
        sum_out_empty_n : IN STD_LOGIC;
        sum_out_read : OUT STD_LOGIC;
        sum_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        sum_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        m3_fineOffset_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        m3_fineOffset_full_n : IN STD_LOGIC;
        m3_fineOffset_write : OUT STD_LOGIC;
        m3_fineOffset_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        m3_fineOffset_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component system_top_fifo_w16_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component system_top_fifo_w40_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (39 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (39 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (2 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component system_top_start_for_run_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component system_top_start_for_run_2_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component system_top_start_for_run_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component system_top_start_for_combine_and_peak_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    split_input_U0 : component system_top_split_input
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => split_input_U0_ap_start,
        start_full_n => split_input_U0_start_full_n,
        ap_done => split_input_U0_ap_done,
        ap_continue => split_input_U0_ap_continue,
        ap_idle => split_input_U0_ap_idle,
        ap_ready => split_input_U0_ap_ready,
        m2_search_buffer_dout => m2_search_buffer_dout,
        m2_search_buffer_empty_n => m2_search_buffer_empty_n,
        m2_search_buffer_read => split_input_U0_m2_search_buffer_read,
        m2_search_buffer_num_data_valid => ap_const_lv11_0,
        m2_search_buffer_fifo_cap => ap_const_lv11_0,
        re_stream_din => split_input_U0_re_stream_din,
        re_stream_full_n => re_stream_full_n,
        re_stream_write => split_input_U0_re_stream_write,
        re_stream_num_data_valid => split_input_U0_re_stream_num_data_valid,
        re_stream_fifo_cap => split_input_U0_re_stream_fifo_cap,
        im_stream_din => split_input_U0_im_stream_din,
        im_stream_full_n => im_stream_full_n,
        im_stream_write => split_input_U0_im_stream_write,
        im_stream_num_data_valid => split_input_U0_im_stream_num_data_valid,
        im_stream_fifo_cap => split_input_U0_im_stream_fifo_cap,
        sum_stream_din => split_input_U0_sum_stream_din,
        sum_stream_full_n => sum_stream_full_n,
        sum_stream_write => split_input_U0_sum_stream_write,
        sum_stream_num_data_valid => split_input_U0_sum_stream_num_data_valid,
        sum_stream_fifo_cap => split_input_U0_sum_stream_fifo_cap,
        start_out => split_input_U0_start_out,
        start_write => split_input_U0_start_write);

    run_1_U0 : component system_top_run_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_ce => ap_const_logic_1,
        ap_start => run_1_U0_ap_start,
        ap_done => run_1_U0_ap_done,
        ap_idle => run_1_U0_ap_idle,
        ap_ready => run_1_U0_ap_ready,
        ap_continue => run_1_U0_ap_continue,
        in_V_dout => re_stream_dout,
        in_V_empty_n => re_stream_empty_n,
        in_V_read => run_1_U0_in_V_read,
        out_V_din => run_1_U0_out_V_din,
        out_V_full_n => re_out_full_n,
        out_V_write => run_1_U0_out_V_write);

    run_2_U0 : component system_top_run_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_ce => ap_const_logic_1,
        ap_start => run_2_U0_ap_start,
        ap_done => run_2_U0_ap_done,
        ap_idle => run_2_U0_ap_idle,
        ap_ready => run_2_U0_ap_ready,
        ap_continue => run_2_U0_ap_continue,
        in_V_dout => im_stream_dout,
        in_V_empty_n => im_stream_empty_n,
        in_V_read => run_2_U0_in_V_read,
        out_V_din => run_2_U0_out_V_din,
        out_V_full_n => im_out_full_n,
        out_V_write => run_2_U0_out_V_write);

    run_U0 : component system_top_run
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_ce => ap_const_logic_1,
        ap_start => run_U0_ap_start,
        ap_done => run_U0_ap_done,
        ap_idle => run_U0_ap_idle,
        ap_ready => run_U0_ap_ready,
        ap_continue => run_U0_ap_continue,
        in_V_dout => sum_stream_dout,
        in_V_empty_n => sum_stream_empty_n,
        in_V_read => run_U0_in_V_read,
        out_V_din => run_U0_out_V_din,
        out_V_full_n => sum_out_full_n,
        out_V_write => run_U0_out_V_write);

    combine_and_peak_U0 : component system_top_combine_and_peak
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => combine_and_peak_U0_ap_start,
        ap_done => combine_and_peak_U0_ap_done,
        ap_continue => combine_and_peak_U0_ap_continue,
        ap_idle => combine_and_peak_U0_ap_idle,
        ap_ready => combine_and_peak_U0_ap_ready,
        re_out_dout => re_out_dout,
        re_out_empty_n => re_out_empty_n,
        re_out_read => combine_and_peak_U0_re_out_read,
        re_out_num_data_valid => re_out_num_data_valid,
        re_out_fifo_cap => re_out_fifo_cap,
        im_out_dout => im_out_dout,
        im_out_empty_n => im_out_empty_n,
        im_out_read => combine_and_peak_U0_im_out_read,
        im_out_num_data_valid => im_out_num_data_valid,
        im_out_fifo_cap => im_out_fifo_cap,
        sum_out_dout => sum_out_dout,
        sum_out_empty_n => sum_out_empty_n,
        sum_out_read => combine_and_peak_U0_sum_out_read,
        sum_out_num_data_valid => sum_out_num_data_valid,
        sum_out_fifo_cap => sum_out_fifo_cap,
        m3_fineOffset_din => combine_and_peak_U0_m3_fineOffset_din,
        m3_fineOffset_full_n => m3_fineOffset_full_n,
        m3_fineOffset_write => combine_and_peak_U0_m3_fineOffset_write,
        m3_fineOffset_num_data_valid => ap_const_lv3_0,
        m3_fineOffset_fifo_cap => ap_const_lv3_0);

    re_stream_U : component system_top_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_input_U0_re_stream_din,
        if_full_n => re_stream_full_n,
        if_write => split_input_U0_re_stream_write,
        if_dout => re_stream_dout,
        if_empty_n => re_stream_empty_n,
        if_read => run_1_U0_in_V_read,
        if_num_data_valid => re_stream_num_data_valid,
        if_fifo_cap => re_stream_fifo_cap);

    im_stream_U : component system_top_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_input_U0_im_stream_din,
        if_full_n => im_stream_full_n,
        if_write => split_input_U0_im_stream_write,
        if_dout => im_stream_dout,
        if_empty_n => im_stream_empty_n,
        if_read => run_2_U0_in_V_read,
        if_num_data_valid => im_stream_num_data_valid,
        if_fifo_cap => im_stream_fifo_cap);

    sum_stream_U : component system_top_fifo_w16_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => split_input_U0_sum_stream_din,
        if_full_n => sum_stream_full_n,
        if_write => split_input_U0_sum_stream_write,
        if_dout => sum_stream_dout,
        if_empty_n => sum_stream_empty_n,
        if_read => run_U0_in_V_read,
        if_num_data_valid => sum_stream_num_data_valid,
        if_fifo_cap => sum_stream_fifo_cap);

    re_out_U : component system_top_fifo_w40_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_1_U0_out_V_din,
        if_full_n => re_out_full_n,
        if_write => run_1_U0_out_V_write,
        if_dout => re_out_dout,
        if_empty_n => re_out_empty_n,
        if_read => combine_and_peak_U0_re_out_read,
        if_num_data_valid => re_out_num_data_valid,
        if_fifo_cap => re_out_fifo_cap);

    im_out_U : component system_top_fifo_w40_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_2_U0_out_V_din,
        if_full_n => im_out_full_n,
        if_write => run_2_U0_out_V_write,
        if_dout => im_out_dout,
        if_empty_n => im_out_empty_n,
        if_read => combine_and_peak_U0_im_out_read,
        if_num_data_valid => im_out_num_data_valid,
        if_fifo_cap => im_out_fifo_cap);

    sum_out_U : component system_top_fifo_w40_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => run_U0_out_V_din,
        if_full_n => sum_out_full_n,
        if_write => run_U0_out_V_write,
        if_dout => sum_out_dout,
        if_empty_n => sum_out_empty_n,
        if_read => combine_and_peak_U0_sum_out_read,
        if_num_data_valid => sum_out_num_data_valid,
        if_fifo_cap => sum_out_fifo_cap);

    start_for_run_1_U0_U : component system_top_start_for_run_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_run_1_U0_din,
        if_full_n => start_for_run_1_U0_full_n,
        if_write => split_input_U0_start_write,
        if_dout => start_for_run_1_U0_dout,
        if_empty_n => start_for_run_1_U0_empty_n,
        if_read => run_1_U0_ap_ready);

    start_for_run_2_U0_U : component system_top_start_for_run_2_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_run_2_U0_din,
        if_full_n => start_for_run_2_U0_full_n,
        if_write => split_input_U0_start_write,
        if_dout => start_for_run_2_U0_dout,
        if_empty_n => start_for_run_2_U0_empty_n,
        if_read => run_2_U0_ap_ready);

    start_for_run_U0_U : component system_top_start_for_run_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_run_U0_din,
        if_full_n => start_for_run_U0_full_n,
        if_write => split_input_U0_start_write,
        if_dout => start_for_run_U0_dout,
        if_empty_n => start_for_run_U0_empty_n,
        if_read => run_U0_ap_ready);

    start_for_combine_and_peak_U0_U : component system_top_start_for_combine_and_peak_U0
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_combine_and_peak_U0_din,
        if_full_n => start_for_combine_and_peak_U0_full_n,
        if_write => split_input_U0_start_write,
        if_dout => start_for_combine_and_peak_U0_dout,
        if_empty_n => start_for_combine_and_peak_U0_empty_n,
        if_read => combine_and_peak_U0_ap_ready);




    ap_done <= combine_and_peak_U0_ap_done;
    ap_idle <= (split_input_U0_ap_idle and run_U0_ap_idle and run_2_U0_ap_idle and run_1_U0_ap_idle and combine_and_peak_U0_ap_idle);
    ap_ready <= split_input_U0_ap_ready;
    combine_and_peak_U0_ap_continue <= ap_continue;
    combine_and_peak_U0_ap_start <= start_for_combine_and_peak_U0_empty_n;
    m2_search_buffer_read <= split_input_U0_m2_search_buffer_read;
    m3_fineOffset_din <= combine_and_peak_U0_m3_fineOffset_din;
    m3_fineOffset_write <= combine_and_peak_U0_m3_fineOffset_write;
    run_1_U0_ap_continue <= ap_const_logic_1;
    run_1_U0_ap_start <= start_for_run_1_U0_empty_n;
    run_2_U0_ap_continue <= ap_const_logic_1;
    run_2_U0_ap_start <= start_for_run_2_U0_empty_n;
    run_U0_ap_continue <= ap_const_logic_1;
    run_U0_ap_start <= start_for_run_U0_empty_n;
    split_input_U0_ap_continue <= ap_const_logic_1;
    split_input_U0_ap_start <= ap_start;
    split_input_U0_im_stream_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(im_stream_fifo_cap),3))),32));
    split_input_U0_im_stream_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(im_stream_num_data_valid),3))),32));
    split_input_U0_re_stream_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(re_stream_fifo_cap),3))),32));
    split_input_U0_re_stream_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(re_stream_num_data_valid),3))),32));
    split_input_U0_start_full_n <= (start_for_run_U0_full_n and start_for_run_2_U0_full_n and start_for_run_1_U0_full_n and start_for_combine_and_peak_U0_full_n);
    split_input_U0_sum_stream_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_stream_fifo_cap),3))),32));
    split_input_U0_sum_stream_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_stream_num_data_valid),3))),32));
    start_for_combine_and_peak_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_run_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_run_2_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_run_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
