\hypertarget{group___u_s_a_r_t___interrupt__definition}{}\section{U\+S\+A\+RT Interrupts Definition}
\label{group___u_s_a_r_t___interrupt__definition}\index{U\+S\+A\+R\+T Interrupts Definition@{U\+S\+A\+R\+T Interrupts Definition}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_gae607c28a462c224c575b7541dc4f7067}{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE}~((uint16\+\_\+t)0x0028\+U)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_gab18d0fe889204a4c34f6d5817fb5147d}{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE}~((uint16\+\_\+t)0x0727\+U)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_ga748e86162cc110513330079982821c39}{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC}~((uint16\+\_\+t)0x0626\+U)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_gacdd49b93072655a21a63a35e6431f8ae}{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE}~((uint16\+\_\+t)0x0525\+U)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_ga5d85aab24b7b2dfddb61ba2a49fa6185}{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE}~((uint16\+\_\+t)0x0424\+U)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_ga631e83efd4c4789128d80a9539faf78a}{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR}~((uint16\+\_\+t)0x0060\+U)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_ga8b7d40e02a81be787fbb325bbe6dfbeb}{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+O\+RE}~((uint16\+\_\+t)0x0300\+U)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_gad5de042f579b50f1e8643009176486b3}{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+NE}~((uint16\+\_\+t)0x0200\+U)
\item 
\#define \hyperlink{group___u_s_a_r_t___interrupt__definition_ga9af8790f78f6cb1591506c57d0cc0fb3}{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+FE}~((uint16\+\_\+t)0x0100\+U)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Elements values convention\+: 0000\+Z\+Z\+Z\+Z0\+X\+X\+Y\+Y\+Y\+Y\+Yb
\begin{DoxyItemize}
\item Y\+Y\+Y\+YY \+: Interrupt source position in the XX register (5bits)
\item XX \+: Interrupt source register (2bits)
\begin{DoxyItemize}
\item 01\+: C\+R1 register
\item 10\+: C\+R2 register
\item 11\+: C\+R3 register
\end{DoxyItemize}
\item Z\+Z\+ZZ \+: Flag position in the I\+SR register(4bits) 
\end{DoxyItemize}

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_s_a_r_t___interrupt__definition_ga631e83efd4c4789128d80a9539faf78a}\label{group___u_s_a_r_t___interrupt__definition_ga631e83efd4c4789128d80a9539faf78a}} 
\index{U\+S\+A\+R\+T Interrupts Definition@{U\+S\+A\+R\+T Interrupts Definition}!U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR@{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR}}
\index{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR@{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR}!U\+S\+A\+R\+T Interrupts Definition@{U\+S\+A\+R\+T Interrupts Definition}}
\subsubsection{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR}{USART\_IT\_ERR}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+E\+RR~((uint16\+\_\+t)0x0060\+U)}

U\+S\+A\+RT error interruption \mbox{\Hypertarget{group___u_s_a_r_t___interrupt__definition_ga9af8790f78f6cb1591506c57d0cc0fb3}\label{group___u_s_a_r_t___interrupt__definition_ga9af8790f78f6cb1591506c57d0cc0fb3}} 
\index{U\+S\+A\+R\+T Interrupts Definition@{U\+S\+A\+R\+T Interrupts Definition}!U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+FE@{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+FE}}
\index{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+FE@{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+FE}!U\+S\+A\+R\+T Interrupts Definition@{U\+S\+A\+R\+T Interrupts Definition}}
\subsubsection{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+FE}{USART\_IT\_FE}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+FE~((uint16\+\_\+t)0x0100\+U)}

U\+S\+A\+RT frame error interruption \mbox{\Hypertarget{group___u_s_a_r_t___interrupt__definition_ga5d85aab24b7b2dfddb61ba2a49fa6185}\label{group___u_s_a_r_t___interrupt__definition_ga5d85aab24b7b2dfddb61ba2a49fa6185}} 
\index{U\+S\+A\+R\+T Interrupts Definition@{U\+S\+A\+R\+T Interrupts Definition}!U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE@{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE}}
\index{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE@{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE}!U\+S\+A\+R\+T Interrupts Definition@{U\+S\+A\+R\+T Interrupts Definition}}
\subsubsection{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE}{USART\_IT\_IDLE}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+I\+D\+LE~((uint16\+\_\+t)0x0424\+U)}

U\+S\+A\+RT idle interruption \mbox{\Hypertarget{group___u_s_a_r_t___interrupt__definition_gad5de042f579b50f1e8643009176486b3}\label{group___u_s_a_r_t___interrupt__definition_gad5de042f579b50f1e8643009176486b3}} 
\index{U\+S\+A\+R\+T Interrupts Definition@{U\+S\+A\+R\+T Interrupts Definition}!U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+NE@{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+NE}}
\index{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+NE@{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+NE}!U\+S\+A\+R\+T Interrupts Definition@{U\+S\+A\+R\+T Interrupts Definition}}
\subsubsection{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+NE}{USART\_IT\_NE}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+NE~((uint16\+\_\+t)0x0200\+U)}

U\+S\+A\+RT noise error interruption \mbox{\Hypertarget{group___u_s_a_r_t___interrupt__definition_ga8b7d40e02a81be787fbb325bbe6dfbeb}\label{group___u_s_a_r_t___interrupt__definition_ga8b7d40e02a81be787fbb325bbe6dfbeb}} 
\index{U\+S\+A\+R\+T Interrupts Definition@{U\+S\+A\+R\+T Interrupts Definition}!U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+O\+RE@{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+O\+RE}}
\index{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+O\+RE@{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+O\+RE}!U\+S\+A\+R\+T Interrupts Definition@{U\+S\+A\+R\+T Interrupts Definition}}
\subsubsection{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+O\+RE}{USART\_IT\_ORE}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+O\+RE~((uint16\+\_\+t)0x0300\+U)}

U\+S\+A\+RT overrun error interruption \mbox{\Hypertarget{group___u_s_a_r_t___interrupt__definition_gae607c28a462c224c575b7541dc4f7067}\label{group___u_s_a_r_t___interrupt__definition_gae607c28a462c224c575b7541dc4f7067}} 
\index{U\+S\+A\+R\+T Interrupts Definition@{U\+S\+A\+R\+T Interrupts Definition}!U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE@{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE}}
\index{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE@{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE}!U\+S\+A\+R\+T Interrupts Definition@{U\+S\+A\+R\+T Interrupts Definition}}
\subsubsection{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE}{USART\_IT\_PE}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+PE~((uint16\+\_\+t)0x0028\+U)}

U\+S\+A\+RT parity error interruption \mbox{\Hypertarget{group___u_s_a_r_t___interrupt__definition_gacdd49b93072655a21a63a35e6431f8ae}\label{group___u_s_a_r_t___interrupt__definition_gacdd49b93072655a21a63a35e6431f8ae}} 
\index{U\+S\+A\+R\+T Interrupts Definition@{U\+S\+A\+R\+T Interrupts Definition}!U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE@{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE}}
\index{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE@{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE}!U\+S\+A\+R\+T Interrupts Definition@{U\+S\+A\+R\+T Interrupts Definition}}
\subsubsection{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE}{USART\_IT\_RXNE}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+R\+X\+NE~((uint16\+\_\+t)0x0525\+U)}

U\+S\+A\+RT read data register not empty interruption \mbox{\Hypertarget{group___u_s_a_r_t___interrupt__definition_ga748e86162cc110513330079982821c39}\label{group___u_s_a_r_t___interrupt__definition_ga748e86162cc110513330079982821c39}} 
\index{U\+S\+A\+R\+T Interrupts Definition@{U\+S\+A\+R\+T Interrupts Definition}!U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC@{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC}}
\index{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC@{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC}!U\+S\+A\+R\+T Interrupts Definition@{U\+S\+A\+R\+T Interrupts Definition}}
\subsubsection{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC}{USART\_IT\_TC}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+TC~((uint16\+\_\+t)0x0626\+U)}

U\+S\+A\+RT transmission complete interruption \mbox{\Hypertarget{group___u_s_a_r_t___interrupt__definition_gab18d0fe889204a4c34f6d5817fb5147d}\label{group___u_s_a_r_t___interrupt__definition_gab18d0fe889204a4c34f6d5817fb5147d}} 
\index{U\+S\+A\+R\+T Interrupts Definition@{U\+S\+A\+R\+T Interrupts Definition}!U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE@{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE}}
\index{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE@{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE}!U\+S\+A\+R\+T Interrupts Definition@{U\+S\+A\+R\+T Interrupts Definition}}
\subsubsection{\texorpdfstring{U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE}{USART\_IT\_TXE}}
{\footnotesize\ttfamily \#define U\+S\+A\+R\+T\+\_\+\+I\+T\+\_\+\+T\+XE~((uint16\+\_\+t)0x0727\+U)}

U\+S\+A\+RT transmit data register empty interruption 