// Seed: 373339213
module module_0 ();
  reg id_1;
  supply0 id_2;
  initial begin : LABEL_0
    id_1 <= id_1 < id_2;
  end
  always @(id_2)
    $display(
        1, id_2, 1'h0 == 1, id_1 ^ id_1, .id_3(1), 1 | {id_2 == 1, 1'b0 == 1}, id_2++
    );
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input wor id_2
    , id_6,
    input supply0 id_3,
    output wand id_4
);
  assign id_4 = 1;
  assign id_4 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_7;
  integer id_8;
endmodule
