

================================================================
== Vitis HLS Report for 'mult_hw'
================================================================
* Date:           Wed Nov 13 12:41:22 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matmul
* Solution:       lab1sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      392|      392|  3.920 us|  3.920 us|  393|  393|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_108  |mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2  |       42|       42|  0.420 us|  0.420 us|   42|   42|       no|
        |grp_mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_119  |mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4  |       74|       74|  0.740 us|  0.740 us|   74|   74|       no|
        |grp_mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6_fu_128  |mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6  |      133|      133|  1.330 us|  1.330 us|  133|  133|       no|
        |grp_mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9_fu_135  |mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9  |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     2|     1735|     2841|    0|
|Memory               |        0|     -|       48|       83|    0|
|Multiplexer          |        -|     -|        -|      369|    -|
|Register             |        -|     -|      211|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|     1994|     3293|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                              |control_s_axi                                     |        0|   0|  240|   424|    0|
    |gmem_m_axi_U                                                 |gmem_m_axi                                        |        0|   0|  764|  1118|    0|
    |grp_mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_108  |mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2  |        0|   0|  263|   403|    0|
    |grp_mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_119  |mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4  |        0|   0|  266|   408|    0|
    |grp_mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6_fu_128  |mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6  |        0|   2|  161|   320|    0|
    |grp_mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9_fu_135  |mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9  |        0|   0|   41|   168|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                        |                                                  |        0|   2| 1735|  2841|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |A_V_U  |A_V_RAM_1WNR_AUTO_1R1W  |        0|   8|   9|    0|    32|    8|     1|          256|
    |B_V_U  |B_V_RAM_1WNR_AUTO_1R1W  |        0|   8|   9|    0|    64|    8|     1|          512|
    |C_V_U  |C_V_RAM_AUTO_1R1W       |        0|  32|  65|    0|   128|   18|     1|         2304|
    +-------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                        |        0|  48|  83|    0|   224|   34|     3|         3072|
    +-------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |A_V_address0   |  14|          3|    5|         15|
    |A_V_ce0        |  14|          3|    1|          3|
    |A_V_ce1        |   9|          2|    1|          2|
    |A_V_ce2        |   9|          2|    1|          2|
    |A_V_ce3        |   9|          2|    1|          2|
    |A_V_we0        |   9|          2|    1|          2|
    |B_V_address0   |  14|          3|    6|         18|
    |B_V_ce0        |  14|          3|    1|          3|
    |B_V_ce1        |   9|          2|    1|          2|
    |B_V_ce2        |   9|          2|    1|          2|
    |B_V_ce3        |   9|          2|    1|          2|
    |B_V_we0        |   9|          2|    1|          2|
    |C_V_address0   |  14|          3|    7|         21|
    |C_V_ce0        |  14|          3|    1|          3|
    |C_V_we0        |   9|          2|    1|          2|
    |ap_NS_fsm      |  65|         14|    1|         14|
    |gmem_ARADDR    |  14|          3|   64|        192|
    |gmem_ARLEN     |  14|          3|   32|         96|
    |gmem_ARVALID   |  14|          3|    1|          3|
    |gmem_AWADDR    |  14|          3|   64|        192|
    |gmem_AWLEN     |  14|          3|   32|         96|
    |gmem_AWVALID   |  14|          3|    1|          3|
    |gmem_BREADY    |  14|          3|    1|          3|
    |gmem_RREADY    |  14|          3|    1|          3|
    |gmem_WVALID    |   9|          2|    1|          2|
    |gmem_blk_n_AW  |   9|          2|    1|          2|
    |gmem_blk_n_B   |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          | 369|         80|  230|        689|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |  13|   0|   13|          0|
    |grp_mult_hw_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_fu_108_ap_start_reg  |   1|   0|    1|          0|
    |grp_mult_hw_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_119_ap_start_reg  |   1|   0|    1|          0|
    |grp_mult_hw_Pipeline_VITIS_LOOP_31_5_VITIS_LOOP_32_6_fu_128_ap_start_reg  |   1|   0|    1|          0|
    |grp_mult_hw_Pipeline_VITIS_LOOP_42_8_VITIS_LOOP_43_9_fu_135_ap_start_reg  |   1|   0|    1|          0|
    |in1_read_reg_177                                                          |  64|   0|   64|          0|
    |in2_read_reg_172                                                          |  64|   0|   64|          0|
    |trunc_ln19_reg_182                                                        |   2|   0|    2|          0|
    |trunc_ln26_reg_187                                                        |   2|   0|    2|          0|
    |trunc_ln2_reg_192                                                         |  62|   0|   62|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     | 211|   0|  211|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       mult_hw|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       mult_hw|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|       mult_hw|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|       mult_hw|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|       mult_hw|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|       mult_hw|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

