##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for Clock_4
		4.5::Critical Path Report for Clock_5
		4.6::Critical Path Report for CyBUS_CLK
		4.7::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.7::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.8::Critical Path Report for (Clock_5:R vs. Clock_5:R)
		5.9::Critical Path Report for (Clock_4:R vs. Clock_4:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: Clock_1                  | Frequency: 32.71 MHz   | Target: 1.00 MHz   | 
Clock: Clock_1(fixed-function)  | N/A                    | Target: 1.00 MHz   | 
Clock: Clock_2                  | Frequency: 31.92 MHz   | Target: 0.10 MHz   | 
Clock: Clock_3                  | Frequency: 56.56 MHz   | Target: 1.00 MHz   | 
Clock: Clock_4                  | Frequency: 118.54 MHz  | Target: 0.00 MHz   | 
Clock: Clock_5                  | Frequency: 60.55 MHz   | Target: 0.05 MHz   | 
Clock: Clock_5(fixed-function)  | N/A                    | Target: 0.05 MHz   | 
Clock: CyBUS_CLK                | Frequency: 36.50 MHz   | Target: 24.00 MHz  | 
Clock: CyILO                    | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO                    | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK             | N/A                    | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                | N/A                    | Target: 24.00 MHz  | 
Clock: UART_1_IntClock          | Frequency: 52.88 MHz   | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1          Clock_1          1e+006           969431       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          1e+007           9968672      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3          Clock_3          1e+006           982318       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_4          Clock_4          1e+010           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
Clock_5          Clock_5          2e+007           19983486     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_2          41666.7          14266        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_3          41666.7          25379        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        UART_1_IntClock  41666.7          23953        N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  2.16667e+006     2147756      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                   Setup to Clk  Clock Name:Phase  
--------------------------  ------------  ----------------  
Count(0)_PAD                35757         Clock_2:R         
Echo_BACK(0)_PAD            26112         Clock_3:R         
Echo_FLEFT(0)_PAD           27481         Clock_3:R         
Echo_FRIGHT(0)_PAD          26903         Clock_3:R         
Echo_LEFT(0)_PAD            25953         Clock_3:R         
Echo_RIGHT(0)_PAD           28218         Clock_3:R         
IR_Sensor_LEFT(0)_PAD       16631         Clock_4:R         
IR_Sensor_RIGHT(0)_PAD      17397         Clock_4:R         
MOTOR_LEFT_PHASE_A(0)_PAD   18147         Clock_1:R         
MOTOR_LEFT_PHASE_B(0)_PAD   15868         Clock_1:R         
MOTOR_RIGHT_PHASE_A(0)_PAD  21918         Clock_1:R         
MOTOR_RIGHT_PHASE_B(0)_PAD  17450         Clock_1:R         
Trigger(0)_PAD              26501         Clock_3:R         


                       3.2::Clock to Out
                       -----------------

Port Name                 Clock to Out  Clock Name:Phase           
------------------------  ------------  -------------------------  
MOTOR_EN_LEFT(0)_PAD      19995         Clock_1(fixed-function):R  
MOTOR_EN_RIGHT(0)_PAD     20352         Clock_1(fixed-function):R  
MOTOR_GRIPPER(0)_PAD      24232         Clock_5:R                  
MOTOR_GRIPPER_ARM(0)_PAD  23385         Clock_5:R                  
MOTOR_LIFTER(0)_PAD       24902         Clock_5:R                  
MOTOR_TRUNK(0)_PAD        24549         Clock_5:R                  
Tx_1(0)_PAD               33711         UART_1_IntClock:R          


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 32.71 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 969431p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26339
-------------------------------------   ----- 
End-of-path arrival time (ps)           26339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/main_1                macrocell2      7786  11286  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  14636  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   6573  21209  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  26339  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  26339  969431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 31.92 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9968672p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27098
-------------------------------------   ----- 
End-of-path arrival time (ps)           27098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell5   1240   1240  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell6      0   1240  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell6   1210   2450  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell7      0   2450  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell7   1210   3660  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell8      0   3660  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell8   2270   5930  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_3                macrocell17     3477   9407  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350  12757  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   2612  15368  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  20498  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  20498  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  23798  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  23798  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  27098  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  27098  9968672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 56.56 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0
Path slack     : 982318p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14172
-------------------------------------   ----- 
End-of-path arrival time (ps)           14172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0          datapathcell14    760    760  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i         datapathcell15      0    760  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb     datapathcell15   2740   3500  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable_split\/main_10  macrocell136     4436   7936  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable_split\/q        macrocell136     3350  11286  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/main_4         macrocell111     2886  14172  982318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Clock_4
*************************************
Clock: Clock_4
Frequency: 118.54 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1131/q
Path End       : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999991564p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1131/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name                                           model name    delay     AT       slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_1131/q                                         macrocell117   1250   1250  9999991564  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/main_0  macrocell118   3676   4926  9999991564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0         macrocell118        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Clock_5
*************************************
Clock: Clock_5
Frequency: 60.55 MHz | Target: 0.05 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19983486p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16014
-------------------------------------   ----- 
End-of-path arrival time (ps)           16014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_2\/main_1          macrocell36      3480   6980  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_2\/q               macrocell36      3350  10330  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/status_2  statusicell11    5684  16014  19983486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/clock        statusicell11       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 36.50 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 14266p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23171
-------------------------------------   ----- 
End-of-path arrival time (ps)           23171
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     3429   5479  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   8829  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   2612  11441  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  16571  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  16571  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  19871  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  19871  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  23171  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  23171  14266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 52.88 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2147756p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13551
-------------------------------------   ----- 
End-of-path arrival time (ps)           13551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q            macrocell98   1250   1250  2147756  RISE       1
\UART_1:BUART:rx_counter_load\/main_2  macrocell26   6069   7319  2147756  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell26   3350  10669  2147756  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2882  13551  2147756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 25379p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12778
-------------------------------------   ----- 
End-of-path arrival time (ps)           12778
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1     controlcell6   2050   2050  25379  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_3    macrocell30    3209   5259  25379  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q         macrocell30    3350   8609  25379  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_3  macrocell109   4169  12778  25379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_1_IntClock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23953p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14244
-------------------------------------   ----- 
End-of-path arrival time (ps)           14244
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell12         2009   2009  23953  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell27      6019   8028  23953  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell27      3350  11378  23953  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell13   2866  14244  23953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 14266p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23171
-------------------------------------   ----- 
End-of-path arrival time (ps)           23171
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     3429   5479  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   8829  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   2612  11441  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  16571  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  16571  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  19871  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  19871  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  23171  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  23171  14266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 969431p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26339
-------------------------------------   ----- 
End-of-path arrival time (ps)           26339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/main_1                macrocell2      7786  11286  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  14636  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   6573  21209  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  26339  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  26339  969431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1


5.5::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0
Path slack     : 982318p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14172
-------------------------------------   ----- 
End-of-path arrival time (ps)           14172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                                model name      delay     AT   slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0          datapathcell14    760    760  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i         datapathcell15      0    760  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb     datapathcell15   2740   3500  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable_split\/main_10  macrocell136     4436   7936  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable_split\/q        macrocell136     3350  11286  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/main_4         macrocell111     2886  14172  982318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1


5.6::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2147756p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13551
-------------------------------------   ----- 
End-of-path arrival time (ps)           13551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q            macrocell98   1250   1250  2147756  RISE       1
\UART_1:BUART:rx_counter_load\/main_2  macrocell26   6069   7319  2147756  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell26   3350  10669  2147756  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2882  13551  2147756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1


5.7::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9968672p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27098
-------------------------------------   ----- 
End-of-path arrival time (ps)           27098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell5   1240   1240  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell6      0   1240  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell6   1210   2450  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell7      0   2450  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell7   1210   3660  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell8      0   3660  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell8   2270   5930  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_3                macrocell17     3477   9407  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350  12757  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   2612  15368  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  20498  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  20498  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  23798  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  23798  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  27098  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  27098  9968672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1


5.8::Critical Path Report for (Clock_5:R vs. Clock_5:R)
*******************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19983486p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16014
-------------------------------------   ----- 
End-of-path arrival time (ps)           16014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_2\/main_1          macrocell36      3480   6980  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_2\/q               macrocell36      3350  10330  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/status_2  statusicell11    5684  16014  19983486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/clock        statusicell11       0      0  RISE       1


5.9::Critical Path Report for (Clock_4:R vs. Clock_4:R)
*******************************************************

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1131/q
Path End       : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999991564p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1131/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name                                           model name    delay     AT       slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_1131/q                                         macrocell117   1250   1250  9999991564  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/main_0  macrocell118   3676   4926  9999991564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0         macrocell118        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 14266p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23171
-------------------------------------   ----- 
End-of-path arrival time (ps)           23171
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     3429   5479  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   8829  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   2612  11441  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  16571  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  16571  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  19871  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  19871  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3300  23171  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  23171  14266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 17566p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19871
-------------------------------------   ----- 
End-of-path arrival time (ps)           19871
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     3429   5479  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   8829  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   2612  11441  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  16571  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  16571  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3300  19871  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  19871  17566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock  datapathcell7       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 20866p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16571
-------------------------------------   ----- 
End-of-path arrival time (ps)           16571
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     3429   5479  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   8829  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   2612  11441  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   5130  16571  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  16571  20866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 22971p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12506
-------------------------------------   ----- 
End-of-path arrival time (ps)           12506
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     3429   5479  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   8829  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell7   3677  12506  22971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock  datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 22971p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12506
-------------------------------------   ----- 
End-of-path arrival time (ps)           12506
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     3429   5479  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   8829  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell8   3677  12506  22971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23953p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3470
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14244
-------------------------------------   ----- 
End-of-path arrival time (ps)           14244
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                                  model name      delay     AT  slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                iocell12         2009   2009  23953  RISE       1
\UART_1:BUART:rx_postpoll\/main_0         macrocell27      6019   8028  23953  RISE       1
\UART_1:BUART:rx_postpoll\/q              macrocell27      3350  11378  23953  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/route_si  datapathcell13   2866  14244  23953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 24036p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11441
-------------------------------------   ----- 
End-of-path arrival time (ps)           11441
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     3429   5479  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   8829  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   2612  11441  24036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 24037p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                     35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11440
-------------------------------------   ----- 
End-of-path arrival time (ps)           11440
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0             controlcell5    2050   2050  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/main_2                macrocell17     3429   5479  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:reload\/q                     macrocell17     3350   8829  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell6   2611  11440  24037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 25379p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12778
-------------------------------------   ----- 
End-of-path arrival time (ps)           12778
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1     controlcell6   2050   2050  25379  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_3    macrocell30    3209   5259  25379  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q         macrocell30    3350   8609  25379  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_3  macrocell109   4169  12778  25379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0
Path slack     : 25379p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12778
-------------------------------------   ----- 
End-of-path arrival time (ps)           12778
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1   controlcell6   2050   2050  25379  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_3  macrocell30    3209   5259  25379  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q       macrocell30    3350   8609  25379  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_3   macrocell110   4169  12778  25379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 26068p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11368
-------------------------------------   ----- 
End-of-path arrival time (ps)           11368
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5     2050   2050  14266  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_0   datapathcell9    4188   6238  26068  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/co_msb      datapathcell9    5130  11368  26068  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/ci          datapathcell10      0  11368  26068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell10      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0
Path slack     : 26316p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11841
-------------------------------------   ----- 
End-of-path arrival time (ps)           11841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_0       controlcell6   2050   2050  25680  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable_split\/main_4  macrocell136   3555   5605  26316  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable_split\/q       macrocell136   3350   8955  26316  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/main_4        macrocell111   2886  11841  26316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 26320p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11836
-------------------------------------   ----- 
End-of-path arrival time (ps)           11836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1     controlcell6   2050   2050  25379  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_3    macrocell30    3209   5259  25379  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q         macrocell30    3350   8609  25379  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_3  macrocell108   3228  11836  26320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 26693p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3130
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11844
-------------------------------------   ----- 
End-of-path arrival time (ps)           11844
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1     controlcell6     2050   2050  25379  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_3    macrocell30      3209   5259  25379  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q         macrocell30      3350   8609  25379  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell14   3235  11844  26693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26698p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3130
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11839
-------------------------------------   ----- 
End-of-path arrival time (ps)           11839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                             model name      delay     AT  slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1     controlcell6     2050   2050  25379  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/main_3    macrocell30      3209   5259  25379  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_fifo_load\/q         macrocell30      3350   8609  25379  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell15   3230  11839  26698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock          datapathcell15      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29364p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6243
-------------------------------------   ---- 
End-of-path arrival time (ps)           6243
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5     2050   2050  14266  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_0   datapathcell10   4193   6243  29364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell10      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29368p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6238
-------------------------------------   ---- 
End-of-path arrival time (ps)           6238
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5    2050   2050  14266  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_0   datapathcell9   4188   6238  29368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_1\/main_0
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 30128p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8028
-------------------------------------   ---- 
End-of-path arrival time (ps)           8028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell12       2009   2009  23953  RISE       1
\UART_1:BUART:pollcount_1\/main_0  macrocell102   6019   8028  30128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:pollcount_0\/main_0
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 30128p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8028
-------------------------------------   ---- 
End-of-path arrival time (ps)           8028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell12       2009   2009  23953  RISE       1
\UART_1:BUART:pollcount_0\/main_0  macrocell103   6019   8028  30128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_0\/main_0
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 30980p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7176
-------------------------------------   ---- 
End-of-path arrival time (ps)           7176
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell12      2009   2009  23953  RISE       1
\UART_1:BUART:rx_state_0\/main_0  macrocell96   5167   7176  30980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_status_3\/main_0
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 30980p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7176
-------------------------------------   ---- 
End-of-path arrival time (ps)           7176
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell12       2009   2009  23953  RISE       1
\UART_1:BUART:rx_status_3\/main_0  macrocell104   5167   7176  30980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_state_2\/main_0
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 31004p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                        iocell12      2009   2009  23953  RISE       1
\UART_1:BUART:rx_state_2\/main_0  macrocell99   5143   7152  31004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_1:BUART:rx_last\/main_0
Capture Clock  : \UART_1:BUART:rx_last\/clock_0
Path slack     : 31004p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_1_IntClock:R#2)   41667
- Setup time                                              -3510
-------------------------------------------------------   ----- 
End-of-path required time (ps)                            38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7152
-------------------------------------   ---- 
End-of-path arrival time (ps)           7152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell12            0      0  RISE       1

Data path
pin name                       model name    delay     AT  slack  edge  Fanout
-----------------------------  ------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                     iocell12       2009   2009  23953  RISE       1
\UART_1:BUART:rx_last\/main_0  macrocell105   5143   7152  31004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell105        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:run_mode\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:run_mode\/clock_0
Path slack     : 31075p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7082
-------------------------------------   ---- 
End-of-path arrival time (ps)           7082
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  25680  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/main_4       macrocell107   5032   7082  31075  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/clock_0               macrocell107        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:capture_last\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capture_last\/clock_0
Path slack     : 31087p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7070
-------------------------------------   ---- 
End-of-path arrival time (ps)           7070
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_0  controlcell6   2050   2050  25680  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/main_4   macrocell106   5020   7070  31087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/clock_0           macrocell106        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:run_mode\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:run_mode\/clock_0
Path slack     : 31790p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6366
-------------------------------------   ---- 
End-of-path arrival time (ps)           6366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1  controlcell6   2050   2050  25379  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/main_3       macrocell107   4316   6366  31790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/clock_0               macrocell107        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2
Path End       : \Timer_Ultrasonic:TimerUDB:run_mode\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:run_mode\/clock_0
Path slack     : 31793p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6364
-------------------------------------   ---- 
End-of-path arrival time (ps)           6364
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2  controlcell6   2050   2050  25381  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/main_2       macrocell107   4314   6364  31793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/clock_0               macrocell107        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:capture_last\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capture_last\/clock_0
Path slack     : 31800p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6357
-------------------------------------   ---- 
End-of-path arrival time (ps)           6357
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1  controlcell6   2050   2050  25379  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/main_3   macrocell106   4307   6357  31800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/clock_0           macrocell106        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2
Path End       : \Timer_Ultrasonic:TimerUDB:capture_last\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capture_last\/clock_0
Path slack     : 31803p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6354
-------------------------------------   ---- 
End-of-path arrival time (ps)           6354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2  controlcell6   2050   2050  25381  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/main_2   macrocell106   4304   6354  31803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capture_last\/clock_0           macrocell106        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:disable_run_i\/main_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0
Path slack     : 32068p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6088
-------------------------------------   ---- 
End-of-path arrival time (ps)           6088
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0      controlcell5   2050   2050  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/main_0  macrocell81    4038   6088  32068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0
Path slack     : 33774p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4383
-------------------------------------   ---- 
End-of-path arrival time (ps)           4383
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_1  controlcell6   2050   2050  25379  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/main_2   macrocell111   2333   4383  33774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2
Path End       : \Timer_Ultrasonic:TimerUDB:timer_enable\/main_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0
Path slack     : 33776p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_3:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4381
-------------------------------------   ---- 
End-of-path arrival time (ps)           4381
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/busclk               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Ultrasonic:Sync:ctrl_reg\/control_2  controlcell6   2050   2050  25381  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/main_1   macrocell111   2331   4381  33776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock
Path slack     : 36212p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  14266  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/reset      statusicell6   3405   5455  36212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 36338p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5328
-------------------------------------   ---- 
End-of-path arrival time (ps)           5328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0      controlcell5   2050   2050  14266  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/reset  statusicell5   3278   5328  36338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock     statusicell5        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 36338p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5328
-------------------------------------   ---- 
End-of-path arrival time (ps)           5328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  14266  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/ar_0       macrocell85    3278   5328  36338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:trig_disable\/ar_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0
Path slack     : 36338p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5328
-------------------------------------   ---- 
End-of-path arrival time (ps)           5328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  14266  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/ar_0         macrocell86    3278   5328  36338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0
Path End       : \PWM_Color_Sensor:PWMUDB:status_0\/ar_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:status_0\/clock_0
Path slack     : 36338p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_2:R#2)   41667
- Recovery time                                        0
------------------------------------------------   ----- 
End-of-path required time (ps)                     41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5328
-------------------------------------   ---- 
End-of-path arrival time (ps)           5328
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/busclk             controlcell5        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Color_Sensor:Sync:ctrl_reg\/control_0  controlcell5   2050   2050  14266  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/ar_0             macrocell88    3278   5328  36338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/clock_0                 macrocell88         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 969431p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26339
-------------------------------------   ----- 
End-of-path arrival time (ps)           26339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/main_1                macrocell2      7786  11286  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  14636  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   6573  21209  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell1   5130  26339  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell2      0  26339  969431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 971811p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23959
-------------------------------------   ----- 
End-of-path arrival time (ps)           23959
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q                                    macrocell76     1250   1250  971811  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/main_0                macrocell9      9653  10903  971811  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14253  971811  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   4577  18829  971811  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  23959  971811  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  23959  971811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 972727p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21213
-------------------------------------   ----- 
End-of-path arrival time (ps)           21213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/main_1                macrocell2      7786  11286  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  14636  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell2   6577  21213  972727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 972731p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21209
-------------------------------------   ----- 
End-of-path arrival time (ps)           21209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell1    760    760  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell2      0    760  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell2   2740   3500  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/main_1                macrocell2      7786  11286  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:reload\/q                     macrocell2      3350  14636  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell1   6573  21209  972731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 975111p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18829
-------------------------------------   ----- 
End-of-path arrival time (ps)           18829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q                                    macrocell76     1250   1250  971811  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/main_0                macrocell9      9653  10903  971811  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14253  971811  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   4577  18829  975111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 975111p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18829
-------------------------------------   ----- 
End-of-path arrival time (ps)           18829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q                                    macrocell76     1250   1250  971811  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/main_0                macrocell9      9653  10903  971811  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:reload\/q                     macrocell9      3350  14253  971811  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   4576  18829  975111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1203\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 976021p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17919
-------------------------------------   ----- 
End-of-path arrival time (ps)           17919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1203\/q                                    macrocell73     1250   1250  973261  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     3589   4839  973261  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   8189  973261  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   9729  17919  976021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1203\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 976561p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17379
-------------------------------------   ----- 
End-of-path arrival time (ps)           17379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1203\/q                                    macrocell73     1250   1250  973261  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/main_2          macrocell13     3589   4839  973261  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_enable\/q               macrocell13     3350   8189  973261  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   9189  17379  976561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_7
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 977995p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18495
-------------------------------------   ----- 
End-of-path arrival time (ps)           18495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q             macrocell76   1250   1250  971811  RISE       1
\QuadDec_LEFT:Net_1251_split\/main_1  macrocell1   10211  11461  977995  RISE       1
\QuadDec_LEFT:Net_1251_split\/q       macrocell1    3350  14811  977995  RISE       1
\QuadDec_LEFT:Net_1251\/main_7        macrocell66   3684  18495  977995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1203\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 978755p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15185
-------------------------------------   ----- 
End-of-path arrival time (ps)           15185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1203\/q                                    macrocell59     1250   1250  975999  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2530   3780  975999  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7130  975999  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell2   8055  15185  978755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1203\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 979299p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14641
-------------------------------------   ----- 
End-of-path arrival time (ps)           14641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1203\/q                                    macrocell59     1250   1250  975999  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\/main_2          macrocell6      2530   3780  975999  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_enable\/q               macrocell6      3350   7130  975999  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell1   7511  14641  979299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 981114p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18386
-------------------------------------   ----- 
End-of-path arrival time (ps)           18386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_3\/main_0            macrocell5      8631  12131  981114  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_3\/q                 macrocell5      3350  15481  981114  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell1    2905  18386  981114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 982354p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17146
-------------------------------------   ----- 
End-of-path arrival time (ps)           17146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  970710  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  970710  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  970710  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_2\/main_0            macrocell4      7495  10885  982354  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_2\/q                 macrocell4      3350  14235  982354  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell1    2912  17146  982354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 982552p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16948
-------------------------------------   ----- 
End-of-path arrival time (ps)           16948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  982552  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  982552  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  982552  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_0\/main_0             macrocell3      7061  10691  982552  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:status_0\/q                  macrocell3      3350  14041  982552  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell1    2908  16948  982552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_4
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 982793p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13697
-------------------------------------   ----- 
End-of-path arrival time (ps)           13697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q  macrocell77   1250   1250  978469  RISE       1
\QuadDec_LEFT:Net_1251\/main_4   macrocell66  12447  13697  982793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 983076p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12694
-------------------------------------   ----- 
End-of-path arrival time (ps)           12694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   4064   7564  983076  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell14   5130  12694  983076  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/ci         datapathcell15      0  12694  983076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock          datapathcell15      0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_5
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 983221p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13269
-------------------------------------   ----- 
End-of-path arrival time (ps)           13269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q  macrocell60   1250   1250  983221  RISE       1
\QuadDec_RIGHT:Net_1203_split\/main_2   macrocell71   6439   7689  983221  RISE       1
\QuadDec_RIGHT:Net_1203_split\/q        macrocell71   3350  11039  983221  RISE       1
\QuadDec_RIGHT:Net_1203\/main_5         macrocell59   2229  13269  983221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1275\/q
Path End       : \QuadDec_RIGHT:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:Stsreg\/clock
Path slack     : 983240p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16260
-------------------------------------   ----- 
End-of-path arrival time (ps)           16260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1275\/clock_0                           macrocell55         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1275\/q                macrocell55    1250   1250  983240  RISE       1
\QuadDec_RIGHT:Net_530\/main_0            macrocell7     6231   7481  983240  RISE       1
\QuadDec_RIGHT:Net_530\/q                 macrocell7     3350  10831  983240  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/status_0  statusicell2   5429  16260  983240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 983335p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13155
-------------------------------------   ----- 
End-of-path arrival time (ps)           13155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q               macrocell76   1250   1250  971811  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_0  macrocell79  11905  13155  983335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 983386p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16114
-------------------------------------   ----- 
End-of-path arrival time (ps)           16114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  972821  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  972821  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  972821  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_3\/main_0            macrocell12     6958  10458  983386  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_3\/q                 macrocell12     3350  13808  983386  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2306  16114  983386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_5
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 983468p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13022
-------------------------------------   ----- 
End-of-path arrival time (ps)           13022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q     macrocell79    1250   1250  980801  RISE       1
\QuadDec_LEFT:Net_1203_split\/main_6  macrocell137   5515   6765  983468  RISE       1
\QuadDec_LEFT:Net_1203_split\/q       macrocell137   3350  10115  983468  RISE       1
\QuadDec_LEFT:Net_1203\/main_5        macrocell73    2907  13022  983468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1251\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 983820p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10120
-------------------------------------   ----- 
End-of-path arrival time (ps)           10120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1251\/q                                    macrocell52     1250   1250  981061  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell2   8870  10120  983820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell2       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 983942p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12548
-------------------------------------   ----- 
End-of-path arrival time (ps)           12548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  970710  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  970710  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  970710  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell53     9158  12548  983942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:overflow_reg_i\/clock_0    macrocell53         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 984359p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12131
-------------------------------------   ----- 
End-of-path arrival time (ps)           12131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell54     8631  12131  984359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:underflow_reg_i\/clock_0   macrocell54         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1251\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 984361p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9579
-------------------------------------   ---- 
End-of-path arrival time (ps)           9579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT   slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1251\/q                                    macrocell52     1250   1250  981061  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell1   8329   9579  984361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_7
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 984922p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11568
-------------------------------------   ----- 
End-of-path arrival time (ps)           11568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q  macrocell60   1250   1250  983221  RISE       1
\QuadDec_RIGHT:Net_1251_split\/main_2   macrocell57   4678   5928  984922  RISE       1
\QuadDec_RIGHT:Net_1251_split\/q        macrocell57   3350   9278  984922  RISE       1
\QuadDec_RIGHT:Net_1251\/main_7         macrocell52   2291  11568  984922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock
Path slack     : 985570p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13930
-------------------------------------   ----- 
End-of-path arrival time (ps)           13930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:status_tc\/main_1         macrocell31      4764   8264  985570  RISE       1
\Timer_Ultrasonic:TimerUDB:status_tc\/q              macrocell31      3350  11614  985570  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_0   statusicell9     2315  13930  985570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 985694p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8246
-------------------------------------   ---- 
End-of-path arrival time (ps)           8246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell15   4746   8246  985694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock          datapathcell15      0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1275\/q
Path End       : \QuadDec_RIGHT:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:Stsreg\/clock
Path slack     : 985750p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13750
-------------------------------------   ----- 
End-of-path arrival time (ps)           13750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1275\/clock_0                           macrocell55         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1275\/q                macrocell55    1250   1250  983240  RISE       1
\QuadDec_RIGHT:Net_611\/main_0            macrocell8     6231   7481  985750  RISE       1
\QuadDec_RIGHT:Net_611\/q                 macrocell8     3350  10831  985750  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/status_1  statusicell2   2919  13750  985750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 985778p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10712
-------------------------------------   ----- 
End-of-path arrival time (ps)           10712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell1   1370   1370  982552  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell2      0   1370  982552  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell2   2260   3630  982552  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\/main_0          macrocell56     7082  10712  985778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell56         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 985800p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13700
-------------------------------------   ----- 
End-of-path arrival time (ps)           13700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  985800  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  985800  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  985800  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_0\/main_0             macrocell10     4395   8025  985800  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_0\/q                  macrocell10     3350  11375  985800  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    2324  13700  985800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_5
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 985844p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10646
-------------------------------------   ----- 
End-of-path arrival time (ps)           10646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q  macrocell78   1250   1250  978877  RISE       1
\QuadDec_LEFT:Net_1251\/main_5     macrocell66   9396  10646  985844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 986032p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10458
-------------------------------------   ----- 
End-of-path arrival time (ps)           10458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  972821  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  972821  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  972821  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell68     6958  10458  986032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:underflow_reg_i\/clock_0    macrocell68         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 986054p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13446
-------------------------------------   ----- 
End-of-path arrival time (ps)           13446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  974932  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  974932  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  974932  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_2\/main_0            macrocell11     4391   7781  986054  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:status_2\/q                 macrocell11     3350  11131  986054  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2315  13446  986054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_6
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 986313p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10177
-------------------------------------   ----- 
End-of-path arrival time (ps)           10177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q  macrocell79   1250   1250  980801  RISE       1
\QuadDec_LEFT:Net_1251\/main_6     macrocell66   8927  10177  986313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 986376p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7564
-------------------------------------   ---- 
End-of-path arrival time (ps)           7564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0         datapathcell14    760    760  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell15      0    760  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell15   2740   3500  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell14   4064   7564  986376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LEFT:Net_1275\/main_0
Capture Clock  : \QuadDec_LEFT:Net_1275\/clock_0
Path slack     : 986598p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9892
-------------------------------------   ---- 
End-of-path arrival time (ps)           9892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  972821  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  972821  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  972821  RISE       1
\QuadDec_LEFT:Net_1275\/main_0                             macrocell69     6392   9892  986598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1275\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1251\/q
Path End       : \QuadDec_LEFT:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:Stsreg\/clock
Path slack     : 986636p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12864
-------------------------------------   ----- 
End-of-path arrival time (ps)           12864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1251\/q                macrocell66    1250   1250  982807  RISE       1
\QuadDec_LEFT:Net_530\/main_1            macrocell14    5949   7199  986636  RISE       1
\QuadDec_LEFT:Net_530\/q                 macrocell14    3350  10549  986636  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/status_0  statusicell4   2315  12864  986636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1251\/q
Path End       : \QuadDec_LEFT:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:Stsreg\/clock
Path slack     : 986638p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12862
-------------------------------------   ----- 
End-of-path arrival time (ps)           12862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1251\/q                macrocell66    1250   1250  982807  RISE       1
\QuadDec_LEFT:Net_611\/main_1            macrocell15    5949   7199  986638  RISE       1
\QuadDec_LEFT:Net_611\/q                 macrocell15    3350  10549  986638  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/status_1  statusicell4   2313  12862  986638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 987263p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12237
-------------------------------------   ----- 
End-of-path arrival time (ps)           12237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell1    8737  12237  987263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_3
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 987291p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9199
-------------------------------------   ---- 
End-of-path arrival time (ps)           9199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q  macrocell75   1250   1250  980256  RISE       1
\QuadDec_LEFT:Net_1251\/main_3         macrocell66   7949   9199  987291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1251\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 987482p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6458
-------------------------------------   ---- 
End-of-path arrival time (ps)           6458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1251\/q                                    macrocell66     1250   1250  982807  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   5208   6458  987482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/clock    datapathcell4       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:Stsreg\/clock
Path slack     : 987489p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12011
-------------------------------------   ----- 
End-of-path arrival time (ps)           12011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q          macrocell77    1250   1250  978469  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/status_3  statusicell4  10761  12011  987489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_1
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 987632p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8858
-------------------------------------   ---- 
End-of-path arrival time (ps)           8858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q       macrocell76   1250   1250  971811  RISE       1
\QuadDec_LEFT:Net_1251\/main_1  macrocell66   7608   8858  987632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1251\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 988040p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5900
-------------------------------------   ---- 
End-of-path arrival time (ps)           5900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1251\/q                                    macrocell66     1250   1250  982807  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   4650   5900  988040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_2
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 988192p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8298
-------------------------------------   ---- 
End-of-path arrival time (ps)           8298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q  macrocell74   1250   1250  979550  RISE       1
\QuadDec_LEFT:Net_1251\/main_2         macrocell66   7048   8298  988192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_Ultrasonic:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0
Path slack     : 988226p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8264
-------------------------------------   ---- 
End-of-path arrival time (ps)           8264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                             model name      delay     AT   slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/z0       datapathcell14    760    760  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell15      0    760  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell15   2740   3500  982318  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/main_3      macrocell112     4764   8264  988226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0           macrocell112        0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_0
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 988266p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8224
-------------------------------------   ---- 
End-of-path arrival time (ps)           8224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q  macrocell60   1250   1250  983221  RISE       1
\QuadDec_RIGHT:Net_1203\/main_0         macrocell59   6974   8224  988266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 988266p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8224
-------------------------------------   ---- 
End-of-path arrival time (ps)           8224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q   macrocell60   1250   1250  983221  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_1  macrocell64   6974   8224  988266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 988269p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8221
-------------------------------------   ---- 
End-of-path arrival time (ps)           8221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q     macrocell79   1250   1250  980801  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_5  macrocell77   6971   8221  988269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 988269p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8221
-------------------------------------   ---- 
End-of-path arrival time (ps)           8221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q       macrocell79   1250   1250  980801  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_5  macrocell78   6971   8221  988269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_2
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 988328p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q  macrocell77   1250   1250  978469  RISE       1
\QuadDec_LEFT:Net_1203\/main_2   macrocell73   6912   8162  988328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 988328p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q         macrocell77   1250   1250  978469  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_3  macrocell79   6912   8162  988328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_1
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 988447p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8043
-------------------------------------   ---- 
End-of-path arrival time (ps)           8043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q  macrocell75   1250   1250  980256  RISE       1
\QuadDec_LEFT:Net_1203\/main_1         macrocell73   6793   8043  988447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 988447p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8043
-------------------------------------   ---- 
End-of-path arrival time (ps)           8043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q   macrocell75   1250   1250  980256  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_2  macrocell79   6793   8043  988447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 988461p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8029
-------------------------------------   ---- 
End-of-path arrival time (ps)           8029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q  macrocell75   1250   1250  980256  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_2   macrocell77   6779   8029  988461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 988461p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8029
-------------------------------------   ---- 
End-of-path arrival time (ps)           8029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q   macrocell75   1250   1250  980256  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_2  macrocell78   6779   8029  988461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 988465p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8025
-------------------------------------   ---- 
End-of-path arrival time (ps)           8025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  985800  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  985800  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  985800  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/main_0          macrocell70     4395   8025  988465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:prevCompare\/clock_0        macrocell70         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 988611p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10889
-------------------------------------   ----- 
End-of-path arrival time (ps)           10889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  972821  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  972821  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  972821  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    7389  10889  988611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_2
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 988706p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7784
-------------------------------------   ---- 
End-of-path arrival time (ps)           7784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q  macrocell63   1250   1250  983663  RISE       1
\QuadDec_RIGHT:Net_1203\/main_2   macrocell59   6534   7784  988706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 988706p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7784
-------------------------------------   ---- 
End-of-path arrival time (ps)           7784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q         macrocell63   1250   1250  983663  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_3  macrocell64   6534   7784  988706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 988709p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7781
-------------------------------------   ---- 
End-of-path arrival time (ps)           7781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  974932  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  974932  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  974932  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell67     4391   7781  988709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:overflow_reg_i\/clock_0     macrocell67         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_LEFT:Net_1275\/main_1
Capture Clock  : \QuadDec_LEFT:Net_1275\/clock_0
Path slack     : 988709p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7781
-------------------------------------   ---- 
End-of-path arrival time (ps)           7781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock    datapathcell3       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  974932  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  974932  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  974932  RISE       1
\QuadDec_LEFT:Net_1275\/main_1                             macrocell69     4391   7781  988709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1275\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_1
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 988850p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7640
-------------------------------------   ---- 
End-of-path arrival time (ps)           7640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q  macrocell61   1250   1250  983808  RISE       1
\QuadDec_RIGHT:Net_1203\/main_1         macrocell59   6390   7640  988850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 988850p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7640
-------------------------------------   ---- 
End-of-path arrival time (ps)           7640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q   macrocell61   1250   1250  983808  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_2  macrocell64   6390   7640  988850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:timer_enable\/q
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 988867p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5073
-------------------------------------   ---- 
End-of-path arrival time (ps)           5073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:timer_enable\/q             macrocell111     1250   1250  982991  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell14   3823   5073  988867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u0\/clock          datapathcell14      0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:timer_enable\/q
Path End       : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 988868p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5072
-------------------------------------   ---- 
End-of-path arrival time (ps)           5072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                               model name      delay     AT   slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:timer_enable\/q             macrocell111     1250   1250  982991  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell15   3822   5072  988868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sT16:timerdp:u1\/clock          datapathcell15      0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_RIGHT:Net_1275\/main_0
Capture Clock  : \QuadDec_RIGHT:Net_1275\/clock_0
Path slack     : 988978p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7512
-------------------------------------   ---- 
End-of-path arrival time (ps)           7512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell1    760    760  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell2      0    760  969431  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell2   2740   3500  969431  RISE       1
\QuadDec_RIGHT:Net_1275\/main_0                             macrocell55     4012   7512  988978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1275\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:Stsreg\/clock
Path slack     : 988994p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10506
-------------------------------------   ----- 
End-of-path arrival time (ps)           10506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q                macrocell76    1250   1250  971811  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/status_2  statusicell4   9256  10506  988994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:Stsreg\/clock                       statusicell4        0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_RIGHT:Net_1275\/main_1
Capture Clock  : \QuadDec_RIGHT:Net_1275\/clock_0
Path slack     : 989042p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell1       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT   slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell1    670    670  970710  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell2      0    670  970710  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell2   2720   3390  970710  RISE       1
\QuadDec_RIGHT:Net_1275\/main_1                             macrocell55     4058   7448  989042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1275\/clock_0                           macrocell55         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:Net_1260\/main_3
Capture Clock  : \QuadDec_LEFT:Net_1260\/clock_0
Path slack     : 989163p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7327
-------------------------------------   ---- 
End-of-path arrival time (ps)           7327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q  macrocell79   1250   1250  980801  RISE       1
\QuadDec_LEFT:Net_1260\/main_3     macrocell76   6077   7327  989163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 989205p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/clock_0          macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/q       macrocell43   1250   1250  989205  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/main_0  macrocell44   6035   7285  989205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/clock_0          macrocell44         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 989205p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/clock_0          macrocell43         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_0\/q  macrocell43   1250   1250  989205  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_0  macrocell61   6035   7285  989205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 989206p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7284
-------------------------------------   ---- 
End-of-path arrival time (ps)           7284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_filt\/q       macrocell75   1250   1250  980256  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/main_3  macrocell75   6034   7284  989206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:Net_1260\/main_2
Capture Clock  : \QuadDec_LEFT:Net_1260\/clock_0
Path slack     : 989267p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7223
-------------------------------------   ---- 
End-of-path arrival time (ps)           7223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q  macrocell78   1250   1250  978877  RISE       1
\QuadDec_LEFT:Net_1260\/main_2     macrocell76   5973   7223  989267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:run_mode\/q
Path End       : \Timer_Ultrasonic:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0
Path slack     : 989287p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7203
-------------------------------------   ---- 
End-of-path arrival time (ps)           7203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/clock_0               macrocell107        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:run_mode\/q           macrocell107   1250   1250  985141  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/main_2  macrocell112   5953   7203  989287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0           macrocell112        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_3
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 989322p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7168
-------------------------------------   ---- 
End-of-path arrival time (ps)           7168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q  macrocell78   1250   1250  978877  RISE       1
\QuadDec_LEFT:Net_1203\/main_3     macrocell73   5918   7168  989322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 989322p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7168
-------------------------------------   ---- 
End-of-path arrival time (ps)           7168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q       macrocell78   1250   1250  978877  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_4  macrocell79   5918   7168  989322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 989482p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10518
-------------------------------------   ----- 
End-of-path arrival time (ps)           10518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                              model name    delay     AT   slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q                             macrocell76    1250   1250  971811  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   9268  10518  989482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock       statusicell3        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_2
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 989597p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6893
-------------------------------------   ---- 
End-of-path arrival time (ps)           6893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q  macrocell60   1250   1250  983221  RISE       1
\QuadDec_RIGHT:Net_1251\/main_2         macrocell52   5643   6893  989597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 989597p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6893
-------------------------------------   ---- 
End-of-path arrival time (ps)           6893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q   macrocell60   1250   1250  983221  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_1  macrocell65   5643   6893  989597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_0
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 989841p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6649
-------------------------------------   ---- 
End-of-path arrival time (ps)           6649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q  macrocell74   1250   1250  979550  RISE       1
\QuadDec_LEFT:Net_1203\/main_0         macrocell73   5399   6649  989841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 989841p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6649
-------------------------------------   ---- 
End-of-path arrival time (ps)           6649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q   macrocell74   1250   1250  979550  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_1  macrocell79   5399   6649  989841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_3
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 989907p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q  macrocell61   1250   1250  983808  RISE       1
\QuadDec_RIGHT:Net_1251\/main_3         macrocell52   5333   6583  989907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 989907p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6583
-------------------------------------   ---- 
End-of-path arrival time (ps)           6583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q   macrocell61   1250   1250  983808  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_2  macrocell65   5333   6583  989907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 989915p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6575
-------------------------------------   ---- 
End-of-path arrival time (ps)           6575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q  macrocell61   1250   1250  983808  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_2   macrocell63   5325   6575  989915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_4
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 989992p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6498
-------------------------------------   ---- 
End-of-path arrival time (ps)           6498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q  macrocell65   1250   1250  984938  RISE       1
\QuadDec_RIGHT:Net_1203\/main_4     macrocell59   5248   6498  989992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 989992p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6498
-------------------------------------   ---- 
End-of-path arrival time (ps)           6498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q       macrocell65   1250   1250  984938  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_5  macrocell64   5248   6498  989992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:Net_1260\/main_2
Capture Clock  : \QuadDec_RIGHT:Net_1260\/clock_0
Path slack     : 990141p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q  macrocell64   1250   1250  985058  RISE       1
\QuadDec_RIGHT:Net_1260\/main_2     macrocell62   5099   6349  990141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 990141p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q     macrocell64   1250   1250  985058  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_4  macrocell63   5099   6349  990141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 990148p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6342
-------------------------------------   ---- 
End-of-path arrival time (ps)           6342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q  macrocell60   1250   1250  983221  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_1   macrocell63   5092   6342  990148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:Net_1260\/main_1
Capture Clock  : \QuadDec_RIGHT:Net_1260\/clock_0
Path slack     : 990175p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6315
-------------------------------------   ---- 
End-of-path arrival time (ps)           6315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q  macrocell63   1250   1250  983663  RISE       1
\QuadDec_RIGHT:Net_1260\/main_1   macrocell62   5065   6315  990175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 990175p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6315
-------------------------------------   ---- 
End-of-path arrival time (ps)           6315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q       macrocell63   1250   1250  983663  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_3  macrocell63   5065   6315  990175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:Stsreg\/clock
Path slack     : 990189p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9311
-------------------------------------   ---- 
End-of-path arrival time (ps)           9311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q          macrocell63    1250   1250  983663  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/status_3  statusicell2   8061   9311  990189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Ultrasonic:TimerUDB:run_mode\/main_8
Capture Clock  : \Timer_Ultrasonic:TimerUDB:run_mode\/clock_0
Path slack     : 990364p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6126
-------------------------------------   ---- 
End-of-path arrival time (ps)           6126
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  990364  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/main_8                     macrocell107   4916   6126  990364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:run_mode\/clock_0               macrocell107        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:Net_1260\/main_1
Capture Clock  : \QuadDec_LEFT:Net_1260\/clock_0
Path slack     : 990369p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6121
-------------------------------------   ---- 
End-of-path arrival time (ps)           6121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q  macrocell77   1250   1250  978469  RISE       1
\QuadDec_LEFT:Net_1260\/main_1   macrocell76   4871   6121  990369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 990377p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6113
-------------------------------------   ---- 
End-of-path arrival time (ps)           6113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q               macrocell62   1250   1250  975205  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_0  macrocell64   4863   6113  990377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:timer_enable\/q
Path End       : \Timer_Ultrasonic:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0
Path slack     : 990460p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6030
-------------------------------------   ---- 
End-of-path arrival time (ps)           6030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:timer_enable\/q       macrocell111   1250   1250  982991  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/main_1  macrocell112   4780   6030  990460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0           macrocell112        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 990518p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q       macrocell108   1250   1250  990518  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_4  macrocell109   4722   5972  990518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990518p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q    macrocell108   1250   1250  990518  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_4  macrocell110   4722   5972  990518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 990540p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5950
-------------------------------------   ---- 
End-of-path arrival time (ps)           5950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q       macrocell109   1250   1250  990540  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_5  macrocell108   4700   5950  990540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 990765p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5725
-------------------------------------   ---- 
End-of-path arrival time (ps)           5725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q             macrocell76   1250   1250  971811  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_0  macrocell77   4475   5725  990765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 990765p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5725
-------------------------------------   ---- 
End-of-path arrival time (ps)           5725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q               macrocell76   1250   1250  971811  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_0  macrocell78   4475   5725  990765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Net_1260\/main_0
Capture Clock  : \QuadDec_RIGHT:Net_1260\/clock_0
Path slack     : 990978p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q       macrocell62   1250   1250  975205  RISE       1
\QuadDec_RIGHT:Net_1260\/main_0  macrocell62   4262   5512  990978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 990978p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q             macrocell62   1250   1250  975205  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_0  macrocell63   4262   5512  990978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_4
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 990986p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5504
-------------------------------------   ---- 
End-of-path arrival time (ps)           5504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q  macrocell63   1250   1250  983663  RISE       1
\QuadDec_RIGHT:Net_1251\/main_4   macrocell52   4254   5504  990986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:error\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 990986p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5504
-------------------------------------   ---- 
End-of-path arrival time (ps)           5504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:error\/q         macrocell63   1250   1250  983663  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_3  macrocell65   4254   5504  990986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 990993p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5497
-------------------------------------   ---- 
End-of-path arrival time (ps)           5497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q  macrocell74   1250   1250  979550  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_1   macrocell77   4247   5497  990993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 990993p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5497
-------------------------------------   ---- 
End-of-path arrival time (ps)           5497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q   macrocell74   1250   1250  979550  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_1  macrocell78   4247   5497  990993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_Ultrasonic:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0
Path slack     : 991034p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5456
-------------------------------------   ---- 
End-of-path arrival time (ps)           5456
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  990364  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/main_3                 macrocell111   4246   5456  991034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:timer_enable\/clock_0           macrocell111        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1203\/q
Path End       : \QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 991086p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5404
-------------------------------------   ---- 
End-of-path arrival time (ps)           5404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1203\/q                              macrocell73   1250   1250  973261  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell72   4154   5404  991086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Cnt16:CounterUDB:count_stored_i\/clock_0     macrocell72         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_5
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 991144p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q  macrocell64   1250   1250  985058  RISE       1
\QuadDec_RIGHT:Net_1251\/main_5     macrocell52   4096   5346  991144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 991144p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5346
-------------------------------------   ---- 
End-of-path arrival time (ps)           5346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q       macrocell64   1250   1250  985058  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_4  macrocell65   4096   5346  991144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_1
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 991266p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q       macrocell62   1250   1250  975205  RISE       1
\QuadDec_RIGHT:Net_1251\/main_1  macrocell52   3974   5224  991266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 991266p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5224
-------------------------------------   ---- 
End-of-path arrival time (ps)           5224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q               macrocell62   1250   1250  975205  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_0  macrocell65   3974   5224  991266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991324p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  991324  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_1             macrocell108   3956   5166  991324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:Net_1203\/main_4
Capture Clock  : \QuadDec_LEFT:Net_1203\/clock_0
Path slack     : 991445p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q  macrocell79   1250   1250  980801  RISE       1
\QuadDec_LEFT:Net_1203\/main_4     macrocell73   3795   5045  991445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1203\/clock_0                            macrocell73         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_0\/clock_0
Path slack     : 991445p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_0\/q       macrocell79   1250   1250  980801  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/main_5  macrocell79   3795   5045  991445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_0\/clock_0                    macrocell79         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 991488p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q     macrocell78   1250   1250  978877  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_4  macrocell77   3752   5002  991488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:state_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 991488p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:state_1\/q       macrocell78   1250   1250  978877  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_4  macrocell78   3752   5002  991488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 991581p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/clock_0           macrocell49         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/q       macrocell49   1250   1250  991581  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/main_0  macrocell50   3659   4909  991581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/clock_0           macrocell50         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 991581p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/clock_0           macrocell49         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_delayed_0\/q  macrocell49   1250   1250  991581  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/main_0  macrocell75   3659   4909  991581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 991651p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  991651  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_2             macrocell108   3629   4839  991651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 991663p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_filt\/q       macrocell74   1250   1250  979550  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/main_3  macrocell74   3577   4827  991663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1260\/q
Path End       : \QuadDec_LEFT:Net_1260\/main_0
Capture Clock  : \QuadDec_LEFT:Net_1260\/clock_0
Path slack     : 991675p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1260\/q       macrocell76   1250   1250  971811  RISE       1
\QuadDec_LEFT:Net_1260\/main_0  macrocell76   3565   4815  991675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1260\/clock_0                            macrocell76         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1251\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_0
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 991822p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1251\/q       macrocell52   1250   1250  981061  RISE       1
\QuadDec_RIGHT:Net_1251\/main_0  macrocell52   3418   4668  991822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:Stsreg\/clock
Path slack     : 991904p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7596
-------------------------------------   ---- 
End-of-path arrival time (ps)           7596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q                macrocell62    1250   1250  975205  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/status_2  statusicell2   6346   7596  991904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:Stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992023p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  991324  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_1             macrocell109   3257   4467  992023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992023p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell7   1210   1210  991324  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_1                macrocell110   3257   4467  992023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:Net_1260\/main_3
Capture Clock  : \QuadDec_RIGHT:Net_1260\/clock_0
Path slack     : 992125p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q  macrocell65   1250   1250  984938  RISE       1
\QuadDec_RIGHT:Net_1260\/main_3     macrocell62   3115   4365  992125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_RIGHT:bQuadDec:error\/clock_0
Path slack     : 992125p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4365
-------------------------------------   ---- 
End-of-path arrival time (ps)           4365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q     macrocell65   1250   1250  984938  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/main_5  macrocell63   3115   4365  992125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:error\/clock_0                     macrocell63         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:Net_1251\/main_6
Capture Clock  : \QuadDec_RIGHT:Net_1251\/clock_0
Path slack     : 992130p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q  macrocell65   1250   1250  984938  RISE       1
\QuadDec_RIGHT:Net_1251\/main_6     macrocell52   3110   4360  992130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1251\/clock_0                           macrocell52         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_0\/clock_0
Path slack     : 992130p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_0\/q       macrocell65   1250   1250  984938  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/main_5  macrocell65   3110   4360  992130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_0\/clock_0                   macrocell65         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:Net_1251\/q
Path End       : \QuadDec_LEFT:Net_1251\/main_0
Capture Clock  : \QuadDec_LEFT:Net_1251\/clock_0
Path slack     : 992266p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4224
-------------------------------------   ---- 
End-of-path arrival time (ps)           4224
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:Net_1251\/q       macrocell66   1250   1250  982807  RISE       1
\QuadDec_LEFT:Net_1251\/main_0  macrocell66   2974   4224  992266  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:Net_1251\/clock_0                            macrocell66         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 992311p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/clock_0          macrocell40         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/q       macrocell40   1250   1250  992311  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/main_0  macrocell41   2929   4179  992311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/clock_0          macrocell41         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992311p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/clock_0          macrocell40         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_0\/q  macrocell40   1250   1250  992311  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_0  macrocell60   2929   4179  992311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992344p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  991651  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_2             macrocell109   2936   4146  992344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992344p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                       clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                        model name    delay     AT   slack  edge  Fanout
--------------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell7   1210   1210  991651  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_2                macrocell110   2936   4146  992344  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:error\/clock_0
Path slack     : 992619p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q       macrocell77   1250   1250  978469  RISE       1
\QuadDec_LEFT:bQuadDec:error\/main_3  macrocell77   2621   3871  992619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:error\/q
Path End       : \QuadDec_LEFT:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_LEFT:bQuadDec:state_1\/clock_0
Path slack     : 992619p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:error\/clock_0                      macrocell77         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:error\/q         macrocell77   1250   1250  978469  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/main_3  macrocell78   2621   3871  992619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:state_1\/clock_0                    macrocell78         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992623p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/q       macrocell61   1250   1250  983808  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_3  macrocell61   2617   3867  992623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:trig_disable\/q
Path End       : \Timer_Ultrasonic:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0
Path slack     : 992629p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0           macrocell112        0      0  RISE       1

Data path
pin name                                         model name    delay     AT   slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:trig_disable\/q       macrocell112   1250   1250  985614  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/main_4  macrocell112   2611   3861  992629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:trig_disable\/clock_0           macrocell112        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992639p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/clock_0          macrocell44         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/q       macrocell44   1250   1250  992639  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/main_0  macrocell45   2601   3851  992639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/clock_0          macrocell45         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992644p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/clock_0          macrocell44         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_1\/q  macrocell44   1250   1250  992639  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_1  macrocell61   2596   3846  992644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:Net_1203\/main_3
Capture Clock  : \QuadDec_RIGHT:Net_1203\/clock_0
Path slack     : 992705p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q  macrocell64   1250   1250  985058  RISE       1
\QuadDec_RIGHT:Net_1203\/main_3     macrocell59   2535   3785  992705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:state_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_RIGHT:bQuadDec:state_1\/clock_0
Path slack     : 992705p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3785
-------------------------------------   ---- 
End-of-path arrival time (ps)           3785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:state_1\/q       macrocell64   1250   1250  985058  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/main_4  macrocell64   2535   3785  992705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:state_1\/clock_0                   macrocell64         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1203\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 992710p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3780
-------------------------------------   ---- 
End-of-path arrival time (ps)           3780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1203\/clock_0                           macrocell59         0      0  RISE       1

Data path
pin name                                                model name   delay     AT   slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1203\/q                              macrocell59   1250   1250  975999  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell58   2530   3780  992710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:count_stored_i\/clock_0    macrocell58         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992926p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/clock_0          macrocell42         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/q  macrocell42   1250   1250  992926  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_2  macrocell60   2314   3564  992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992926p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/clock_0           macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/q  macrocell51   1250   1250  992926  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/main_2  macrocell75   2314   3564  992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992929p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/q       macrocell60   1250   1250  983221  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_3  macrocell60   2311   3561  992929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992930p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/clock_0           macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/q  macrocell48   1250   1250  992930  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/main_2  macrocell74   2310   3560  992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992933p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q       macrocell109   1250   1250  990540  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/main_5  macrocell109   2307   3557  992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992933p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/clock_0       macrocell109        0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_0\/q    macrocell109   1250   1250  990540  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/main_5  macrocell110   2307   3557  992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1

Data path
pin name                                             model name    delay     AT   slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/q       macrocell108   1250   1250  990518  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/main_4  macrocell108   2302   3552  992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:int_capt_count_1\/clock_0       macrocell108        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/clock_0           macrocell47         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/q       macrocell47   1250   1250  992940  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/main_0  macrocell48   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_2\/clock_0           macrocell48         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/clock_0           macrocell47         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/q  macrocell47   1250   1250  992940  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/main_1  macrocell74   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/clock_0          macrocell41         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/q       macrocell41   1250   1250  992940  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/main_0  macrocell42   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_2\/clock_0          macrocell42         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/clock_0          macrocell41         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_A_delayed_1\/q  macrocell41   1250   1250  992940  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/main_1  macrocell60   2300   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_A_filt\/clock_0               macrocell60         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/clock_0           macrocell46         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/q       macrocell46   1250   1250  992945  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/main_0  macrocell47   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_1\/clock_0           macrocell47         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/clock_0           macrocell46         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_A_delayed_0\/q  macrocell46   1250   1250  992945  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/main_0  macrocell74   2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_A_filt\/clock_0                macrocell74         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 992953p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/clock_0           macrocell50         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/q       macrocell50   1250   1250  992953  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/main_0  macrocell51   2287   3537  992953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_2\/clock_0           macrocell51         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_LEFT:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992953p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/clock_0           macrocell50         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_LEFT:bQuadDec:quad_B_delayed_1\/q  macrocell50   1250   1250  992953  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/main_1  macrocell75   2287   3537  992953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_LEFT:bQuadDec:quad_B_filt\/clock_0                macrocell75         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0
Path slack     : 992956p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/clock_0          macrocell45         0      0  RISE       1

Data path
pin name                                     model name   delay     AT   slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:bQuadDec:quad_B_delayed_2\/q  macrocell45   1250   1250  992956  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/main_2  macrocell61   2284   3534  992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:bQuadDec:quad_B_filt\/clock_0               macrocell61         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_RIGHT:Net_1260\/q
Path End       : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 994744p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Recovery time                                      0
--------------------------------------------   ------- 
End-of-path required time (ps)                 1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Net_1260\/clock_0                           macrocell62         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\QuadDec_RIGHT:Net_1260\/q                             macrocell62    1250   1250  975205  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell1   4006   5256  994744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\QuadDec_RIGHT:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell1        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_Ultrasonic:TimerUDB:capt_int_temp\/q
Path End       : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock
Path slack     : 995321p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/clock_0          macrocell110        0      0  RISE       1

Data path
pin name                                            model name    delay     AT   slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  ------  ----  ------
\Timer_Ultrasonic:TimerUDB:capt_int_temp\/q         macrocell110   1250   1250  995321  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/status_1  statusicell9   2929   4179  995321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Timer_Ultrasonic:TimerUDB:rstSts:stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_1:BUART:sRX:RxBitCounter\/clock
Path slack     : 2147756p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -5360
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13551
-------------------------------------   ----- 
End-of-path arrival time (ps)           13551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q            macrocell98   1250   1250  2147756  RISE       1
\UART_1:BUART:rx_counter_load\/main_2  macrocell26   6069   7319  2147756  RISE       1
\UART_1:BUART:rx_counter_load\/q       macrocell26   3350  10669  2147756  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/load   count7cell    2882  13551  2147756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 2148069p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18097
-------------------------------------   ----- 
End-of-path arrival time (ps)           18097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  2148069  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell24      3530   7110  2148069  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell24      3350  10460  2148069  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell7     7637  18097  2148069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell7        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2149733p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10743
-------------------------------------   ----- 
End-of-path arrival time (ps)           10743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell12    190    190  2149733  RISE       1
\UART_1:BUART:counter_load_not\/main_2           macrocell23      4288   4478  2149733  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell23      3350   7828  2149733  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell12   2915  10743  2149733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2152769p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13398
-------------------------------------   ----- 
End-of-path arrival time (ps)           13398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  2152769  RISE       1
\UART_1:BUART:rx_status_4\/main_1                 macrocell28      3567   7147  2152769  RISE       1
\UART_1:BUART:rx_status_4\/q                      macrocell28      3350  10497  2152769  RISE       1
\UART_1:BUART:sRX:RxSts\/status_4                 statusicell8     2901  13398  2152769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell8        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154226p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell92      1250   1250  2149834  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell11   5181   6431  2154226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154915p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q         macrocell95      1250   1250  2149876  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell13   4492   5742  2154915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155485p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5172
-------------------------------------   ---- 
End-of-path arrival time (ps)           5172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q          macrocell100     1250   1250  2155485  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell13   3922   5172  2155485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155535p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5122
-------------------------------------   ---- 
End-of-path arrival time (ps)           5122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell91      1250   1250  2150173  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell11   3872   5122  2155535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_0\/main_4
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2155838p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell98   1250   1250  2147756  RISE       1
\UART_1:BUART:rx_state_0\/main_4  macrocell96   6069   7319  2155838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155838p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q               macrocell98    1250   1250  2147756  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_2  macrocell101   6069   7319  2155838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_status_3\/main_4
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2155838p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7319
-------------------------------------   ---- 
End-of-path arrival time (ps)           7319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q        macrocell98    1250   1250  2147756  RISE       1
\UART_1:BUART:rx_status_3\/main_4  macrocell104   6069   7319  2155838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2155850p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7307
-------------------------------------   ---- 
End-of-path arrival time (ps)           7307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q         macrocell98   1250   1250  2147756  RISE       1
\UART_1:BUART:rx_load_fifo\/main_3  macrocell97   6057   7307  2155850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_3\/main_3
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2155850p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7307
-------------------------------------   ---- 
End-of-path arrival time (ps)           7307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell98   1250   1250  2147756  RISE       1
\UART_1:BUART:rx_state_3\/main_3  macrocell98   6057   7307  2155850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_3\/q
Path End       : \UART_1:BUART:rx_state_2\/main_4
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2155850p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7307
-------------------------------------   ---- 
End-of-path arrival time (ps)           7307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_3\/q       macrocell98   1250   1250  2147756  RISE       1
\UART_1:BUART:rx_state_2\/main_4  macrocell99   6057   7307  2155850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2156047p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7110
-------------------------------------   ---- 
End-of-path arrival time (ps)           7110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell11   3580   3580  2148069  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell92      3530   7110  2156047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156232p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q                macrocell96      1250   1250  2150661  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell13   3175   4425  2156232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156475p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell11   4370   4370  2156475  RISE       1
\UART_1:BUART:txn\/main_3                macrocell90      2312   6682  2156475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2156707p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6450
-------------------------------------   ---- 
End-of-path arrival time (ps)           6450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell92   1250   1250  2149834  RISE       1
\UART_1:BUART:txn\/main_2    macrocell90   5200   6450  2156707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2156885p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156885  RISE       1
\UART_1:BUART:rx_load_fifo\/main_7       macrocell97   4332   6272  2156885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_3\/main_7
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2156885p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156885  RISE       1
\UART_1:BUART:rx_state_3\/main_7         macrocell98   4332   6272  2156885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_2\/main_8
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2156885p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6272
-------------------------------------   ---- 
End-of-path arrival time (ps)           6272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156885  RISE       1
\UART_1:BUART:rx_state_2\/main_8         macrocell99   4332   6272  2156885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_1:BUART:rx_state_0\/main_8
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157418p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5739
-------------------------------------   ---- 
End-of-path arrival time (ps)           5739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156885  RISE       1
\UART_1:BUART:rx_state_0\/main_8         macrocell96   3799   5739  2157418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2157459p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q   macrocell100   1250   1250  2155485  RISE       1
\UART_1:BUART:rx_load_fifo\/main_2  macrocell97    4447   5697  2157459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_3\/main_2
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2157459p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  2155485  RISE       1
\UART_1:BUART:rx_state_3\/main_2   macrocell98    4447   5697  2157459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_2\/main_3
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2157459p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5697
-------------------------------------   ---- 
End-of-path arrival time (ps)           5697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  2155485  RISE       1
\UART_1:BUART:rx_state_2\/main_3   macrocell99    4447   5697  2157459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2157827p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2830
-------------------------------------   ---- 
End-of-path arrival time (ps)           2830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  2149733  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell11   2640   2830  2157827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell11      0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_0\/main_1
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2157958p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  2149876  RISE       1
\UART_1:BUART:rx_state_0\/main_1    macrocell96   3949   5199  2157958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157958p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q        macrocell95    1250   1250  2149876  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_0  macrocell101   3949   5199  2157958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_status_3\/main_1
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2157958p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                            model name    delay     AT    slack  edge  Fanout
----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell95    1250   1250  2149876  RISE       1
\UART_1:BUART:rx_status_3\/main_1   macrocell104   3949   5199  2157958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158021p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5136
-------------------------------------   ---- 
End-of-path arrival time (ps)           5136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell91   1250   1250  2150173  RISE       1
\UART_1:BUART:txn\/main_1    macrocell90   3886   5136  2158021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158102p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  2149733  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell92      4865   5055  2158102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158102p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  2149733  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell94      4865   5055  2158102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_0\/main_7
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158140p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158140  RISE       1
\UART_1:BUART:rx_state_0\/main_7         macrocell96   3076   5016  2158140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_0\/main_6
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158144p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158144  RISE       1
\UART_1:BUART:rx_state_0\/main_6         macrocell96   3073   5013  2158144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158154p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158140  RISE       1
\UART_1:BUART:rx_load_fifo\/main_6       macrocell97   3063   5003  2158154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_3\/main_6
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158154p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158140  RISE       1
\UART_1:BUART:rx_state_3\/main_6         macrocell98   3063   5003  2158154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_1:BUART:rx_state_2\/main_7
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158154p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158140  RISE       1
\UART_1:BUART:rx_state_2\/main_7         macrocell99   3063   5003  2158154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158154p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158144  RISE       1
\UART_1:BUART:rx_load_fifo\/main_5       macrocell97   3063   5003  2158154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_3\/main_5
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158154p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158144  RISE       1
\UART_1:BUART:rx_state_3\/main_5         macrocell98   3063   5003  2158154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_1:BUART:rx_state_2\/main_6
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158154p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158144  RISE       1
\UART_1:BUART:rx_state_2\/main_6         macrocell99   3063   5003  2158154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158180p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4977
-------------------------------------   ---- 
End-of-path arrival time (ps)           4977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell93   1250   1250  2150162  RISE       1
\UART_1:BUART:txn\/main_4    macrocell90   3727   4977  2158180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2158230p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell92   1250   1250  2149834  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell92   3677   4927  2158230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2158230p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4927
-------------------------------------   ---- 
End-of-path arrival time (ps)           4927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell92   1250   1250  2149834  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell94   3677   4927  2158230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_state_0\/main_3
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158356p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  2155485  RISE       1
\UART_1:BUART:rx_state_0\/main_3   macrocell96    3550   4800  2158356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_bitclk_enable\/q
Path End       : \UART_1:BUART:rx_status_3\/main_3
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158356p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_bitclk_enable\/q  macrocell100   1250   1250  2155485  RISE       1
\UART_1:BUART:rx_status_3\/main_3  macrocell104   3550   4800  2158356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158368p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  2149876  RISE       1
\UART_1:BUART:rx_load_fifo\/main_0  macrocell97   3539   4789  2158368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_3\/main_0
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158368p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  2149876  RISE       1
\UART_1:BUART:rx_state_3\/main_0    macrocell98   3539   4789  2158368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_1
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158368p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4789
-------------------------------------   ---- 
End-of-path arrival time (ps)           4789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_ctrl_mark_last\/clock_0                   macrocell95         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_ctrl_mark_last\/q  macrocell95   1250   1250  2149876  RISE       1
\UART_1:BUART:rx_state_2\/main_1    macrocell99   3539   4789  2158368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158379p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell94   1250   1250  2158379  RISE       1
\UART_1:BUART:txn\/main_6   macrocell90   3528   4778  2158379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_10
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158532p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell103   1250   1250  2153122  RISE       1
\UART_1:BUART:rx_state_0\/main_10  macrocell96    3375   4625  2158532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_7
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158532p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell103   1250   1250  2153122  RISE       1
\UART_1:BUART:rx_status_3\/main_7  macrocell104   3375   4625  2158532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158678p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  2149733  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell91      4288   4478  2158678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158678p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell12    190    190  2149733  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell93      4288   4478  2158678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2158715p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell90   1250   1250  2158715  RISE       1
\UART_1:BUART:txn\/main_0  macrocell90   3192   4442  2158715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_status_3\/q
Path End       : \UART_1:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_1:BUART:sRX:RxSts\/clock
Path slack     : 2158718p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7448
-------------------------------------   ---- 
End-of-path arrival time (ps)           7448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_status_3\/q       macrocell104   1250   1250  2158718  RISE       1
\UART_1:BUART:sRX:RxSts\/status_3  statusicell8   6198   7448  2158718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxSts\/clock                             statusicell8        0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_state_0\/main_9
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158726p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q      macrocell102   1250   1250  2153436  RISE       1
\UART_1:BUART:rx_state_0\/main_9  macrocell96    3181   4431  2158726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:rx_status_3\/main_6
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158726p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell102   1250   1250  2153436  RISE       1
\UART_1:BUART:rx_status_3\/main_6  macrocell104   3181   4431  2158726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_0\/main_2
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2158743p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell96   1250   1250  2150661  RISE       1
\UART_1:BUART:rx_state_0\/main_2  macrocell96   3164   4414  2158743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158743p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q               macrocell96    1250   1250  2150661  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_1  macrocell101   3164   4414  2158743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_status_3\/main_2
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2158743p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4414
-------------------------------------   ---- 
End-of-path arrival time (ps)           4414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q        macrocell96    1250   1250  2150661  RISE       1
\UART_1:BUART:rx_status_3\/main_2  macrocell104   3164   4414  2158743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2158765p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q         macrocell96   1250   1250  2150661  RISE       1
\UART_1:BUART:rx_load_fifo\/main_1  macrocell97   3141   4391  2158765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_3\/main_1
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2158765p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell96   1250   1250  2150661  RISE       1
\UART_1:BUART:rx_state_3\/main_1  macrocell98   3141   4391  2158765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_0\/q
Path End       : \UART_1:BUART:rx_state_2\/main_2
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2158765p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4391
-------------------------------------   ---- 
End-of-path arrival time (ps)           4391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_0\/q       macrocell96   1250   1250  2150661  RISE       1
\UART_1:BUART:rx_state_2\/main_2  macrocell99   3141   4391  2158765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2158779p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell92   1250   1250  2149834  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell91   3128   4378  2158779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2158779p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4378
-------------------------------------   ---- 
End-of-path arrival time (ps)           4378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell92   1250   1250  2149834  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell93   3128   4378  2158779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158896p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158896  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_0   macrocell100   2320   4260  2158896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_1\/main_1
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158896p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158896  RISE       1
\UART_1:BUART:pollcount_1\/main_1        macrocell102   2320   4260  2158896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_1:BUART:pollcount_0\/main_1
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158896p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_2  count7cell     1940   1940  2158896  RISE       1
\UART_1:BUART:pollcount_0\/main_1        macrocell103   2320   4260  2158896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158899p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158899  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_1   macrocell100   2318   4258  2158899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_1\/main_2
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2158899p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158899  RISE       1
\UART_1:BUART:pollcount_1\/main_2        macrocell102   2318   4258  2158899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_1:BUART:pollcount_0\/main_2
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2158899p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_1  count7cell     1940   1940  2158899  RISE       1
\UART_1:BUART:pollcount_0\/main_2        macrocell103   2318   4258  2158899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158911p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4245
-------------------------------------   ---- 
End-of-path arrival time (ps)           4245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxBitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:sRX:RxBitCounter\/count_0  count7cell     1940   1940  2158911  RISE       1
\UART_1:BUART:rx_bitclk_enable\/main_2   macrocell100   2305   4245  2158911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_bitclk_enable\/clock_0                    macrocell100        0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159098p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell93   1250   1250  2150162  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell92   2809   4059  2159098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159098p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell93   1250   1250  2150162  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell94   2809   4059  2159098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159107p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell93   1250   1250  2150162  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell91   2800   4050  2159107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159107p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell93   1250   1250  2150162  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell93   2800   4050  2159107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159118p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell91   1250   1250  2150173  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell91   2789   4039  2159118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159118p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell91   1250   1250  2150173  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell93   2789   4039  2159118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159120p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell91   1250   1250  2150173  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell92   2787   4037  2159120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 2159120p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell91   1250   1250  2150173  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell94   2787   4037  2159120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_1\/main_4
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2159298p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell103   1250   1250  2153122  RISE       1
\UART_1:BUART:pollcount_1\/main_4  macrocell102   2609   3859  2159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_0\/q
Path End       : \UART_1:BUART:pollcount_0\/main_3
Capture Clock  : \UART_1:BUART:pollcount_0\/clock_0
Path slack     : 2159298p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_0\/q       macrocell103   1250   1250  2153122  RISE       1
\UART_1:BUART:pollcount_0\/main_3  macrocell103   2609   3859  2159298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_0\/clock_0                         macrocell103        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 2159305p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell94   1250   1250  2158379  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell92   2601   3851  2159305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell92         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159307p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell94   1250   1250  2158379  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell91   2600   3850  2159307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159307p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell94         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell94   1250   1250  2158379  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell93   2600   3850  2159307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_1:BUART:rx_load_fifo\/clock_0
Path slack     : 2159385p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q         macrocell99   1250   1250  2151305  RISE       1
\UART_1:BUART:rx_load_fifo\/main_4  macrocell97   2521   3771  2159385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_3\/main_4
Capture Clock  : \UART_1:BUART:rx_state_3\/clock_0
Path slack     : 2159385p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell99   1250   1250  2151305  RISE       1
\UART_1:BUART:rx_state_3\/main_4  macrocell98   2521   3771  2159385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_3\/clock_0                          macrocell98         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_2\/main_5
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159385p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell99   1250   1250  2151305  RISE       1
\UART_1:BUART:rx_state_2\/main_5  macrocell99   2521   3771  2159385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_0\/main_5
Capture Clock  : \UART_1:BUART:rx_state_0\/clock_0
Path slack     : 2159387p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q       macrocell99   1250   1250  2151305  RISE       1
\UART_1:BUART:rx_state_0\/main_5  macrocell96   2520   3770  2159387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_0\/clock_0                          macrocell96         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2159387p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q               macrocell99    1250   1250  2151305  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/main_3  macrocell101   2520   3770  2159387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_stop1_reg\/clock_0                  macrocell101        0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_state_2\/q
Path End       : \UART_1:BUART:rx_status_3\/main_5
Capture Clock  : \UART_1:BUART:rx_status_3\/clock_0
Path slack     : 2159387p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3770
-------------------------------------   ---- 
End-of-path arrival time (ps)           3770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_state_2\/q        macrocell99    1250   1250  2151305  RISE       1
\UART_1:BUART:rx_status_3\/main_5  macrocell104   2520   3770  2159387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_status_3\/clock_0                         macrocell104        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 2159576p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3581
-------------------------------------   ---- 
End-of-path arrival time (ps)           3581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell12    190    190  2159576  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell91      3391   3581  2159576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell91         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 2159576p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3581
-------------------------------------   ---- 
End-of-path arrival time (ps)           3581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell12    190    190  2159576  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell93      3391   3581  2159576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell93         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:pollcount_1\/q
Path End       : \UART_1:BUART:pollcount_1\/main_3
Capture Clock  : \UART_1:BUART:pollcount_1\/clock_0
Path slack     : 2159612p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:pollcount_1\/q       macrocell102   1250   1250  2153436  RISE       1
\UART_1:BUART:pollcount_1\/main_3  macrocell102   2295   3545  2159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:pollcount_1\/clock_0                         macrocell102        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_last\/q
Path End       : \UART_1:BUART:rx_state_2\/main_9
Capture Clock  : \UART_1:BUART:rx_state_2\/clock_0
Path slack     : 2159666p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_last\/clock_0                             macrocell105        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_last\/q          macrocell105   1250   1250  2159666  RISE       1
\UART_1:BUART:rx_state_2\/main_9  macrocell99    2241   3491  2159666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_state_2\/clock_0                          macrocell99         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:rx_load_fifo\/q
Path End       : \UART_1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2159730p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3130
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3807
-------------------------------------   ---- 
End-of-path arrival time (ps)           3807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:rx_load_fifo\/clock_0                        macrocell97         0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:rx_load_fifo\/q            macrocell97      1250   1250  2154637  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell13   2557   3807  2159730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sRX:RxShifter:u0\/clock                      datapathcell13      0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 2160314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   2166667
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2843
-------------------------------------   ---- 
End-of-path arrival time (ps)           2843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell12      0      0  RISE       1

Data path
pin name                                       model name      delay     AT    slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell12    190    190  2159576  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell90      2653   2843  2160314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell90         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:disable_run_i\/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 9983220p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10590
-------------------------------------   ----- 
End-of-path arrival time (ps)           10590
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:disable_run_i\/q              macrocell81     1250   1250  9973453  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/main_1          macrocell20     2307   3557  9973453  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/q               macrocell20     3350   6907  9973453  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell6   3684  10590  9983220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:disable_run_i\/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 9983223p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10587
-------------------------------------   ----- 
End-of-path arrival time (ps)           10587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:disable_run_i\/q              macrocell81     1250   1250  9973453  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/main_1          macrocell20     2307   3557  9973453  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/q               macrocell20     3350   6907  9973453  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   3681  10587  9983223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:disable_run_i\/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 9984309p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9501
-------------------------------------   ---- 
End-of-path arrival time (ps)           9501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:disable_run_i\/q              macrocell81     1250   1250  9973453  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/main_1          macrocell20     2307   3557  9973453  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/q               macrocell20     3350   6907  9973453  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell7   2594   9501  9984309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock  datapathcell7       0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:disable_run_i\/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9984312p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6190
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9498
-------------------------------------   ---- 
End-of-path arrival time (ps)           9498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:disable_run_i\/q              macrocell81     1250   1250  9973453  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/main_1          macrocell20     2307   3557  9973453  RISE       1
\Counter_Color_Sensor:CounterUDB:count_enable\/q               macrocell20     3350   6907  9973453  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell8   2591   9498  9984312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9984525p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14975
-------------------------------------   ----- 
End-of-path arrival time (ps)           14975
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell5   1600   1600  9984525  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell6      0   1600  9984525  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell6   1280   2880  9984525  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell7      0   2880  9984525  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell7   1280   4160  9984525  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell8      0   4160  9984525  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell8   2270   6430  9984525  RISE       1
\Counter_Color_Sensor:CounterUDB:status_0\/main_0             macrocell18     2884   9314  9984525  RISE       1
\Counter_Color_Sensor:CounterUDB:status_0\/q                  macrocell18     3350  12664  9984525  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_0     statusicell5    2311  14975  9984525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock     statusicell5        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9984688p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14812
-------------------------------------   ----- 
End-of-path arrival time (ps)           14812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell5   1240   1240  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell6      0   1240  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell6   1210   2450  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell7      0   2450  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell7   1210   3660  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell8      0   3660  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell8   2270   5930  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:overflow_status\/main_0      macrocell19     2589   8519  9984688  RISE       1
\Counter_Color_Sensor:CounterUDB:overflow_status\/q           macrocell19     3350  11869  9984688  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_2     statusicell5    2943  14812  9984688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock     statusicell5        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:prevCapture\/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/f0_load
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 9985113p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11757
-------------------------------------   ----- 
End-of-path arrival time (ps)           11757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:prevCapture\/clock_0      macrocell80         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:prevCapture\/q              macrocell80     1250   1250  9974242  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/main_0           macrocell16     2588   3838  9985113  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/q                macrocell16     3350   7188  9985113  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/f0_load  datapathcell7   4569  11757  9985113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/clock  datapathcell7       0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:prevCapture\/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/f0_load
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 9985114p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11756
-------------------------------------   ----- 
End-of-path arrival time (ps)           11756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:prevCapture\/clock_0      macrocell80         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:prevCapture\/q              macrocell80     1250   1250  9974242  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/main_0           macrocell16     2588   3838  9985113  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/q                macrocell16     3350   7188  9985113  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/f0_load  datapathcell8   4568  11756  9985114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/clock  datapathcell8       0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:prevCapture\/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/f0_load
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 9985748p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11122
-------------------------------------   ----- 
End-of-path arrival time (ps)           11122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:prevCapture\/clock_0      macrocell80         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:prevCapture\/q              macrocell80     1250   1250  9974242  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/main_0           macrocell16     2588   3838  9985113  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/q                macrocell16     3350   7188  9985113  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/f0_load  datapathcell6   3934  11122  9985748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9985922p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13578
-------------------------------------   ----- 
End-of-path arrival time (ps)           13578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  9984364  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  9984364  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  9984364  RISE       1
\PWM_Color_Sensor:PWMUDB:status_2\/main_1          macrocell21      4406   7906  9985922  RISE       1
\PWM_Color_Sensor:PWMUDB:status_2\/q               macrocell21      3350  11256  9985922  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/status_2  statusicell6     2322  13578  9985922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:prevCapture\/q
Path End       : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/f0_load
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 9986159p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3130
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10711
-------------------------------------   ----- 
End-of-path arrival time (ps)           10711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:prevCapture\/clock_0      macrocell80         0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:prevCapture\/q              macrocell80     1250   1250  9974242  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/main_0           macrocell16     2588   3838  9985113  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/q                macrocell16     3350   7188  9985113  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/f0_load  datapathcell5   3523  10711  9986159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cl1
Path End       : \Counter_Color_Sensor:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:prevCompare\/clock_0
Path slack     : 9987176p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9314
-------------------------------------   ---- 
End-of-path arrival time (ps)           9314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/cl1       datapathcell5   1600   1600  9984525  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cl1i      datapathcell6      0   1600  9984525  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/cl1       datapathcell6   1280   2880  9984525  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cl1i      datapathcell7      0   2880  9984525  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/cl1       datapathcell7   1280   4160  9984525  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cl1i      datapathcell8      0   4160  9984525  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/cl1_comb  datapathcell8   2270   6430  9984525  RISE       1
\Counter_Color_Sensor:CounterUDB:prevCompare\/main_0          macrocell83     2884   9314  9987176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:prevCompare\/clock_0      macrocell83         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Color_Sensor:PWMUDB:runmode_enable\/main_2
Capture Clock  : \PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 9987614p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8876
-------------------------------------   ---- 
End-of-path arrival time (ps)           8876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell9     760    760  9984364  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell10      0    760  9984364  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell10   2740   3500  9984364  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/main_2  macrocell85      5376   8876  9987614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Color_Sensor:PWMUDB:trig_disable\/main_2
Capture Clock  : \PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0
Path slack     : 9987614p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8876
-------------------------------------   ---- 
End-of-path arrival time (ps)           8876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell9     760    760  9984364  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell10      0    760  9984364  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell10   2740   3500  9984364  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/main_2    macrocell86      5376   8876  9987614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9987648p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6292
-------------------------------------   ---- 
End-of-path arrival time (ps)           6292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  9984364  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  9984364  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  9984364  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell10   2792   6292  9987648  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell10      0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9987664p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  9984364  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  9984364  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  9984364  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2776   6276  9987664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:prevCapture\/q
Path End       : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_4
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9987826p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11674
-------------------------------------   ----- 
End-of-path arrival time (ps)           11674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:prevCapture\/clock_0      macrocell80         0      0  RISE       1

Data path
pin name                                                   model name    delay     AT    slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:prevCapture\/q            macrocell80    1250   1250  9974242  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/main_0         macrocell16    2588   3838  9985113  RISE       1
\Counter_Color_Sensor:CounterUDB:hwCapture\/q              macrocell16    3350   7188  9985113  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_4  statusicell5   4486  11674  9987826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock     statusicell5        0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_Color_Sensor:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 9987957p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8533
-------------------------------------   ---- 
End-of-path arrival time (ps)           8533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell5   1240   1240  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell6      0   1240  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell6   1210   2450  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell7      0   2450  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell7   1210   3660  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell8      0   3660  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell8   2270   5930  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:overflow_reg_i\/main_0       macrocell82     2603   8533  9987957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:overflow_reg_i\/clock_0   macrocell82         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \Counter_Color_Sensor:CounterUDB:disable_run_i\/main_2
Capture Clock  : \Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0
Path slack     : 9987971p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8519
-------------------------------------   ---- 
End-of-path arrival time (ps)           8519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell5   1240   1240  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell6      0   1240  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell6   1210   2450  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell7      0   2450  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell7   1210   3660  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell8      0   3660  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell8   2270   5930  9968672  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/main_2        macrocell81     2589   8519  9987971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:runmode_enable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9988177p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5763
-------------------------------------   ---- 
End-of-path arrival time (ps)           5763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                           model name      delay     AT    slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:runmode_enable\/q         macrocell85      1250   1250  9984878  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell10   4513   5763  9988177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell10      0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:runmode_enable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9988178p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:runmode_enable\/q         macrocell85     1250   1250  9984878  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9   4512   5762  9988178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Color_Sensor:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:prevCompare1\/clock_0
Path slack     : 9988279p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8211
-------------------------------------   ---- 
End-of-path arrival time (ps)           8211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  9988279  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  9988279  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  9988279  RISE       1
\PWM_Color_Sensor:PWMUDB:prevCompare1\/main_0     macrocell87      4461   8211  9988279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:prevCompare1\/clock_0             macrocell87         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_622/main_1
Capture Clock  : Net_622/clock_0
Path slack     : 9988279p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8211
-------------------------------------   ---- 
End-of-path arrival time (ps)           8211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  9988279  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  9988279  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  9988279  RISE       1
Net_622/main_1                                    macrocell89      4461   8211  9988279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Color_Sensor:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Color_Sensor:PWMUDB:status_0\/clock_0
Path slack     : 9988849p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7641
-------------------------------------   ---- 
End-of-path arrival time (ps)           7641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  9988279  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  9988279  RISE       1
\PWM_Color_Sensor:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  9988279  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/main_1         macrocell88      3891   7641  9988849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/clock_0                 macrocell88         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9989045p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10455
-------------------------------------   ----- 
End-of-path arrival time (ps)           10455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u0\/z0       datapathcell5    760    760  9989045  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/z0i      datapathcell6      0    760  9989045  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u1\/z0       datapathcell6   1210   1970  9989045  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/z0i      datapathcell7      0   1970  9989045  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u2\/z0       datapathcell7   1210   3180  9989045  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/z0i      datapathcell8      0   3180  9989045  RISE       1
\Counter_Color_Sensor:CounterUDB:sC32:counterdp:u3\/z0_comb  datapathcell8   2740   5920  9989045  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/status_1    statusicell5    4535  10455  9989045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:sSTSReg:stsreg\/clock     statusicell5        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:runmode_enable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:runmode_enable\/main_1
Capture Clock  : \PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 9990301p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6189
-------------------------------------   ---- 
End-of-path arrival time (ps)           6189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:runmode_enable\/q       macrocell85   1250   1250  9984878  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/main_1  macrocell85   4939   6189  9990301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:runmode_enable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:trig_disable\/main_1
Capture Clock  : \PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0
Path slack     : 9990301p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6189
-------------------------------------   ---- 
End-of-path arrival time (ps)           6189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:runmode_enable\/q     macrocell85   1250   1250  9984878  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/main_1  macrocell86   4939   6189  9990301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:runmode_enable\/q
Path End       : Net_622/main_0
Capture Clock  : Net_622/clock_0
Path slack     : 9991292p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5198
-------------------------------------   ---- 
End-of-path arrival time (ps)           5198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:runmode_enable\/q  macrocell85   1250   1250  9984878  RISE       1
Net_622/main_0                              macrocell89   3948   5198  9991292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_622/q
Path End       : \Counter_Color_Sensor:CounterUDB:prevCapture\/main_0
Capture Clock  : \Counter_Color_Sensor:CounterUDB:prevCapture\/clock_0
Path slack     : 9992655p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_622/clock_0                                            macrocell89         0      0  RISE       1

Data path
pin name                                              model name   delay     AT    slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -------  ----  ------
Net_622/q                                             macrocell89   1250   1250  9974246  RISE       1
\Counter_Color_Sensor:CounterUDB:prevCapture\/main_0  macrocell80   2585   3835  9992655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:prevCapture\/clock_0      macrocell80         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:trig_disable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:runmode_enable\/main_3
Capture Clock  : \PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992932p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:trig_disable\/q         macrocell86   1250   1250  9992932  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/main_3  macrocell85   2308   3558  9992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:trig_disable\/q
Path End       : \PWM_Color_Sensor:PWMUDB:trig_disable\/main_3
Capture Clock  : \PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0
Path slack     : 9992932p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:trig_disable\/q       macrocell86   1250   1250  9992932  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/main_3  macrocell86   2308   3558  9992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:disable_run_i\/q
Path End       : \Counter_Color_Sensor:CounterUDB:disable_run_i\/main_1
Capture Clock  : \Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0
Path slack     : 9992933p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1

Data path
pin name                                                model name   delay     AT    slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:disable_run_i\/q       macrocell81   1250   1250  9973453  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/main_1  macrocell81   2307   3557  9992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:prevCompare1\/q
Path End       : \PWM_Color_Sensor:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:status_0\/clock_0
Path slack     : 9992941p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:prevCompare1\/clock_0             macrocell87         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:prevCompare1\/q   macrocell87   1250   1250  9992941  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/main_0  macrocell88   2299   3549  9992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/clock_0                 macrocell88         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Color_Sensor:CounterUDB:overflow_reg_i\/q
Path End       : \Counter_Color_Sensor:CounterUDB:disable_run_i\/main_3
Capture Clock  : \Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0
Path slack     : 9992950p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:overflow_reg_i\/clock_0   macrocell82         0      0  RISE       1

Data path
pin name                                                model name   delay     AT    slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -------  ----  ------
\Counter_Color_Sensor:CounterUDB:overflow_reg_i\/q      macrocell82   1250   1250  9989667  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/main_3  macrocell81   2290   3540  9992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Counter_Color_Sensor:CounterUDB:disable_run_i\/clock_0    macrocell81         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Color_Sensor:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992957p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/clock            controlcell4        0      0  RISE       1

Data path
pin name                                             model name    delay     AT    slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  9992957  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/main_0      macrocell85    2323   3533  9992957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:runmode_enable\/clock_0           macrocell85         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Color_Sensor:PWMUDB:trig_disable\/main_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0
Path slack     : 9992957p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/clock            controlcell4        0      0  RISE       1

Data path
pin name                                             model name    delay     AT    slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  9992957  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/main_0        macrocell86    2323   3533  9992957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:trig_disable\/clock_0             macrocell86         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Color_Sensor:PWMUDB:status_0\/q
Path End       : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995937p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:status_0\/clock_0                 macrocell88         0      0  RISE       1

Data path
pin name                                           model name    delay     AT    slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Color_Sensor:PWMUDB:status_0\/q               macrocell88    1250   1250  9995937  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2313   3563  9995937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\PWM_Color_Sensor:PWMUDB:genblk8:stsreg\/clock             statusicell6        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19983486p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16014
-------------------------------------   ----- 
End-of-path arrival time (ps)           16014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_2\/main_1          macrocell36      3480   6980  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_2\/q               macrocell36      3350  10330  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/status_2  statusicell11    5684  16014  19983486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/clock        statusicell11       0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19983839p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15661
-------------------------------------   ----- 
End-of-path arrival time (ps)           15661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  19983839  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  19983839  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  19983839  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_2\/main_1          macrocell38      2863   6363  19983839  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_2\/q               macrocell38      3350   9713  19983839  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/status_2  statusicell13    5948  15661  19983839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/clock              statusicell13       0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19983923p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15577
-------------------------------------   ----- 
End-of-path arrival time (ps)           15577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    760    760  19983923  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    760  19983923  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2740   3500  19983923  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_2\/main_1          macrocell35      3128   6628  19983923  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_2\/q               macrocell35      3350   9978  19983923  RISE       1
\PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/status_2  statusicell10    5599  15577  19983923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/clock            statusicell10       0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19984032p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11738
-------------------------------------   ----- 
End-of-path arrival time (ps)           11738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    760    760  19983923  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    760  19983923  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2740   3500  19983923  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell16   3108   6608  19984032  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell16   5130  11738  19984032  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell17      0  11738  19984032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell17      0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19984158p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11612
-------------------------------------   ----- 
End-of-path arrival time (ps)           11612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  19983839  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  19983839  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  19983839  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell22   2982   6482  19984158  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell22   5130  11612  19984158  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell23      0  11612  19984158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell23      0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19984236p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11534
-------------------------------------   ----- 
End-of-path arrival time (ps)           11534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  19984236  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  19984236  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  19984236  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell20   2904   6404  19984236  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell20   5130  11534  19984236  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell21      0  11534  19984236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell21      0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19984544p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                 19995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11226
-------------------------------------   ----- 
End-of-path arrival time (ps)           11226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell18   2596   6096  19984544  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell18   5130  11226  19984544  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell19      0  11226  19984544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock         datapathcell19      0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19987332p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6608
-------------------------------------   ---- 
End-of-path arrival time (ps)           6608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    760    760  19983923  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    760  19983923  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2740   3500  19983923  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell16   3108   6608  19987332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19987409p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12091
-------------------------------------   ----- 
End-of-path arrival time (ps)           12091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  19984236  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  19984236  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  19984236  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_2\/main_1          macrocell37      2909   6409  19987409  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_2\/q               macrocell37      3350   9759  19987409  RISE       1
\PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/status_2  statusicell12    2331  12091  19987409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/clock             statusicell12       0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19987458p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6482
-------------------------------------   ---- 
End-of-path arrival time (ps)           6482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  19983839  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  19983839  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  19983839  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell22   2982   6482  19987458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19987461p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6479
-------------------------------------   ---- 
End-of-path arrival time (ps)           6479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell22    760    760  19983839  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell23      0    760  19983839  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell23   2740   3500  19983839  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell23   2979   6479  19987461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell23      0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19987476p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6464
-------------------------------------   ---- 
End-of-path arrival time (ps)           6464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell16    760    760  19983923  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell17      0    760  19983923  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell17   2740   3500  19983923  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell17   2964   6464  19987476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell17      0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19987536p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6404
-------------------------------------   ---- 
End-of-path arrival time (ps)           6404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  19984236  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  19984236  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  19984236  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell20   2904   6404  19987536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19987537p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  19984236  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  19984236  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  19984236  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell21   2903   6403  19987537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell21      0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19987844p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell18   2596   6096  19987844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19987845p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell18    760    760  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell19      0    760  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell19   2740   3500  19983486  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell19   2595   6095  19987845  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock         datapathcell19      0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19987886p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6054
-------------------------------------   ---- 
End-of-path arrival time (ps)           6054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/q         macrocell121     1250   1250  19984483  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell17   4804   6054  19987886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/clock             datapathcell17      0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19988008p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5932
-------------------------------------   ---- 
End-of-path arrival time (ps)           5932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/clock_0      macrocell125        0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q         macrocell125     1250   1250  19985257  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell19   4682   5932  19988008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/clock         datapathcell19      0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19988557p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5383
-------------------------------------   ---- 
End-of-path arrival time (ps)           5383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/clock_0      macrocell125        0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q         macrocell125     1250   1250  19985257  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell18   4133   5383  19988557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19988565p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5375
-------------------------------------   ---- 
End-of-path arrival time (ps)           5375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/q         macrocell121     1250   1250  19984483  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell16   4125   5375  19988565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19989103p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0           macrocell129        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/q         macrocell129     1250   1250  19985803  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell20   3587   4837  19989103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19989271p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0           macrocell129        0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/q         macrocell129     1250   1250  19985803  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell21   3419   4669  19989271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell21      0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 19989669p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/clock_0            macrocell133        0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/q         macrocell133     1250   1250  19985940  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell22   3021   4271  19989669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:status_0\/clock_0
Path slack     : 19989676p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6814
-------------------------------------   ---- 
End-of-path arrival time (ps)           6814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell18   1520   1520  19989676  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell19      0   1520  19989676  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell19   2230   3750  19989676  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/main_1         macrocell127     3064   6814  19989676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/clock_0            macrocell127        0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/clock_0
Path slack     : 19989689p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6801
-------------------------------------   ---- 
End-of-path arrival time (ps)           6801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell18   1520   1520  19989676  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell19      0   1520  19989676  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell19   2230   3750  19989676  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/main_0     macrocell126     3051   6801  19989689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/clock_0        macrocell126        0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1204/main_1
Capture Clock  : Net_1204/clock_0
Path slack     : 19989689p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6801
-------------------------------------   ---- 
End-of-path arrival time (ps)           6801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/clock         datapathcell18      0      0  RISE       1

Data path
pin name                                               model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell18   1520   1520  19989676  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell19      0   1520  19989676  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell19   2230   3750  19989676  RISE       1
Net_1204/main_1                                        macrocell128     3051   6801  19989689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1204/clock_0                                           macrocell128        0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:runmode_enable\/q
Path End       : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 19989823p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                 19993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4117
-------------------------------------   ---- 
End-of-path arrival time (ps)           4117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/clock_0            macrocell133        0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/q         macrocell133     1250   1250  19985940  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell23   2867   4117  19989823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/clock               datapathcell23      0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Trunk:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:prevCompare1\/clock_0
Path slack     : 19990020p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell22   1520   1520  19990020  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell23      0   1520  19990020  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell23   2230   3750  19990020  RISE       1
\PWM_Servo_Trunk:PWMUDB:prevCompare1\/main_0     macrocell134     2720   6470  19990020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:prevCompare1\/clock_0              macrocell134        0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1280/main_1
Capture Clock  : Net_1280/clock_0
Path slack     : 19990020p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6470
-------------------------------------   ---- 
End-of-path arrival time (ps)           6470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell22   1520   1520  19990020  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell23      0   1520  19990020  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell23   2230   3750  19990020  RISE       1
Net_1280/main_1                                  macrocell138     2720   6470  19990020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1280/clock_0                                           macrocell138        0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Trunk:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:status_0\/clock_0
Path slack     : 19990035p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6455
-------------------------------------   ---- 
End-of-path arrival time (ps)           6455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/clock               datapathcell22      0      0  RISE       1

Data path
pin name                                         model name      delay     AT     slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell22   1520   1520  19990020  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell23      0   1520  19990020  RISE       1
\PWM_Servo_Trunk:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell23   2230   3750  19990020  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_0\/main_1         macrocell135     2705   6455  19990035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_0\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Gripper:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:prevCompare1\/clock_0
Path slack     : 19990135p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   1520   1520  19990135  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   1520  19990135  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   2230   3750  19990135  RISE       1
\PWM_Servo_Gripper:PWMUDB:prevCompare1\/main_0     macrocell122     2605   6355  19990135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:prevCompare1\/clock_0            macrocell122        0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1157/main_1
Capture Clock  : Net_1157/clock_0
Path slack     : 19990135p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6355
-------------------------------------   ---- 
End-of-path arrival time (ps)           6355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   1520   1520  19990135  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   1520  19990135  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   2230   3750  19990135  RISE       1
Net_1157/main_1                                    macrocell124     2605   6355  19990135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1157/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Gripper:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:status_0\/clock_0
Path slack     : 19990147p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6343
-------------------------------------   ---- 
End-of-path arrival time (ps)           6343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/clock             datapathcell16      0      0  RISE       1

Data path
pin name                                           model name      delay     AT     slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell16   1520   1520  19990135  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell17      0   1520  19990135  RISE       1
\PWM_Servo_Gripper:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell17   2230   3750  19990135  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_0\/main_1         macrocell123     2593   6343  19990147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_0\/clock_0                macrocell123        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/q
Path End       : Net_1157/main_0
Capture Clock  : Net_1157/clock_0
Path slack     : 19990421p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6069
-------------------------------------   ---- 
End-of-path arrival time (ps)           6069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1

Data path
pin name                                     model name    delay     AT     slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/q  macrocell121   1250   1250  19984483  RISE       1
Net_1157/main_0                              macrocell124   4819   6069  19990421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1157/clock_0                                           macrocell124        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Lifter:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:prevCompare1\/clock_0
Path slack     : 19990437p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6053
-------------------------------------   ---- 
End-of-path arrival time (ps)           6053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell20   1520   1520  19990437  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell21      0   1520  19990437  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell21   2230   3750  19990437  RISE       1
\PWM_Servo_Lifter:PWMUDB:prevCompare1\/main_0     macrocell130     2303   6053  19990437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:prevCompare1\/clock_0             macrocell130        0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Servo_Lifter:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:status_0\/clock_0
Path slack     : 19990437p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6053
-------------------------------------   ---- 
End-of-path arrival time (ps)           6053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell20   1520   1520  19990437  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell21      0   1520  19990437  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell21   2230   3750  19990437  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_0\/main_1         macrocell131     2303   6053  19990437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_0\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1245/main_1
Capture Clock  : Net_1245/clock_0
Path slack     : 19990437p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6053
-------------------------------------   ---- 
End-of-path arrival time (ps)           6053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell20      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell20   1520   1520  19990437  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell21      0   1520  19990437  RISE       1
\PWM_Servo_Lifter:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell21   2230   3750  19990437  RISE       1
Net_1245/main_1                                   macrocell132     2303   6053  19990437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1245/clock_0                                           macrocell132        0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/q
Path End       : Net_1245/main_0
Capture Clock  : Net_1245/clock_0
Path slack     : 19991795p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4695
-------------------------------------   ---- 
End-of-path arrival time (ps)           4695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0           macrocell129        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/q  macrocell129   1250   1250  19985803  RISE       1
Net_1245/main_0                             macrocell132   3445   4695  19991795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1245/clock_0                                           macrocell132        0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:runmode_enable\/q
Path End       : Net_1280/main_0
Capture Clock  : Net_1280/clock_0
Path slack     : 19992228p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/clock_0            macrocell133        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/q  macrocell133   1250   1250  19985940  RISE       1
Net_1280/main_0                            macrocell138   3012   4262  19992228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1280/clock_0                                           macrocell138        0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992361p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk1:ctrlreg\/clock       controlcell9        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT     slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:genblk1:ctrlreg\/control_7  controlcell9   1210   1210  19992361  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/main_0      macrocell125   2919   4129  19992361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/clock_0      macrocell125        0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992931p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:genblk1:ctrlreg\/clock           controlcell8        0      0  RISE       1

Data path
pin name                                              model name    delay     AT     slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:genblk1:ctrlreg\/control_7  controlcell8   1210   1210  19992931  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/main_0      macrocell121   2349   3559  19992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:runmode_enable\/clock_0          macrocell121        0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:prevCompare1\/q
Path End       : \PWM_Servo_Lifter:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:status_0\/clock_0
Path slack     : 19992932p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:prevCompare1\/clock_0             macrocell130        0      0  RISE       1

Data path
pin name                                   model name    delay     AT     slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:prevCompare1\/q   macrocell130   1250   1250  19992932  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_0\/main_0  macrocell131   2308   3558  19992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_0\/clock_0                 macrocell131        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q
Path End       : Net_1204/main_0
Capture Clock  : Net_1204/clock_0
Path slack     : 19992935p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/clock_0      macrocell125        0      0  RISE       1

Data path
pin name                                         model name    delay     AT     slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:runmode_enable\/q  macrocell125   1250   1250  19985257  RISE       1
Net_1204/main_0                                  macrocell128   2305   3555  19992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1204/clock_0                                           macrocell128        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/q
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:status_0\/clock_0
Path slack     : 19992942p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/clock_0        macrocell126        0      0  RISE       1

Data path
pin name                                        model name    delay     AT     slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:prevCompare1\/q   macrocell126   1250   1250  19992942  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/main_0  macrocell127   2298   3548  19992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/clock_0            macrocell127        0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:prevCompare1\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:status_0\/clock_0
Path slack     : 19992944p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:prevCompare1\/clock_0            macrocell122        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:prevCompare1\/q   macrocell122   1250   1250  19992944  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_0\/main_0  macrocell123   2296   3546  19992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_0\/clock_0                macrocell123        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0
Path slack     : 19992954p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:genblk1:ctrlreg\/clock            controlcell10       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:genblk1:ctrlreg\/control_7  controlcell10   1210   1210  19992954  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/main_0      macrocell129    2326   3536  19992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:runmode_enable\/clock_0           macrocell129        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:prevCompare1\/q
Path End       : \PWM_Servo_Trunk:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:status_0\/clock_0
Path slack     : 19992986p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:prevCompare1\/clock_0              macrocell134        0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:prevCompare1\/q   macrocell134   1250   1250  19992986  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_0\/main_0  macrocell135   2254   3504  19992986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_0\/clock_0                  macrocell135        0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Servo_Trunk:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:runmode_enable\/clock_0
Path slack     : 19993029p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                 19996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3461
-------------------------------------   ---- 
End-of-path arrival time (ps)           3461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk1:ctrlreg\/clock             controlcell11       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:genblk1:ctrlreg\/control_7  controlcell11   1210   1210  19993029  RISE       1
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/main_0      macrocell133    2251   3461  19993029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:runmode_enable\/clock_0            macrocell133        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Lifter:PWMUDB:status_0\/q
Path End       : \PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19994074p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:status_0\/clock_0                 macrocell131        0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Lifter:PWMUDB:status_0\/q               macrocell131    1250   1250  19994074  RISE       1
\PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/status_0  statusicell12   4176   5426  19994074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Lifter:PWMUDB:genblk8:stsreg\/clock             statusicell12       0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper:PWMUDB:status_0\/q
Path End       : \PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19995927p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:status_0\/clock_0                macrocell123        0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper:PWMUDB:status_0\/q               macrocell123    1250   1250  19995927  RISE       1
\PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/status_0  statusicell10   2323   3573  19995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper:PWMUDB:genblk8:stsreg\/clock            statusicell10       0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Gripper_Arm:PWMUDB:status_0\/q
Path End       : \PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19995927p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/clock_0            macrocell127        0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Gripper_Arm:PWMUDB:status_0\/q               macrocell127    1250   1250  19995927  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/status_0  statusicell11   2323   3573  19995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Gripper_Arm:PWMUDB:genblk8:stsreg\/clock        statusicell11       0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Servo_Trunk:PWMUDB:status_0\/q
Path End       : \PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/clock
Path slack     : 19995987p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_5:R#1 vs. Clock_5:R#2)   20000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                 19999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3513
-------------------------------------   ---- 
End-of-path arrival time (ps)           3513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:status_0\/clock_0                  macrocell135        0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\PWM_Servo_Trunk:PWMUDB:status_0\/q               macrocell135    1250   1250  19995987  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/status_0  statusicell13   2263   3513  19995987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\PWM_Servo_Trunk:PWMUDB:genblk8:stsreg\/clock              statusicell13       0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1131/q
Path End       : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999991564p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1131/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name                                           model name    delay     AT       slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_1131/q                                         macrocell117   1250   1250  9999991564  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/main_0  macrocell118   3676   4926  9999991564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0         macrocell118        0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1131/q
Path End       : Net_1130/main_1
Capture Clock  : Net_1130/clock_0
Path slack     : 9999991564p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1131/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name         model name    delay     AT       slack  edge  Fanout
---------------  ------------  -----  -----  ----------  ----  ------
Net_1131/q       macrocell117   1250   1250  9999991564  RISE       1
Net_1130/main_1  macrocell119   3676   4926  9999991564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1130/clock_0                                           macrocell119        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1131/q
Path End       : Net_1107/main_1
Capture Clock  : Net_1107/clock_0
Path slack     : 9999991564p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1131/clock_0                                           macrocell117        0      0  RISE       1

Data path
pin name         model name    delay     AT       slack  edge  Fanout
---------------  ------------  -----  -----  ----------  ----  ------
Net_1131/q       macrocell117   1250   1250  9999991564  RISE       1
Net_1107/main_1  macrocell120   3676   4926  9999991564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1107/clock_0                                           macrocell120        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1134/q
Path End       : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 9999992932p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1134/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name                                          model name    delay     AT       slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ----------  ----  ------
Net_1134/q                                        macrocell113   1250   1250  9999992932  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/main_0  macrocell114   2308   3558  9999992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell114        0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1134/q
Path End       : Net_1126/main_1
Capture Clock  : Net_1126/clock_0
Path slack     : 9999992932p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1134/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name         model name    delay     AT       slack  edge  Fanout
---------------  ------------  -----  -----  ----------  ----  ------
Net_1134/q       macrocell113   1250   1250  9999992932  RISE       1
Net_1126/main_1  macrocell115   2308   3558  9999992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1126/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1134/q
Path End       : Net_1121/main_1
Capture Clock  : Net_1121/clock_0
Path slack     : 9999992932p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1134/clock_0                                           macrocell113        0      0  RISE       1

Data path
pin name         model name    delay     AT       slack  edge  Fanout
---------------  ------------  -----  -----  ----------  ----  ------
Net_1134/q       macrocell113   1250   1250  9999992932  RISE       1
Net_1121/main_1  macrocell116   2308   3558  9999992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1121/clock_0                                           macrocell116        0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1130/main_0
Capture Clock  : Net_1130/clock_0
Path slack     : 9999992936p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0         macrocell118        0      0  RISE       1

Data path
pin name                                      model name    delay     AT       slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ----------  ----  ------
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/q  macrocell118   1250   1250  9999992936  RISE       1
Net_1130/main_0                               macrocell119   2304   3554  9999992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1130/clock_0                                           macrocell119        0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1107/main_0
Capture Clock  : Net_1107/clock_0
Path slack     : 9999992936p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/clock_0         macrocell118        0      0  RISE       1

Data path
pin name                                      model name    delay     AT       slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ----------  ----  ------
\Debouncer_IR_RIGHT:DEBOUNCER[0]:d_sync_1\/q  macrocell118   1250   1250  9999992936  RISE       1
Net_1107/main_0                               macrocell120   2304   3554  9999992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1107/clock_0                                           macrocell120        0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1126/main_0
Capture Clock  : Net_1126/clock_0
Path slack     : 9999992941p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell114        0      0  RISE       1

Data path
pin name                                     model name    delay     AT       slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ----------  ----  ------
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/q  macrocell114   1250   1250  9999992941  RISE       1
Net_1126/main_0                              macrocell115   2299   3549  9999992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1126/clock_0                                           macrocell115        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1121/main_0
Capture Clock  : Net_1121/clock_0
Path slack     : 9999992941p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_4:R#1 vs. Clock_4:R#2)   10000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                  9999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/clock_0          macrocell114        0      0  RISE       1

Data path
pin name                                     model name    delay     AT       slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ----------  ----  ------
\Debouncer_IR_LEFT:DEBOUNCER[0]:d_sync_1\/q  macrocell114   1250   1250  9999992941  RISE       1
Net_1121/main_0                              macrocell116   2299   3549  9999992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
Net_1121/clock_0                                           macrocell116        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

