Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sun Feb  2 12:32:55 2020
| Host         : Hugh-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 130 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.453        0.000                      0                  443        0.024        0.000                      0                  443        3.000        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK                   {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz     {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out_clk_wiz_1   {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out_clk_wiz          11.453        0.000                      0                  443        0.107        0.000                      0                  443        8.750        0.000                       0                   132  
  clkfbout_clk_wiz                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out_clk_wiz_1        11.455        0.000                      0                  443        0.107        0.000                      0                  443        8.750        0.000                       0                   132  
  clkfbout_clk_wiz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_1  clk_out_clk_wiz         11.453        0.000                      0                  443        0.024        0.000                      0                  443  
clk_out_clk_wiz    clk_out_clk_wiz_1       11.453        0.000                      0                  443        0.024        0.000                      0                  443  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz
  To Clock:  clk_out_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       11.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.453ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[9].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 4.075ns (47.909%)  route 4.431ns (52.091%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.265 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.265    PROCESSOR/carry_pc_7
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.588 r  PROCESSOR/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.588    PROCESSOR/pc_value_9
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[9].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.433    18.438    PROCESSOR/CLK
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[9].pc_flop/C
                         clock pessimism              0.578    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.109    19.041    PROCESSOR/address_loop[9].pc_flop
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 11.453    

Slack (MET) :             11.461ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[11].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 4.067ns (47.860%)  route 4.431ns (52.140%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.265 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.265    PROCESSOR/carry_pc_7
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.580 r  PROCESSOR/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.580    PROCESSOR/pc_value_11
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[11].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.433    18.438    PROCESSOR/CLK
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[11].pc_flop/C
                         clock pessimism              0.578    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.109    19.041    PROCESSOR/address_loop[11].pc_flop
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                 11.461    

Slack (MET) :             11.537ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[10].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.422ns  (logic 3.991ns (47.390%)  route 4.431ns (52.610%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.265 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.265    PROCESSOR/carry_pc_7
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.504 r  PROCESSOR/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.504    PROCESSOR/pc_value_10
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[10].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.433    18.438    PROCESSOR/CLK
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[10].pc_flop/C
                         clock pessimism              0.578    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.109    19.041    PROCESSOR/address_loop[10].pc_flop
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                 11.537    

Slack (MET) :             11.557ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[8].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 3.971ns (47.265%)  route 4.431ns (52.735%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.265 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.265    PROCESSOR/carry_pc_7
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.484 r  PROCESSOR/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.484    PROCESSOR/pc_value_8
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[8].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.433    18.438    PROCESSOR/CLK
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[8].pc_flop/C
                         clock pessimism              0.578    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.109    19.041    PROCESSOR/address_loop[8].pc_flop
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 11.557    

Slack (MET) :             11.572ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 4.234ns (51.013%)  route 4.066ns (48.987%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT6 (Prop_lut6_I4_O)        0.124     3.637 r  PROCESSOR/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.663     4.300    PROCESSOR/push_pop_lut/I2
    SLICE_X9Y21          LUT5 (Prop_lut5_I2_O)        0.153     4.453 r  PROCESSOR/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.638     5.091    PROCESSOR/pop_stack
    SLICE_X11Y21         LUT5 (Prop_lut5_I1_O)        0.327     5.418 r  PROCESSOR/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.418    PROCESSOR/half_pointer_value_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.950 r  PROCESSOR/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.950    PROCESSOR/stack_pointer_carry_3
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.221 r  PROCESSOR/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.788     7.009    PROCESSOR/reset_lut/I2
    SLICE_X11Y20         LUT6 (Prop_lut6_I2_O)        0.373     7.382 r  PROCESSOR/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.382    PROCESSOR/internal_reset_value
    SLICE_X11Y20         FDRE                                         r  PROCESSOR/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.440    18.445    PROCESSOR/CLK
    SLICE_X11Y20         FDRE                                         r  PROCESSOR/internal_reset_flop/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.084    18.925    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)        0.029    18.954    PROCESSOR/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         18.954    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                 11.572    

Slack (MET) :             11.572ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[5].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 3.958ns (47.183%)  route 4.431ns (52.817%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.471 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.471    PROCESSOR/pc_value_5
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[5].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[5].pc_flop/C
                         clock pessimism              0.578    19.017    
                         clock uncertainty           -0.084    18.934    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    19.043    PROCESSOR/address_loop[5].pc_flop
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                 11.572    

Slack (MET) :             11.580ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[7].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.950ns (47.133%)  route 4.431ns (52.867%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.463 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.463    PROCESSOR/pc_value_7
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[7].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[7].pc_flop/C
                         clock pessimism              0.578    19.017    
                         clock uncertainty           -0.084    18.934    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    19.043    PROCESSOR/address_loop[7].pc_flop
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                 11.580    

Slack (MET) :             11.592ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 4.260ns (51.166%)  route 4.066ns (48.834%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT6 (Prop_lut6_I4_O)        0.124     3.637 r  PROCESSOR/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.663     4.300    PROCESSOR/push_pop_lut/I2
    SLICE_X9Y21          LUT5 (Prop_lut5_I2_O)        0.153     4.453 r  PROCESSOR/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.638     5.091    PROCESSOR/pop_stack
    SLICE_X11Y21         LUT5 (Prop_lut5_I1_O)        0.327     5.418 r  PROCESSOR/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.418    PROCESSOR/half_pointer_value_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.950 r  PROCESSOR/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.950    PROCESSOR/stack_pointer_carry_3
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.221 f  PROCESSOR/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.788     7.009    PROCESSOR/reset_lut/I2
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.399     7.408 r  PROCESSOR/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     7.408    PROCESSOR/run_value
    SLICE_X11Y20         FDRE                                         r  PROCESSOR/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.440    18.445    PROCESSOR/CLK
    SLICE_X11Y20         FDRE                                         r  PROCESSOR/run_flop/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.084    18.925    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)        0.075    19.000    PROCESSOR/run_flop
  -------------------------------------------------------------------
                         required time                         19.000    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                 11.592    

Slack (MET) :             11.656ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[6].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.305ns  (logic 3.874ns (46.649%)  route 4.431ns (53.351%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.387 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.387    PROCESSOR/pc_value_6
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[6].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[6].pc_flop/C
                         clock pessimism              0.578    19.017    
                         clock uncertainty           -0.084    18.934    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    19.043    PROCESSOR/address_loop[6].pc_flop
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 11.656    

Slack (MET) :             11.676ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[4].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 3.854ns (46.520%)  route 4.431ns (53.480%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.367 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.367    PROCESSOR/pc_value_4
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[4].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[4].pc_flop/C
                         clock pessimism              0.578    19.017    
                         clock uncertainty           -0.084    18.934    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    19.043    PROCESSOR/address_loop[4].pc_flop
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                 11.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA/CLK
                         clock pessimism              0.253    -0.612    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.358    PROCESSOR/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.253    -0.612    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.358    PROCESSOR/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB/CLK
                         clock pessimism              0.253    -0.612    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.358    PROCESSOR/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.253    -0.612    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.358    PROCESSOR/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC/CLK
                         clock pessimism              0.253    -0.612    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.358    PROCESSOR/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.253    -0.612    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.358    PROCESSOR/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD/CLK
                         clock pessimism              0.253    -0.612    
    SLICE_X10Y21         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.358    PROCESSOR/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.253    -0.612    
    SLICE_X10Y21         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.358    PROCESSOR/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_high/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.291%)  route 0.340ns (70.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.340    -0.144    PROCESSOR/stack_ram_high/ADDRD1
    SLICE_X8Y21          RAMD32                                       r  PROCESSOR/stack_ram_high/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_high/WCLK
    SLICE_X8Y21          RAMD32                                       r  PROCESSOR/stack_ram_high/RAMA/CLK
                         clock pessimism              0.274    -0.591    
    SLICE_X8Y21          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.282    PROCESSOR/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_high/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.291%)  route 0.340ns (70.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.340    -0.144    PROCESSOR/stack_ram_high/ADDRD1
    SLICE_X8Y21          RAMD32                                       r  PROCESSOR/stack_ram_high/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_high/WCLK
    SLICE_X8Y21          RAMD32                                       r  PROCESSOR/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.274    -0.591    
    SLICE_X8Y21          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.282    PROCESSOR/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCM0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y4      PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    MMCM0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y21      PROCESSOR/address_loop[1].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y22      PROCESSOR/address_loop[2].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y20      PROCESSOR/address_loop[2].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y22      PROCESSOR/address_loop[3].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y20      PROCESSOR/address_loop[3].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y23      PROCESSOR/address_loop[4].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y22      PROCESSOR/address_loop[4].return_vector_flop/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y21      PROCESSOR/stack_ram_high/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y21      PROCESSOR/stack_ram_high/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y21      PROCESSOR/stack_ram_high/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y21      PROCESSOR/stack_ram_high/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y21      PROCESSOR/stack_ram_high/RAMC/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y21     PROCESSOR/stack_ram_low/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y23      PROCESSOR/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y23      PROCESSOR/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y23      PROCESSOR/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y21      PROCESSOR/stack_ram_high/RAMC_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y23      PROCESSOR/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y23      PROCESSOR/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y23      PROCESSOR/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y22      PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y23      PROCESSOR/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y22      PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y22      PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y22      PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y22     PROCESSOR/lower_reg_banks/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y22     PROCESSOR/lower_reg_banks/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    MMCM0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_1
  To Clock:  clk_out_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       11.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.455ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[9].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 4.075ns (47.909%)  route 4.431ns (52.091%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.265 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.265    PROCESSOR/carry_pc_7
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.588 r  PROCESSOR/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.588    PROCESSOR/pc_value_9
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[9].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.433    18.438    PROCESSOR/CLK
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[9].pc_flop/C
                         clock pessimism              0.578    19.015    
                         clock uncertainty           -0.082    18.934    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.109    19.043    PROCESSOR/address_loop[9].pc_flop
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 11.455    

Slack (MET) :             11.463ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[11].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 4.067ns (47.860%)  route 4.431ns (52.140%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.265 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.265    PROCESSOR/carry_pc_7
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.580 r  PROCESSOR/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.580    PROCESSOR/pc_value_11
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[11].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.433    18.438    PROCESSOR/CLK
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[11].pc_flop/C
                         clock pessimism              0.578    19.015    
                         clock uncertainty           -0.082    18.934    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.109    19.043    PROCESSOR/address_loop[11].pc_flop
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                 11.463    

Slack (MET) :             11.539ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[10].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.422ns  (logic 3.991ns (47.390%)  route 4.431ns (52.610%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.265 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.265    PROCESSOR/carry_pc_7
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.504 r  PROCESSOR/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.504    PROCESSOR/pc_value_10
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[10].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.433    18.438    PROCESSOR/CLK
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[10].pc_flop/C
                         clock pessimism              0.578    19.015    
                         clock uncertainty           -0.082    18.934    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.109    19.043    PROCESSOR/address_loop[10].pc_flop
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                 11.539    

Slack (MET) :             11.559ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[8].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 3.971ns (47.265%)  route 4.431ns (52.735%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.265 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.265    PROCESSOR/carry_pc_7
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.484 r  PROCESSOR/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.484    PROCESSOR/pc_value_8
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[8].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.433    18.438    PROCESSOR/CLK
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[8].pc_flop/C
                         clock pessimism              0.578    19.015    
                         clock uncertainty           -0.082    18.934    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.109    19.043    PROCESSOR/address_loop[8].pc_flop
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 11.559    

Slack (MET) :             11.574ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 4.234ns (51.013%)  route 4.066ns (48.987%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT6 (Prop_lut6_I4_O)        0.124     3.637 r  PROCESSOR/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.663     4.300    PROCESSOR/push_pop_lut/I2
    SLICE_X9Y21          LUT5 (Prop_lut5_I2_O)        0.153     4.453 r  PROCESSOR/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.638     5.091    PROCESSOR/pop_stack
    SLICE_X11Y21         LUT5 (Prop_lut5_I1_O)        0.327     5.418 r  PROCESSOR/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.418    PROCESSOR/half_pointer_value_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.950 r  PROCESSOR/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.950    PROCESSOR/stack_pointer_carry_3
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.221 r  PROCESSOR/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.788     7.009    PROCESSOR/reset_lut/I2
    SLICE_X11Y20         LUT6 (Prop_lut6_I2_O)        0.373     7.382 r  PROCESSOR/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.382    PROCESSOR/internal_reset_value
    SLICE_X11Y20         FDRE                                         r  PROCESSOR/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.440    18.445    PROCESSOR/CLK
    SLICE_X11Y20         FDRE                                         r  PROCESSOR/internal_reset_flop/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.082    18.927    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)        0.029    18.956    PROCESSOR/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         18.956    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                 11.574    

Slack (MET) :             11.574ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[5].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 3.958ns (47.183%)  route 4.431ns (52.817%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.471 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.471    PROCESSOR/pc_value_5
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[5].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[5].pc_flop/C
                         clock pessimism              0.578    19.017    
                         clock uncertainty           -0.082    18.936    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    19.045    PROCESSOR/address_loop[5].pc_flop
  -------------------------------------------------------------------
                         required time                         19.045    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                 11.574    

Slack (MET) :             11.582ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[7].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.950ns (47.133%)  route 4.431ns (52.867%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.463 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.463    PROCESSOR/pc_value_7
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[7].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[7].pc_flop/C
                         clock pessimism              0.578    19.017    
                         clock uncertainty           -0.082    18.936    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    19.045    PROCESSOR/address_loop[7].pc_flop
  -------------------------------------------------------------------
                         required time                         19.045    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                 11.582    

Slack (MET) :             11.594ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 4.260ns (51.166%)  route 4.066ns (48.834%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT6 (Prop_lut6_I4_O)        0.124     3.637 r  PROCESSOR/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.663     4.300    PROCESSOR/push_pop_lut/I2
    SLICE_X9Y21          LUT5 (Prop_lut5_I2_O)        0.153     4.453 r  PROCESSOR/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.638     5.091    PROCESSOR/pop_stack
    SLICE_X11Y21         LUT5 (Prop_lut5_I1_O)        0.327     5.418 r  PROCESSOR/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.418    PROCESSOR/half_pointer_value_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.950 r  PROCESSOR/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.950    PROCESSOR/stack_pointer_carry_3
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.221 f  PROCESSOR/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.788     7.009    PROCESSOR/reset_lut/I2
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.399     7.408 r  PROCESSOR/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     7.408    PROCESSOR/run_value
    SLICE_X11Y20         FDRE                                         r  PROCESSOR/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.440    18.445    PROCESSOR/CLK
    SLICE_X11Y20         FDRE                                         r  PROCESSOR/run_flop/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.082    18.927    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)        0.075    19.002    PROCESSOR/run_flop
  -------------------------------------------------------------------
                         required time                         19.002    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                 11.594    

Slack (MET) :             11.658ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[6].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.305ns  (logic 3.874ns (46.649%)  route 4.431ns (53.351%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.387 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.387    PROCESSOR/pc_value_6
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[6].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[6].pc_flop/C
                         clock pessimism              0.578    19.017    
                         clock uncertainty           -0.082    18.936    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    19.045    PROCESSOR/address_loop[6].pc_flop
  -------------------------------------------------------------------
                         required time                         19.045    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 11.658    

Slack (MET) :             11.678ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[4].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 3.854ns (46.520%)  route 4.431ns (53.480%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.367 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.367    PROCESSOR/pc_value_4
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[4].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[4].pc_flop/C
                         clock pessimism              0.578    19.017    
                         clock uncertainty           -0.082    18.936    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    19.045    PROCESSOR/address_loop[4].pc_flop
  -------------------------------------------------------------------
                         required time                         19.045    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                 11.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA/CLK
                         clock pessimism              0.253    -0.612    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.358    PROCESSOR/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.253    -0.612    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.358    PROCESSOR/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB/CLK
                         clock pessimism              0.253    -0.612    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.358    PROCESSOR/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.253    -0.612    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.358    PROCESSOR/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC/CLK
                         clock pessimism              0.253    -0.612    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.358    PROCESSOR/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.253    -0.612    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.358    PROCESSOR/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD/CLK
                         clock pessimism              0.253    -0.612    
    SLICE_X10Y21         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.358    PROCESSOR/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.253    -0.612    
    SLICE_X10Y21         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.358    PROCESSOR/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_high/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.291%)  route 0.340ns (70.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.340    -0.144    PROCESSOR/stack_ram_high/ADDRD1
    SLICE_X8Y21          RAMD32                                       r  PROCESSOR/stack_ram_high/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_high/WCLK
    SLICE_X8Y21          RAMD32                                       r  PROCESSOR/stack_ram_high/RAMA/CLK
                         clock pessimism              0.274    -0.591    
    SLICE_X8Y21          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.282    PROCESSOR/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_high/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.291%)  route 0.340ns (70.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.340    -0.144    PROCESSOR/stack_ram_high/ADDRD1
    SLICE_X8Y21          RAMD32                                       r  PROCESSOR/stack_ram_high/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_high/WCLK
    SLICE_X8Y21          RAMD32                                       r  PROCESSOR/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.274    -0.591    
    SLICE_X8Y21          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.282    PROCESSOR/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCM0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y4      PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    MMCM0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y21      PROCESSOR/address_loop[1].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y22      PROCESSOR/address_loop[2].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y20      PROCESSOR/address_loop[2].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y22      PROCESSOR/address_loop[3].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y20      PROCESSOR/address_loop[3].return_vector_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X8Y23      PROCESSOR/address_loop[4].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X9Y22      PROCESSOR/address_loop[4].return_vector_flop/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y21      PROCESSOR/stack_ram_high/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y21      PROCESSOR/stack_ram_high/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y21      PROCESSOR/stack_ram_high/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y21      PROCESSOR/stack_ram_high/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y21      PROCESSOR/stack_ram_high/RAMC/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y21     PROCESSOR/stack_ram_low/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y23      PROCESSOR/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y23      PROCESSOR/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y23      PROCESSOR/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X8Y21      PROCESSOR/stack_ram_high/RAMC_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y23      PROCESSOR/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y23      PROCESSOR/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y23      PROCESSOR/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y22      PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y23      PROCESSOR/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y22      PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y22      PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X6Y22      PROCESSOR/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y22     PROCESSOR/lower_reg_banks/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X10Y22     PROCESSOR/lower_reg_banks/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCM0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    MMCM0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCM0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_1
  To Clock:  clk_out_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack       11.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.453ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[9].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 4.075ns (47.909%)  route 4.431ns (52.091%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.265 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.265    PROCESSOR/carry_pc_7
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.588 r  PROCESSOR/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.588    PROCESSOR/pc_value_9
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[9].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.433    18.438    PROCESSOR/CLK
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[9].pc_flop/C
                         clock pessimism              0.578    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.109    19.041    PROCESSOR/address_loop[9].pc_flop
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 11.453    

Slack (MET) :             11.461ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[11].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 4.067ns (47.860%)  route 4.431ns (52.140%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.265 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.265    PROCESSOR/carry_pc_7
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.580 r  PROCESSOR/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.580    PROCESSOR/pc_value_11
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[11].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.433    18.438    PROCESSOR/CLK
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[11].pc_flop/C
                         clock pessimism              0.578    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.109    19.041    PROCESSOR/address_loop[11].pc_flop
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                 11.461    

Slack (MET) :             11.537ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[10].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.422ns  (logic 3.991ns (47.390%)  route 4.431ns (52.610%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.265 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.265    PROCESSOR/carry_pc_7
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.504 r  PROCESSOR/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.504    PROCESSOR/pc_value_10
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[10].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.433    18.438    PROCESSOR/CLK
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[10].pc_flop/C
                         clock pessimism              0.578    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.109    19.041    PROCESSOR/address_loop[10].pc_flop
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                 11.537    

Slack (MET) :             11.557ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[8].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 3.971ns (47.265%)  route 4.431ns (52.735%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.265 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.265    PROCESSOR/carry_pc_7
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.484 r  PROCESSOR/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.484    PROCESSOR/pc_value_8
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[8].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.433    18.438    PROCESSOR/CLK
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[8].pc_flop/C
                         clock pessimism              0.578    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.109    19.041    PROCESSOR/address_loop[8].pc_flop
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 11.557    

Slack (MET) :             11.572ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 4.234ns (51.013%)  route 4.066ns (48.987%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT6 (Prop_lut6_I4_O)        0.124     3.637 r  PROCESSOR/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.663     4.300    PROCESSOR/push_pop_lut/I2
    SLICE_X9Y21          LUT5 (Prop_lut5_I2_O)        0.153     4.453 r  PROCESSOR/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.638     5.091    PROCESSOR/pop_stack
    SLICE_X11Y21         LUT5 (Prop_lut5_I1_O)        0.327     5.418 r  PROCESSOR/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.418    PROCESSOR/half_pointer_value_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.950 r  PROCESSOR/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.950    PROCESSOR/stack_pointer_carry_3
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.221 r  PROCESSOR/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.788     7.009    PROCESSOR/reset_lut/I2
    SLICE_X11Y20         LUT6 (Prop_lut6_I2_O)        0.373     7.382 r  PROCESSOR/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.382    PROCESSOR/internal_reset_value
    SLICE_X11Y20         FDRE                                         r  PROCESSOR/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.440    18.445    PROCESSOR/CLK
    SLICE_X11Y20         FDRE                                         r  PROCESSOR/internal_reset_flop/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.084    18.925    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)        0.029    18.954    PROCESSOR/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         18.954    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                 11.572    

Slack (MET) :             11.572ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[5].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 3.958ns (47.183%)  route 4.431ns (52.817%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.471 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.471    PROCESSOR/pc_value_5
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[5].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[5].pc_flop/C
                         clock pessimism              0.578    19.017    
                         clock uncertainty           -0.084    18.934    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    19.043    PROCESSOR/address_loop[5].pc_flop
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                 11.572    

Slack (MET) :             11.580ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[7].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.950ns (47.133%)  route 4.431ns (52.867%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.463 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.463    PROCESSOR/pc_value_7
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[7].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[7].pc_flop/C
                         clock pessimism              0.578    19.017    
                         clock uncertainty           -0.084    18.934    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    19.043    PROCESSOR/address_loop[7].pc_flop
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                 11.580    

Slack (MET) :             11.592ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 4.260ns (51.166%)  route 4.066ns (48.834%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT6 (Prop_lut6_I4_O)        0.124     3.637 r  PROCESSOR/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.663     4.300    PROCESSOR/push_pop_lut/I2
    SLICE_X9Y21          LUT5 (Prop_lut5_I2_O)        0.153     4.453 r  PROCESSOR/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.638     5.091    PROCESSOR/pop_stack
    SLICE_X11Y21         LUT5 (Prop_lut5_I1_O)        0.327     5.418 r  PROCESSOR/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.418    PROCESSOR/half_pointer_value_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.950 r  PROCESSOR/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.950    PROCESSOR/stack_pointer_carry_3
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.221 f  PROCESSOR/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.788     7.009    PROCESSOR/reset_lut/I2
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.399     7.408 r  PROCESSOR/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     7.408    PROCESSOR/run_value
    SLICE_X11Y20         FDRE                                         r  PROCESSOR/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.440    18.445    PROCESSOR/CLK
    SLICE_X11Y20         FDRE                                         r  PROCESSOR/run_flop/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.084    18.925    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)        0.075    19.000    PROCESSOR/run_flop
  -------------------------------------------------------------------
                         required time                         19.000    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                 11.592    

Slack (MET) :             11.656ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[6].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.305ns  (logic 3.874ns (46.649%)  route 4.431ns (53.351%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.387 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.387    PROCESSOR/pc_value_6
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[6].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[6].pc_flop/C
                         clock pessimism              0.578    19.017    
                         clock uncertainty           -0.084    18.934    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    19.043    PROCESSOR/address_loop[6].pc_flop
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 11.656    

Slack (MET) :             11.676ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[4].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz rise@20.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 3.854ns (46.520%)  route 4.431ns (53.480%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.367 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.367    PROCESSOR/pc_value_4
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[4].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[4].pc_flop/C
                         clock pessimism              0.578    19.017    
                         clock uncertainty           -0.084    18.934    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    19.043    PROCESSOR/address_loop[4].pc_flop
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                 11.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA/CLK
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.275    PROCESSOR/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.275    PROCESSOR/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB/CLK
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.275    PROCESSOR/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.275    PROCESSOR/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC/CLK
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.275    PROCESSOR/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.275    PROCESSOR/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD/CLK
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X10Y21         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.275    PROCESSOR/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X10Y21         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.275    PROCESSOR/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_high/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.291%)  route 0.340ns (70.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.340    -0.144    PROCESSOR/stack_ram_high/ADDRD1
    SLICE_X8Y21          RAMD32                                       r  PROCESSOR/stack_ram_high/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_high/WCLK
    SLICE_X8Y21          RAMD32                                       r  PROCESSOR/stack_ram_high/RAMA/CLK
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.084    -0.508    
    SLICE_X8Y21          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.199    PROCESSOR/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_high/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz rise@0.000ns - clk_out_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.291%)  route 0.340ns (70.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.340    -0.144    PROCESSOR/stack_ram_high/ADDRD1
    SLICE_X8Y21          RAMD32                                       r  PROCESSOR/stack_ram_high/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_high/WCLK
    SLICE_X8Y21          RAMD32                                       r  PROCESSOR/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.084    -0.508    
    SLICE_X8Y21          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.199    PROCESSOR/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz
  To Clock:  clk_out_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       11.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.453ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[9].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.506ns  (logic 4.075ns (47.909%)  route 4.431ns (52.091%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.265 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.265    PROCESSOR/carry_pc_7
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.588 r  PROCESSOR/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.588    PROCESSOR/pc_value_9
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[9].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.433    18.438    PROCESSOR/CLK
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[9].pc_flop/C
                         clock pessimism              0.578    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.109    19.041    PROCESSOR/address_loop[9].pc_flop
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                 11.453    

Slack (MET) :             11.461ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[11].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.498ns  (logic 4.067ns (47.860%)  route 4.431ns (52.140%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.265 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.265    PROCESSOR/carry_pc_7
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.580 r  PROCESSOR/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.580    PROCESSOR/pc_value_11
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[11].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.433    18.438    PROCESSOR/CLK
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[11].pc_flop/C
                         clock pessimism              0.578    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.109    19.041    PROCESSOR/address_loop[11].pc_flop
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                 11.461    

Slack (MET) :             11.537ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[10].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.422ns  (logic 3.991ns (47.390%)  route 4.431ns (52.610%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.265 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.265    PROCESSOR/carry_pc_7
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.504 r  PROCESSOR/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.504    PROCESSOR/pc_value_10
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[10].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.433    18.438    PROCESSOR/CLK
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[10].pc_flop/C
                         clock pessimism              0.578    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.109    19.041    PROCESSOR/address_loop[10].pc_flop
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                 11.537    

Slack (MET) :             11.557ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[8].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.402ns  (logic 3.971ns (47.265%)  route 4.431ns (52.735%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 18.438 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.265 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.265    PROCESSOR/carry_pc_7
    SLICE_X8Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.484 r  PROCESSOR/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.484    PROCESSOR/pc_value_8
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[8].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.433    18.438    PROCESSOR/CLK
    SLICE_X8Y24          FDRE                                         r  PROCESSOR/address_loop[8].pc_flop/C
                         clock pessimism              0.578    19.015    
                         clock uncertainty           -0.084    18.932    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.109    19.041    PROCESSOR/address_loop[8].pc_flop
  -------------------------------------------------------------------
                         required time                         19.041    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 11.557    

Slack (MET) :             11.572ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.300ns  (logic 4.234ns (51.013%)  route 4.066ns (48.987%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT6 (Prop_lut6_I4_O)        0.124     3.637 r  PROCESSOR/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.663     4.300    PROCESSOR/push_pop_lut/I2
    SLICE_X9Y21          LUT5 (Prop_lut5_I2_O)        0.153     4.453 r  PROCESSOR/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.638     5.091    PROCESSOR/pop_stack
    SLICE_X11Y21         LUT5 (Prop_lut5_I1_O)        0.327     5.418 r  PROCESSOR/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.418    PROCESSOR/half_pointer_value_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.950 r  PROCESSOR/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.950    PROCESSOR/stack_pointer_carry_3
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.221 r  PROCESSOR/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.788     7.009    PROCESSOR/reset_lut/I2
    SLICE_X11Y20         LUT6 (Prop_lut6_I2_O)        0.373     7.382 r  PROCESSOR/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     7.382    PROCESSOR/internal_reset_value
    SLICE_X11Y20         FDRE                                         r  PROCESSOR/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.440    18.445    PROCESSOR/CLK
    SLICE_X11Y20         FDRE                                         r  PROCESSOR/internal_reset_flop/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.084    18.925    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)        0.029    18.954    PROCESSOR/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         18.954    
                         arrival time                          -7.382    
  -------------------------------------------------------------------
                         slack                                 11.572    

Slack (MET) :             11.572ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[5].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.389ns  (logic 3.958ns (47.183%)  route 4.431ns (52.817%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.471 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.471    PROCESSOR/pc_value_5
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[5].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[5].pc_flop/C
                         clock pessimism              0.578    19.017    
                         clock uncertainty           -0.084    18.934    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    19.043    PROCESSOR/address_loop[5].pc_flop
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                          -7.471    
  -------------------------------------------------------------------
                         slack                                 11.572    

Slack (MET) :             11.580ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[7].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.950ns (47.133%)  route 4.431ns (52.867%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.463 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     7.463    PROCESSOR/pc_value_7
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[7].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[7].pc_flop/C
                         clock pessimism              0.578    19.017    
                         clock uncertainty           -0.084    18.934    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    19.043    PROCESSOR/address_loop[7].pc_flop
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                 11.580    

Slack (MET) :             11.592ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.326ns  (logic 4.260ns (51.166%)  route 4.066ns (48.834%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 18.445 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT6 (Prop_lut6_I4_O)        0.124     3.637 r  PROCESSOR/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.663     4.300    PROCESSOR/push_pop_lut/I2
    SLICE_X9Y21          LUT5 (Prop_lut5_I2_O)        0.153     4.453 r  PROCESSOR/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.638     5.091    PROCESSOR/pop_stack
    SLICE_X11Y21         LUT5 (Prop_lut5_I1_O)        0.327     5.418 r  PROCESSOR/stack_loop[0].lsb_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     5.418    PROCESSOR/half_pointer_value_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.950 r  PROCESSOR/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.950    PROCESSOR/stack_pointer_carry_3
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.221 f  PROCESSOR/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.788     7.009    PROCESSOR/reset_lut/I2
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.399     7.408 r  PROCESSOR/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     7.408    PROCESSOR/run_value
    SLICE_X11Y20         FDRE                                         r  PROCESSOR/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.440    18.445    PROCESSOR/CLK
    SLICE_X11Y20         FDRE                                         r  PROCESSOR/run_flop/C
                         clock pessimism              0.564    19.008    
                         clock uncertainty           -0.084    18.925    
    SLICE_X11Y20         FDRE (Setup_fdre_C_D)        0.075    19.000    PROCESSOR/run_flop
  -------------------------------------------------------------------
                         required time                         19.000    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                 11.592    

Slack (MET) :             11.656ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[6].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.305ns  (logic 3.874ns (46.649%)  route 4.431ns (53.351%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.387 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     7.387    PROCESSOR/pc_value_6
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[6].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[6].pc_flop/C
                         clock pessimism              0.578    19.017    
                         clock uncertainty           -0.084    18.934    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    19.043    PROCESSOR/address_loop[6].pc_flop
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                 11.656    

Slack (MET) :             11.676ns  (required time - arrival time)
  Source:                 PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/address_loop[4].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out_clk_wiz_1 rise@20.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 3.854ns (46.520%)  route 4.431ns (53.480%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 18.440 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.594    -0.918    PROGRAM_ROM/CLK
    RAMB36_X0Y4          RAMB36E1                                     r  PROGRAM_ROM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.536 r  PROGRAM_ROM/kcpsm6_rom/DOPADOP[0]
                         net (fo=21, routed)          1.977     3.513    PROCESSOR/move_type_lut/I4
    SLICE_X9Y22          LUT5 (Prop_lut5_I4_O)        0.120     3.633 f  PROCESSOR/move_type_lut/LUT5/O
                         net (fo=2, routed)           1.093     4.726    PROCESSOR/pc_mode1_lut/I1
    SLICE_X9Y22          LUT5 (Prop_lut5_I1_O)        0.353     5.079 r  PROCESSOR/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.361     6.440    PROCESSOR/pc_mode_0
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.332     6.772 r  PROCESSOR/address_loop[3].upper_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     6.772    PROCESSOR/half_pc_3
    SLICE_X8Y22          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.148 r  PROCESSOR/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.148    PROCESSOR/carry_pc_3
    SLICE_X8Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.367 r  PROCESSOR/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.367    PROCESSOR/pc_value_4
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[4].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         1.435    18.440    PROCESSOR/CLK
    SLICE_X8Y23          FDRE                                         r  PROCESSOR/address_loop[4].pc_flop/C
                         clock pessimism              0.578    19.017    
                         clock uncertainty           -0.084    18.934    
    SLICE_X8Y23          FDRE (Setup_fdre_C_D)        0.109    19.043    PROCESSOR/address_loop[4].pc_flop
  -------------------------------------------------------------------
                         required time                         19.043    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                 11.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA/CLK
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.275    PROCESSOR/stack_ram_low/RAMA
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMA_D1/CLK
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.275    PROCESSOR/stack_ram_low/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB/CLK
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.275    PROCESSOR/stack_ram_low/RAMB
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMB_D1/CLK
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.275    PROCESSOR/stack_ram_low/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC/CLK
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.275    PROCESSOR/stack_ram_low/RAMC
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMD32                                       r  PROCESSOR/stack_ram_low/RAMC_D1/CLK
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X10Y21         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.275    PROCESSOR/stack_ram_low/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD/CLK
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X10Y21         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.275    PROCESSOR/stack_ram_low/RAMD
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_low/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.681%)  route 0.233ns (62.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.233    -0.251    PROCESSOR/stack_ram_low/ADDRD2
    SLICE_X10Y21         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_low/WCLK
    SLICE_X10Y21         RAMS32                                       r  PROCESSOR/stack_ram_low/RAMD_D1/CLK
                         clock pessimism              0.253    -0.612    
                         clock uncertainty            0.084    -0.529    
    SLICE_X10Y21         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254    -0.275    PROCESSOR/stack_ram_low/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_high/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.291%)  route 0.340ns (70.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.340    -0.144    PROCESSOR/stack_ram_high/ADDRD1
    SLICE_X8Y21          RAMD32                                       r  PROCESSOR/stack_ram_high/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_high/WCLK
    SLICE_X8Y21          RAMD32                                       r  PROCESSOR/stack_ram_high/RAMA/CLK
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.084    -0.508    
    SLICE_X8Y21          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.199    PROCESSOR/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 PROCESSOR/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            PROCESSOR/stack_ram_high/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_1 rise@0.000ns - clk_out_clk_wiz rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.291%)  route 0.340ns (70.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.556    -0.625    PROCESSOR/CLK
    SLICE_X11Y21         FDRE                                         r  PROCESSOR/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  PROCESSOR/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.340    -0.144    PROCESSOR/stack_ram_high/ADDRD1
    SLICE_X8Y21          RAMD32                                       r  PROCESSOR/stack_ram_high/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    MMCM0/inst/clk_in
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM0/inst/clk_in_clk_wiz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  MMCM0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    MMCM0/inst/clk_out_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  MMCM0/inst/clkout1_buf/O
                         net (fo=130, routed)         0.824    -0.866    PROCESSOR/stack_ram_high/WCLK
    SLICE_X8Y21          RAMD32                                       r  PROCESSOR/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.274    -0.591    
                         clock uncertainty            0.084    -0.508    
    SLICE_X8Y21          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.199    PROCESSOR/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.055    





